{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 19:05:00 2019 " "Info: Processing started: Tue Nov 19 19:05:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off serial_adder -c serial_adder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off serial_adder -c serial_adder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "shift " "Info: Assuming node \"shift\" is an undefined clock" {  } { { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 61 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 61 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "comb~2 " "Info: Detected gated clock \"comb~2\" as buffer" {  } { { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~0 " "Info: Detected gated clock \"comb~0\" as buffer" {  } { { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~1 " "Info: Detected gated clock \"comb~1\" as buffer" {  } { { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "shift register register shift_register:h0\|h4 h2 275.03 MHz Internal " "Info: Clock \"shift\" Internal fmax is restricted to 275.03 MHz between source register \"shift_register:h0\|h4\" and destination register \"h2\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.555 ns + Longest register register " "Info: + Longest register to register delay is 1.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shift_register:h0\|h4 1 REG LC_X7_Y5_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y5_N2; Fanout = 4; REG Node = 'shift_register:h0\|h4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift_register:h0|h4 } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 40 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.309 ns) 1.555 ns h2 2 REG LC_X7_Y4_N7 4 " "Info: 2: + IC(1.246 ns) + CELL(0.309 ns) = 1.555 ns; Loc. = LC_X7_Y4_N7; Fanout = 4; REG Node = 'h2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { shift_register:h0|h4 h2 } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 85 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 19.87 % ) " "Info: Total cell delay = 0.309 ns ( 19.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.246 ns ( 80.13 % ) " "Info: Total interconnect delay = 1.246 ns ( 80.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { shift_register:h0|h4 h2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.555 ns" { shift_register:h0|h4 {} h2 {} } { 0.000ns 1.246ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.179 ns - Smallest " "Info: - Smallest clock skew is -0.179 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "shift destination 8.378 ns + Shortest register " "Info: + Shortest clock path from clock \"shift\" to destination register is 8.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns shift 1 CLK PIN_11 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_11; Fanout = 3; CLK Node = 'shift'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.556 ns) + CELL(0.442 ns) 5.467 ns comb~2 2 COMB LC_X7_Y4_N4 1 " "Info: 2: + IC(3.556 ns) + CELL(0.442 ns) = 5.467 ns; Loc. = LC_X7_Y4_N4; Fanout = 1; COMB Node = 'comb~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.998 ns" { shift comb~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.711 ns) 8.378 ns h2 3 REG LC_X7_Y4_N7 4 " "Info: 3: + IC(2.200 ns) + CELL(0.711 ns) = 8.378 ns; Loc. = LC_X7_Y4_N7; Fanout = 4; REG Node = 'h2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.911 ns" { comb~2 h2 } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 85 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 31.30 % ) " "Info: Total cell delay = 2.622 ns ( 31.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.756 ns ( 68.70 % ) " "Info: Total interconnect delay = 5.756 ns ( 68.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.378 ns" { shift comb~2 h2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.378 ns" { shift {} shift~out0 {} comb~2 {} h2 {} } { 0.000ns 0.000ns 3.556ns 2.200ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "shift source 8.557 ns - Longest register " "Info: - Longest clock path from clock \"shift\" to source register is 8.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns shift 1 CLK PIN_11 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_11; Fanout = 3; CLK Node = 'shift'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.348 ns) + CELL(0.114 ns) 3.931 ns comb~0 2 COMB LC_X7_Y4_N6 4 " "Info: 2: + IC(2.348 ns) + CELL(0.114 ns) = 3.931 ns; Loc. = LC_X7_Y4_N6; Fanout = 4; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.462 ns" { shift comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.915 ns) + CELL(0.711 ns) 8.557 ns shift_register:h0\|h4 3 REG LC_X7_Y5_N2 4 " "Info: 3: + IC(3.915 ns) + CELL(0.711 ns) = 8.557 ns; Loc. = LC_X7_Y5_N2; Fanout = 4; REG Node = 'shift_register:h0\|h4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.626 ns" { comb~0 shift_register:h0|h4 } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 40 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.294 ns ( 26.81 % ) " "Info: Total cell delay = 2.294 ns ( 26.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.263 ns ( 73.19 % ) " "Info: Total interconnect delay = 6.263 ns ( 73.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.557 ns" { shift comb~0 shift_register:h0|h4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.557 ns" { shift {} shift~out0 {} comb~0 {} shift_register:h0|h4 {} } { 0.000ns 0.000ns 2.348ns 3.915ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.378 ns" { shift comb~2 h2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.378 ns" { shift {} shift~out0 {} comb~2 {} h2 {} } { 0.000ns 0.000ns 3.556ns 2.200ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.557 ns" { shift comb~0 shift_register:h0|h4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.557 ns" { shift {} shift~out0 {} comb~0 {} shift_register:h0|h4 {} } { 0.000ns 0.000ns 2.348ns 3.915ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 40 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 85 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { shift_register:h0|h4 h2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.555 ns" { shift_register:h0|h4 {} h2 {} } { 0.000ns 1.246ns } { 0.000ns 0.309ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.378 ns" { shift comb~2 h2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.378 ns" { shift {} shift~out0 {} comb~2 {} h2 {} } { 0.000ns 0.000ns 3.556ns 2.200ns } { 0.000ns 1.469ns 0.442ns 0.711ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.557 ns" { shift comb~0 shift_register:h0|h4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.557 ns" { shift {} shift~out0 {} comb~0 {} shift_register:h0|h4 {} } { 0.000ns 0.000ns 2.348ns 3.915ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { h2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { h2 {} } {  } {  } "" } } { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 85 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register shift_register:h0\|h4 h2 275.03 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 275.03 MHz between source register \"shift_register:h0\|h4\" and destination register \"h2\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.555 ns + Longest register register " "Info: + Longest register to register delay is 1.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shift_register:h0\|h4 1 REG LC_X7_Y5_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y5_N2; Fanout = 4; REG Node = 'shift_register:h0\|h4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift_register:h0|h4 } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 40 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.309 ns) 1.555 ns h2 2 REG LC_X7_Y4_N7 4 " "Info: 2: + IC(1.246 ns) + CELL(0.309 ns) = 1.555 ns; Loc. = LC_X7_Y4_N7; Fanout = 4; REG Node = 'h2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { shift_register:h0|h4 h2 } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 85 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 19.87 % ) " "Info: Total cell delay = 0.309 ns ( 19.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.246 ns ( 80.13 % ) " "Info: Total interconnect delay = 1.246 ns ( 80.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { shift_register:h0|h4 h2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.555 ns" { shift_register:h0|h4 {} h2 {} } { 0.000ns 1.246ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.467 ns - Smallest " "Info: - Smallest clock skew is -0.467 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.294 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 7.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns clock 1 CLK PIN_48 3 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_48; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.318 ns) + CELL(0.590 ns) 4.383 ns comb~2 2 COMB LC_X7_Y4_N4 1 " "Info: 2: + IC(2.318 ns) + CELL(0.590 ns) = 4.383 ns; Loc. = LC_X7_Y4_N4; Fanout = 1; COMB Node = 'comb~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { clock comb~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.711 ns) 7.294 ns h2 3 REG LC_X7_Y4_N7 4 " "Info: 3: + IC(2.200 ns) + CELL(0.711 ns) = 7.294 ns; Loc. = LC_X7_Y4_N7; Fanout = 4; REG Node = 'h2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.911 ns" { comb~2 h2 } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 85 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 38.06 % ) " "Info: Total cell delay = 2.776 ns ( 38.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.518 ns ( 61.94 % ) " "Info: Total interconnect delay = 4.518 ns ( 61.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.294 ns" { clock comb~2 h2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.294 ns" { clock {} clock~out0 {} comb~2 {} h2 {} } { 0.000ns 0.000ns 2.318ns 2.200ns } { 0.000ns 1.475ns 0.590ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.761 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 7.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns clock 1 CLK PIN_48 3 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_48; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.292 ns) 3.135 ns comb~0 2 COMB LC_X7_Y4_N6 4 " "Info: 2: + IC(1.368 ns) + CELL(0.292 ns) = 3.135 ns; Loc. = LC_X7_Y4_N6; Fanout = 4; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { clock comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.915 ns) + CELL(0.711 ns) 7.761 ns shift_register:h0\|h4 3 REG LC_X7_Y5_N2 4 " "Info: 3: + IC(3.915 ns) + CELL(0.711 ns) = 7.761 ns; Loc. = LC_X7_Y5_N2; Fanout = 4; REG Node = 'shift_register:h0\|h4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.626 ns" { comb~0 shift_register:h0|h4 } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 40 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.478 ns ( 31.93 % ) " "Info: Total cell delay = 2.478 ns ( 31.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.283 ns ( 68.07 % ) " "Info: Total interconnect delay = 5.283 ns ( 68.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.761 ns" { clock comb~0 shift_register:h0|h4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.761 ns" { clock {} clock~out0 {} comb~0 {} shift_register:h0|h4 {} } { 0.000ns 0.000ns 1.368ns 3.915ns } { 0.000ns 1.475ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.294 ns" { clock comb~2 h2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.294 ns" { clock {} clock~out0 {} comb~2 {} h2 {} } { 0.000ns 0.000ns 2.318ns 2.200ns } { 0.000ns 1.475ns 0.590ns 0.711ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.761 ns" { clock comb~0 shift_register:h0|h4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.761 ns" { clock {} clock~out0 {} comb~0 {} shift_register:h0|h4 {} } { 0.000ns 0.000ns 1.368ns 3.915ns } { 0.000ns 1.475ns 0.292ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 40 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 85 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { shift_register:h0|h4 h2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.555 ns" { shift_register:h0|h4 {} h2 {} } { 0.000ns 1.246ns } { 0.000ns 0.309ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.294 ns" { clock comb~2 h2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.294 ns" { clock {} clock~out0 {} comb~2 {} h2 {} } { 0.000ns 0.000ns 2.318ns 2.200ns } { 0.000ns 1.475ns 0.590ns 0.711ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.761 ns" { clock comb~0 shift_register:h0|h4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.761 ns" { clock {} clock~out0 {} comb~0 {} shift_register:h0|h4 {} } { 0.000ns 0.000ns 1.368ns 3.915ns } { 0.000ns 1.475ns 0.292ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { h2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { h2 {} } {  } {  } "" } } { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 85 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "shift_register:h1\|h1 si clock -0.218 ns register " "Info: tsu for register \"shift_register:h1\|h1\" (data pin = \"si\", clock pin = \"clock\") is -0.218 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.501 ns + Longest pin register " "Info: + Longest pin to register delay is 7.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns si 1 PIN PIN_10 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 1; PIN Node = 'si'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { si } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.917 ns) + CELL(0.115 ns) 7.501 ns shift_register:h1\|h1 2 REG LC_X7_Y4_N3 1 " "Info: 2: + IC(5.917 ns) + CELL(0.115 ns) = 7.501 ns; Loc. = LC_X7_Y4_N3; Fanout = 1; REG Node = 'shift_register:h1\|h1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.032 ns" { si shift_register:h1|h1 } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.584 ns ( 21.12 % ) " "Info: Total cell delay = 1.584 ns ( 21.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.917 ns ( 78.88 % ) " "Info: Total interconnect delay = 5.917 ns ( 78.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.501 ns" { si shift_register:h1|h1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.501 ns" { si {} si~out0 {} shift_register:h1|h1 {} } { 0.000ns 0.000ns 5.917ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.756 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 7.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns clock 1 CLK PIN_48 3 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_48; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.292 ns) 3.138 ns comb~1 2 COMB LC_X7_Y4_N2 4 " "Info: 2: + IC(1.371 ns) + CELL(0.292 ns) = 3.138 ns; Loc. = LC_X7_Y4_N2; Fanout = 4; COMB Node = 'comb~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { clock comb~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.907 ns) + CELL(0.711 ns) 7.756 ns shift_register:h1\|h1 3 REG LC_X7_Y4_N3 1 " "Info: 3: + IC(3.907 ns) + CELL(0.711 ns) = 7.756 ns; Loc. = LC_X7_Y4_N3; Fanout = 1; REG Node = 'shift_register:h1\|h1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.618 ns" { comb~1 shift_register:h1|h1 } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.478 ns ( 31.95 % ) " "Info: Total cell delay = 2.478 ns ( 31.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.278 ns ( 68.05 % ) " "Info: Total interconnect delay = 5.278 ns ( 68.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.756 ns" { clock comb~1 shift_register:h1|h1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.756 ns" { clock {} clock~out0 {} comb~1 {} shift_register:h1|h1 {} } { 0.000ns 0.000ns 1.371ns 3.907ns } { 0.000ns 1.475ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.501 ns" { si shift_register:h1|h1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.501 ns" { si {} si~out0 {} shift_register:h1|h1 {} } { 0.000ns 0.000ns 5.917ns } { 0.000ns 1.469ns 0.115ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.756 ns" { clock comb~1 shift_register:h1|h1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.756 ns" { clock {} clock~out0 {} comb~1 {} shift_register:h1|h1 {} } { 0.000ns 0.000ns 1.371ns 3.907ns } { 0.000ns 1.475ns 0.292ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "shift checks shift_register:h1\|h4 14.933 ns register " "Info: tco from clock \"shift\" to destination pin \"checks\" through register \"shift_register:h1\|h4\" is 14.933 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "shift source 8.553 ns + Longest register " "Info: + Longest clock path from clock \"shift\" to source register is 8.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns shift 1 CLK PIN_11 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_11; Fanout = 3; CLK Node = 'shift'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.352 ns) + CELL(0.114 ns) 3.935 ns comb~1 2 COMB LC_X7_Y4_N2 4 " "Info: 2: + IC(2.352 ns) + CELL(0.114 ns) = 3.935 ns; Loc. = LC_X7_Y4_N2; Fanout = 4; COMB Node = 'comb~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { shift comb~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.907 ns) + CELL(0.711 ns) 8.553 ns shift_register:h1\|h4 3 REG LC_X7_Y4_N5 4 " "Info: 3: + IC(3.907 ns) + CELL(0.711 ns) = 8.553 ns; Loc. = LC_X7_Y4_N5; Fanout = 4; REG Node = 'shift_register:h1\|h4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.618 ns" { comb~1 shift_register:h1|h4 } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 40 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.294 ns ( 26.82 % ) " "Info: Total cell delay = 2.294 ns ( 26.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.259 ns ( 73.18 % ) " "Info: Total interconnect delay = 6.259 ns ( 73.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.553 ns" { shift comb~1 shift_register:h1|h4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.553 ns" { shift {} shift~out0 {} comb~1 {} shift_register:h1|h4 {} } { 0.000ns 0.000ns 2.352ns 3.907ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 40 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.156 ns + Longest register pin " "Info: + Longest register to pin delay is 6.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shift_register:h1\|h4 1 REG LC_X7_Y4_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y4_N5; Fanout = 4; REG Node = 'shift_register:h1\|h4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift_register:h1|h4 } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 40 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.292 ns) 1.455 ns adder:h3\|s~2 2 COMB LC_X7_Y5_N4 1 " "Info: 2: + IC(1.163 ns) + CELL(0.292 ns) = 1.455 ns; Loc. = LC_X7_Y5_N4; Fanout = 1; COMB Node = 'adder:h3\|s~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { shift_register:h1|h4 adder:h3|s~2 } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.577 ns) + CELL(2.124 ns) 6.156 ns checks 3 PIN PIN_4 0 " "Info: 3: + IC(2.577 ns) + CELL(2.124 ns) = 6.156 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'checks'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.701 ns" { adder:h3|s~2 checks } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.416 ns ( 39.25 % ) " "Info: Total cell delay = 2.416 ns ( 39.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.740 ns ( 60.75 % ) " "Info: Total interconnect delay = 3.740 ns ( 60.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.156 ns" { shift_register:h1|h4 adder:h3|s~2 checks } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.156 ns" { shift_register:h1|h4 {} adder:h3|s~2 {} checks {} } { 0.000ns 1.163ns 2.577ns } { 0.000ns 0.292ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.553 ns" { shift comb~1 shift_register:h1|h4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.553 ns" { shift {} shift~out0 {} comb~1 {} shift_register:h1|h4 {} } { 0.000ns 0.000ns 2.352ns 3.907ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.156 ns" { shift_register:h1|h4 adder:h3|s~2 checks } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.156 ns" { shift_register:h1|h4 {} adder:h3|s~2 {} checks {} } { 0.000ns 1.163ns 2.577ns } { 0.000ns 0.292ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "shift_register:h1\|h1 si shift 1.067 ns register " "Info: th for register \"shift_register:h1\|h1\" (data pin = \"si\", clock pin = \"shift\") is 1.067 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "shift destination 8.553 ns + Longest register " "Info: + Longest clock path from clock \"shift\" to destination register is 8.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns shift 1 CLK PIN_11 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_11; Fanout = 3; CLK Node = 'shift'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.352 ns) + CELL(0.114 ns) 3.935 ns comb~1 2 COMB LC_X7_Y4_N2 4 " "Info: 2: + IC(2.352 ns) + CELL(0.114 ns) = 3.935 ns; Loc. = LC_X7_Y4_N2; Fanout = 4; COMB Node = 'comb~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { shift comb~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.907 ns) + CELL(0.711 ns) 8.553 ns shift_register:h1\|h1 3 REG LC_X7_Y4_N3 1 " "Info: 3: + IC(3.907 ns) + CELL(0.711 ns) = 8.553 ns; Loc. = LC_X7_Y4_N3; Fanout = 1; REG Node = 'shift_register:h1\|h1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.618 ns" { comb~1 shift_register:h1|h1 } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.294 ns ( 26.82 % ) " "Info: Total cell delay = 2.294 ns ( 26.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.259 ns ( 73.18 % ) " "Info: Total interconnect delay = 6.259 ns ( 73.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.553 ns" { shift comb~1 shift_register:h1|h1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.553 ns" { shift {} shift~out0 {} comb~1 {} shift_register:h1|h1 {} } { 0.000ns 0.000ns 2.352ns 3.907ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.501 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns si 1 PIN PIN_10 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 1; PIN Node = 'si'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { si } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.917 ns) + CELL(0.115 ns) 7.501 ns shift_register:h1\|h1 2 REG LC_X7_Y4_N3 1 " "Info: 2: + IC(5.917 ns) + CELL(0.115 ns) = 7.501 ns; Loc. = LC_X7_Y4_N3; Fanout = 1; REG Node = 'shift_register:h1\|h1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.032 ns" { si shift_register:h1|h1 } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/serial_adder/serial_adder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.584 ns ( 21.12 % ) " "Info: Total cell delay = 1.584 ns ( 21.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.917 ns ( 78.88 % ) " "Info: Total interconnect delay = 5.917 ns ( 78.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.501 ns" { si shift_register:h1|h1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.501 ns" { si {} si~out0 {} shift_register:h1|h1 {} } { 0.000ns 0.000ns 5.917ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.553 ns" { shift comb~1 shift_register:h1|h1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.553 ns" { shift {} shift~out0 {} comb~1 {} shift_register:h1|h1 {} } { 0.000ns 0.000ns 2.352ns 3.907ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.501 ns" { si shift_register:h1|h1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.501 ns" { si {} si~out0 {} shift_register:h1|h1 {} } { 0.000ns 0.000ns 5.917ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 19:05:01 2019 " "Info: Processing ended: Tue Nov 19 19:05:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
