

================================================================
== Vitis HLS Report for 'block_mm_Pipeline_2'
================================================================
* Date:           Mon Jul 28 11:58:58 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        block_mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.094 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         1|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 4 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%AB = alloca i32 1"   --->   Operation 5 'alloca' 'AB' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%AB_1 = alloca i32 1"   --->   Operation 6 'alloca' 'AB_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%AB_2 = alloca i32 1"   --->   Operation 7 'alloca' 'AB_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%AB_3 = alloca i32 1"   --->   Operation 8 'alloca' 'AB_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%AB_4 = alloca i32 1"   --->   Operation 9 'alloca' 'AB_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%AB_5 = alloca i32 1"   --->   Operation 10 'alloca' 'AB_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%AB_6 = alloca i32 1"   --->   Operation 11 'alloca' 'AB_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%AB_7 = alloca i32 1"   --->   Operation 12 'alloca' 'AB_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%AB_8 = alloca i32 1"   --->   Operation 13 'alloca' 'AB_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%AB_9 = alloca i32 1"   --->   Operation 14 'alloca' 'AB_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%AB_10 = alloca i32 1"   --->   Operation 15 'alloca' 'AB_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%AB_11 = alloca i32 1"   --->   Operation 16 'alloca' 'AB_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%AB_12 = alloca i32 1"   --->   Operation 17 'alloca' 'AB_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%AB_13 = alloca i32 1"   --->   Operation 18 'alloca' 'AB_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%AB_14 = alloca i32 1"   --->   Operation 19 'alloca' 'AB_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%AB_15 = alloca i32 1"   --->   Operation 20 'alloca' 'AB_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %empty"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_load = load i5 %empty"   --->   Operation 23 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.63ns)   --->   "%exitcond793 = icmp_eq  i5 %p_load, i5 16"   --->   Operation 25 'icmp' 'exitcond793' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 26 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "%empty_17 = add i5 %p_load, i5 1"   --->   Operation 27 'add' 'empty_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond793, void %memset.loop.split, void %for.inc38.3.preheader.exitStub"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %p_load, i32 2, i32 3"   --->   Operation 29 'partselect' 'p_cast3' <Predicate = (!exitcond793)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_18 = trunc i5 %p_load"   --->   Operation 30 'trunc' 'empty_18' <Predicate = (!exitcond793)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.34ns)   --->   "%switch_ln0 = switch i2 %p_cast3, void %.case.3, i2 0, void %.case.0, i2 1, void %.case.1, i2 2, void %.case.2"   --->   Operation 31 'switch' 'switch_ln0' <Predicate = (!exitcond793)> <Delay = 0.34>
ST_1 : Operation 32 [1/1] (0.34ns)   --->   "%switch_ln0 = switch i2 %empty_18, void %.case.3100, i2 0, void %.case.2..exit_crit_edge2, i2 1, void %.case.198, i2 2, void %.case.2..exit_crit_edge"   --->   Operation 32 'switch' 'switch_ln0' <Predicate = (!exitcond793 & p_cast3 == 2)> <Delay = 0.34>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %AB_10"   --->   Operation 33 'store' 'store_ln0' <Predicate = (!exitcond793 & p_cast3 == 2 & empty_18 == 2)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 34 'br' 'br_ln0' <Predicate = (!exitcond793 & p_cast3 == 2 & empty_18 == 2)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %AB_9"   --->   Operation 35 'store' 'store_ln0' <Predicate = (!exitcond793 & p_cast3 == 2 & empty_18 == 1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!exitcond793 & p_cast3 == 2 & empty_18 == 1)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %AB_8"   --->   Operation 37 'store' 'store_ln0' <Predicate = (!exitcond793 & p_cast3 == 2 & empty_18 == 0)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!exitcond793 & p_cast3 == 2 & empty_18 == 0)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %AB_11"   --->   Operation 39 'store' 'store_ln0' <Predicate = (!exitcond793 & p_cast3 == 2 & empty_18 == 3)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!exitcond793 & p_cast3 == 2 & empty_18 == 3)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.34ns)   --->   "%switch_ln0 = switch i2 %empty_18, void %.case.394, i2 0, void %.case.1..exit_crit_edge3, i2 1, void %.case.192, i2 2, void %.case.1..exit_crit_edge"   --->   Operation 41 'switch' 'switch_ln0' <Predicate = (!exitcond793 & p_cast3 == 1)> <Delay = 0.34>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %AB_6"   --->   Operation 42 'store' 'store_ln0' <Predicate = (!exitcond793 & p_cast3 == 1 & empty_18 == 2)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!exitcond793 & p_cast3 == 1 & empty_18 == 2)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %AB_5"   --->   Operation 44 'store' 'store_ln0' <Predicate = (!exitcond793 & p_cast3 == 1 & empty_18 == 1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 45 'br' 'br_ln0' <Predicate = (!exitcond793 & p_cast3 == 1 & empty_18 == 1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %AB_4"   --->   Operation 46 'store' 'store_ln0' <Predicate = (!exitcond793 & p_cast3 == 1 & empty_18 == 0)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!exitcond793 & p_cast3 == 1 & empty_18 == 0)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %AB_7"   --->   Operation 48 'store' 'store_ln0' <Predicate = (!exitcond793 & p_cast3 == 1 & empty_18 == 3)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 49 'br' 'br_ln0' <Predicate = (!exitcond793 & p_cast3 == 1 & empty_18 == 3)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.34ns)   --->   "%switch_ln0 = switch i2 %empty_18, void %.case.388, i2 0, void %.case.0..exit_crit_edge4, i2 1, void %.case.186, i2 2, void %.case.0..exit_crit_edge"   --->   Operation 50 'switch' 'switch_ln0' <Predicate = (!exitcond793 & p_cast3 == 0)> <Delay = 0.34>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %AB_2"   --->   Operation 51 'store' 'store_ln0' <Predicate = (!exitcond793 & p_cast3 == 0 & empty_18 == 2)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!exitcond793 & p_cast3 == 0 & empty_18 == 2)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %AB_1"   --->   Operation 53 'store' 'store_ln0' <Predicate = (!exitcond793 & p_cast3 == 0 & empty_18 == 1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!exitcond793 & p_cast3 == 0 & empty_18 == 1)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %AB"   --->   Operation 55 'store' 'store_ln0' <Predicate = (!exitcond793 & p_cast3 == 0 & empty_18 == 0)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!exitcond793 & p_cast3 == 0 & empty_18 == 0)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %AB_3"   --->   Operation 57 'store' 'store_ln0' <Predicate = (!exitcond793 & p_cast3 == 0 & empty_18 == 3)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 58 'br' 'br_ln0' <Predicate = (!exitcond793 & p_cast3 == 0 & empty_18 == 3)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.34ns)   --->   "%switch_ln0 = switch i2 %empty_18, void %.case.3106, i2 0, void %.case.3..exit_crit_edge1, i2 1, void %.case.1104, i2 2, void %.case.3..exit_crit_edge"   --->   Operation 59 'switch' 'switch_ln0' <Predicate = (!exitcond793 & p_cast3 == 3)> <Delay = 0.34>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %AB_14"   --->   Operation 60 'store' 'store_ln0' <Predicate = (!exitcond793 & p_cast3 == 3 & empty_18 == 2)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 61 'br' 'br_ln0' <Predicate = (!exitcond793 & p_cast3 == 3 & empty_18 == 2)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %AB_13"   --->   Operation 62 'store' 'store_ln0' <Predicate = (!exitcond793 & p_cast3 == 3 & empty_18 == 1)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 63 'br' 'br_ln0' <Predicate = (!exitcond793 & p_cast3 == 3 & empty_18 == 1)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %AB_12"   --->   Operation 64 'store' 'store_ln0' <Predicate = (!exitcond793 & p_cast3 == 3 & empty_18 == 0)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!exitcond793 & p_cast3 == 3 & empty_18 == 0)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %AB_15"   --->   Operation 66 'store' 'store_ln0' <Predicate = (!exitcond793 & p_cast3 == 3 & empty_18 == 3)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 67 'br' 'br_ln0' <Predicate = (!exitcond793 & p_cast3 == 3 & empty_18 == 3)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 %empty_17, i5 %empty"   --->   Operation 68 'store' 'store_ln0' <Predicate = (!exitcond793)> <Delay = 0.38>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 69 'br' 'br_ln0' <Predicate = (!exitcond793)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%AB_load = load i32 %AB"   --->   Operation 70 'load' 'AB_load' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%AB_1_load = load i32 %AB_1"   --->   Operation 71 'load' 'AB_1_load' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%AB_2_load = load i32 %AB_2"   --->   Operation 72 'load' 'AB_2_load' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%AB_3_load = load i32 %AB_3"   --->   Operation 73 'load' 'AB_3_load' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%AB_4_load = load i32 %AB_4"   --->   Operation 74 'load' 'AB_4_load' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%AB_5_load = load i32 %AB_5"   --->   Operation 75 'load' 'AB_5_load' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%AB_6_load = load i32 %AB_6"   --->   Operation 76 'load' 'AB_6_load' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%AB_7_load = load i32 %AB_7"   --->   Operation 77 'load' 'AB_7_load' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%AB_8_load = load i32 %AB_8"   --->   Operation 78 'load' 'AB_8_load' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%AB_9_load = load i32 %AB_9"   --->   Operation 79 'load' 'AB_9_load' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%AB_10_load = load i32 %AB_10"   --->   Operation 80 'load' 'AB_10_load' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%AB_11_load = load i32 %AB_11"   --->   Operation 81 'load' 'AB_11_load' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%AB_12_load = load i32 %AB_12"   --->   Operation 82 'load' 'AB_12_load' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%AB_13_load = load i32 %AB_13"   --->   Operation 83 'load' 'AB_13_load' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%AB_14_load = load i32 %AB_14"   --->   Operation 84 'load' 'AB_14_load' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%AB_15_load = load i32 %AB_15"   --->   Operation 85 'load' 'AB_15_load' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %AB_15_out, i32 %AB_15_load"   --->   Operation 86 'write' 'write_ln0' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %AB_14_out, i32 %AB_14_load"   --->   Operation 87 'write' 'write_ln0' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %AB_13_out, i32 %AB_13_load"   --->   Operation 88 'write' 'write_ln0' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %AB_12_out, i32 %AB_12_load"   --->   Operation 89 'write' 'write_ln0' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %AB_11_out, i32 %AB_11_load"   --->   Operation 90 'write' 'write_ln0' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %AB_10_out, i32 %AB_10_load"   --->   Operation 91 'write' 'write_ln0' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %AB_9_out, i32 %AB_9_load"   --->   Operation 92 'write' 'write_ln0' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %AB_8_out, i32 %AB_8_load"   --->   Operation 93 'write' 'write_ln0' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %AB_7_out, i32 %AB_7_load"   --->   Operation 94 'write' 'write_ln0' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %AB_6_out, i32 %AB_6_load"   --->   Operation 95 'write' 'write_ln0' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %AB_5_out, i32 %AB_5_load"   --->   Operation 96 'write' 'write_ln0' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %AB_4_out, i32 %AB_4_load"   --->   Operation 97 'write' 'write_ln0' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %AB_3_out, i32 %AB_3_load"   --->   Operation 98 'write' 'write_ln0' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %AB_2_out, i32 %AB_2_load"   --->   Operation 99 'write' 'write_ln0' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %AB_1_out, i32 %AB_1_load"   --->   Operation 100 'write' 'write_ln0' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %AB_out, i32 %AB_load"   --->   Operation 101 'write' 'write_ln0' <Predicate = (exitcond793)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 102 'ret' 'ret_ln0' <Predicate = (exitcond793)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('empty') [17]  (0 ns)
	'load' operation ('p_load') on local variable 'empty' [37]  (0 ns)
	'add' operation ('empty_17') [41]  (0.707 ns)
	'store' operation ('store_ln0') of variable 'empty_17' on local variable 'empty' [104]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
