// Seed: 3047331578
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_4;
endmodule
module module_1 #(
    parameter id_4 = 32'd80
) (
    output supply1 id_0,
    output wor id_1,
    output tri id_2,
    input tri id_3,
    input uwire _id_4,
    output supply1 id_5,
    input supply0 id_6,
    output wor id_7,
    output wire id_8
);
  assign id_5 = id_4;
  parameter id_10 = 1;
  xor primCall (id_1, id_10, id_6, id_11);
  wire [-1 'd0 : id_4] id_11;
  assign id_2 = (id_3);
  initial begin : LABEL_0
    assert (id_3 || id_10 == -1 || 1);
  end
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
  parameter id_12 = id_10;
  wire id_13;
  ;
  wire id_14;
  ;
  wire id_15;
endmodule
