

================================================================
== Vitis HLS Report for 'kernel_nlp_Pipeline_VITIS_LOOP_100_5'
================================================================
* Date:           Mon Oct  7 21:30:15 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  3.318 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7503|     7503|  34.101 us|  34.101 us|  7503|  7503|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_100_5  |     7501|     7501|         3|          1|          1|  7500|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       44|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       50|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       50|       89|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln100_fu_111_p2        |         +|   0|  0|  20|          13|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln100_fu_105_p2       |      icmp|   0|  0|  20|          13|          11|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  44|          28|          15|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar74_load  |   9|          2|   13|         26|
    |gmem2_blk_n_R                   |   9|          2|    1|          2|
    |indvar74_fu_64                  |   9|          2|   13|         26|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  45|         10|   29|         58|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar74_fu_64                    |  13|   0|   13|          0|
    |trunc_ln5_reg_158                 |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  50|   0|   50|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_100_5|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_100_5|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_100_5|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_100_5|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_100_5|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_100_5|  return value|
|m_axi_gmem2_AWVALID   |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|   64|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|   32|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|    3|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|    2|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|    2|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|    4|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|    3|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|    4|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|    4|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|  512|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|   64|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_WID       |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|   64|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|   32|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|    3|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|    2|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|    2|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|    4|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|    3|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|    4|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|    4|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|  512|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_RID       |   in|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_RFIFONUM  |   in|    9|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|    2|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|    2|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_BID       |   in|    1|       m_axi|                                 gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|    1|       m_axi|                                 gmem2|       pointer|
|sext_ln100            |   in|   58|     ap_none|                            sext_ln100|        scalar|
|v2_address0           |  out|   13|   ap_memory|                                    v2|         array|
|v2_ce0                |  out|    1|   ap_memory|                                    v2|         array|
|v2_we0                |  out|    1|   ap_memory|                                    v2|         array|
|v2_d0                 |  out|   32|   ap_memory|                                    v2|         array|
+----------------------+-----+-----+------------+--------------------------------------+--------------+

