
---------- Begin Simulation Statistics ----------
final_tick                                 1122984800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 167033                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406856                       # Number of bytes of host memory used
host_op_rate                                   293340                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.93                       # Real time elapsed on the host
host_tick_rate                               86828183                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2160288                       # Number of instructions simulated
sim_ops                                       3793881                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001123                       # Number of seconds simulated
sim_ticks                                  1122984800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               452850                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24448                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            477591                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             245995                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          452850                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           206855                       # Number of indirect misses.
system.cpu.branchPred.lookups                  506758                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12841                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12285                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2475580                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1986841                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24563                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     363182                       # Number of branches committed
system.cpu.commit.bw_lim_events                631308                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          885142                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2160288                       # Number of instructions committed
system.cpu.commit.committedOps                3793881                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2403142                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.578717                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.728523                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1163684     48.42%     48.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       187137      7.79%     56.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       181527      7.55%     63.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       239486      9.97%     73.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       631308     26.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2403142                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      87289                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                11003                       # Number of function calls committed.
system.cpu.commit.int_insts                   3728154                       # Number of committed integer instructions.
system.cpu.commit.loads                        517671                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        21591      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2971585     78.33%     78.89% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1861      0.05%     78.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38160      1.01%     79.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3412      0.09%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6274      0.17%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           13393      0.35%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           14310      0.38%     80.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          11271      0.30%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1242      0.03%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          496741     13.09%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         179084      4.72%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20930      0.55%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12779      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3793881                       # Class of committed instruction
system.cpu.commit.refs                         709534                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2160288                       # Number of Instructions Simulated
system.cpu.committedOps                       3793881                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.299578                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.299578                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8200                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34625                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50357                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4527                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1024522                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4896693                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   311120                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1194920                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24624                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89076                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      600546                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1989                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      211597                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           163                       # TLB misses on write requests
system.cpu.fetch.Branches                      506758                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    254195                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2272960                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4678                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2928495                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  159                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           770                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49248                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.180504                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             345741                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             258836                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.043111                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2644262                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.956584                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930363                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1241806     46.96%     46.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    77490      2.93%     49.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    62306      2.36%     52.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    79020      2.99%     55.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1183640     44.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2644262                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    143614                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    78454                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    226566000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    226566000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    226565600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    226565600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    226565600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    226565600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8844400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8844400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       630000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       630000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       629600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       629600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5283200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5443600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5639600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5402000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     82646800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     82666400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     82656400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     82701200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1732041600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          163201                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29038                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   393104                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.539882                       # Inst execution rate
system.cpu.iew.exec_refs                       813730                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     211585                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  693945                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                632740                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                963                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               552                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               221815                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4678984                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                602145                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34669                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4323161                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3422                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8542                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24624                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14844                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           620                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            42851                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          242                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115067                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29951                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             73                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20772                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8266                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6015299                       # num instructions consuming a value
system.cpu.iew.wb_count                       4301007                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.568221                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3418020                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.531991                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4307968                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6688575                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3695539                       # number of integer regfile writes
system.cpu.ipc                               0.769480                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.769480                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27726      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3398488     77.99%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1896      0.04%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42326      0.97%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4978      0.11%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1320      0.03%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6929      0.16%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                17150      0.39%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                16169      0.37%     80.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               11857      0.27%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2316      0.05%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               585291     13.43%     94.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              200131      4.59%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           27153      0.62%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14104      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4357834                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  104572                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              210482                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       101032                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             148111                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4225536                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11167518                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4199975                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5416037                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4677823                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4357834                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1161                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          885092                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18074                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            401                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1323465                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2644262                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.648034                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.670374                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1173212     44.37%     44.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              179722      6.80%     51.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              314588     11.90%     63.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              358024     13.54%     76.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              618716     23.40%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2644262                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.552232                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      254328                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           387                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              8461                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3703                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               632740                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              221815                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1636436                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          2807463                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  840748                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5139875                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               54                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46360                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   361609                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15159                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4915                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12586366                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4821145                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6536803                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1224973                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  72698                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24624                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                171843                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1396902                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            181097                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7639691                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20465                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                900                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    207279                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            953                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6450857                       # The number of ROB reads
system.cpu.rob.rob_writes                     9600074                       # The number of ROB writes
system.cpu.timesIdled                            1639                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18600                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          441                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38480                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              441                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          679                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            679                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               97                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9469                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23059                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1122984800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12255                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1351                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8118                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1335                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1335                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12255                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       956224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       956224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  956224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13590                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13590    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13590                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11410594                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29511506                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1122984800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17780                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4129                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24025                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                960                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2100                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2100                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17780                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8411                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49944                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58355                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       184896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1264896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1449792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10519                       # Total snoops (count)
system.l2bus.snoopTraffic                       86784                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30394                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014937                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121303                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29940     98.51%     98.51% # Request fanout histogram
system.l2bus.snoop_fanout::1                      454      1.49%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30394                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20388798                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19055009                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3468798                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1122984800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1122984800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       250598                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           250598                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       250598                       # number of overall hits
system.cpu.icache.overall_hits::total          250598                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3596                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3596                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3596                       # number of overall misses
system.cpu.icache.overall_misses::total          3596                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    177938800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    177938800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    177938800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    177938800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       254194                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       254194                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       254194                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       254194                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014147                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014147                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014147                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014147                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49482.424917                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49482.424917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49482.424917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49482.424917                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           51                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          706                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          706                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          706                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          706                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2890                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2890                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2890                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2890                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143384800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143384800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143384800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143384800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011369                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011369                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011369                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011369                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49614.117647                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49614.117647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49614.117647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49614.117647                       # average overall mshr miss latency
system.cpu.icache.replacements                   2634                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       250598                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          250598                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3596                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3596                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    177938800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    177938800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       254194                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       254194                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014147                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014147                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49482.424917                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49482.424917                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          706                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          706                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2890                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2890                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143384800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143384800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011369                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011369                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49614.117647                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49614.117647                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1122984800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1122984800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.551719                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              242935                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2634                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             92.230448                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.551719                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990436                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990436                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            511278                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           511278                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1122984800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1122984800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1122984800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       713728                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           713728                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       713728                       # number of overall hits
system.cpu.dcache.overall_hits::total          713728                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34762                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34762                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34762                       # number of overall misses
system.cpu.dcache.overall_misses::total         34762                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1683873999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1683873999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1683873999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1683873999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       748490                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       748490                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       748490                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       748490                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.046443                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046443                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.046443                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046443                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48440.078218                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48440.078218                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48440.078218                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48440.078218                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28703                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          201                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               781                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.751601                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   100.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1782                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2776                       # number of writebacks
system.cpu.dcache.writebacks::total              2776                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22144                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22144                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22144                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22144                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12618                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12618                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12618                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4372                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16990                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    579006399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    579006399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    579006399                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    248321688                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    827328087                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016858                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016858                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016858                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022699                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45887.335473                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45887.335473                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45887.335473                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56798.190302                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48695.002178                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15966                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       523996                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          523996                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32624                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32624                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1579362000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1579362000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       556620                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       556620                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058611                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058611                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48411.047082                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48411.047082                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22105                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22105                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10519                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10519                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    477508400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    477508400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018898                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018898                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45394.847419                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45394.847419                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       189732                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         189732                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2138                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2138                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104511999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104511999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       191870                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       191870                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011143                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011143                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48883.067820                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48883.067820                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2099                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2099                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101497999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101497999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010940                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010940                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48355.406860                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48355.406860                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4372                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4372                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    248321688                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    248321688                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56798.190302                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56798.190302                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1122984800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1122984800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           978.975783                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              634262                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15966                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.725792                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   744.683843                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   234.291941                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.727230                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.228801                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.956031                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          195                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          829                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          391                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          376                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.190430                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.809570                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1513970                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1513970                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1122984800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             921                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4963                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          937                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6821                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            921                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4963                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          937                       # number of overall hits
system.l2cache.overall_hits::total               6821                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1966                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7653                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3435                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13054                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1966                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7653                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3435                       # number of overall misses
system.l2cache.overall_misses::total            13054                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132149600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    521875200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    238024005                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    892048805                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132149600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    521875200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    238024005                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    892048805                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2887                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12616                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4372                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19875                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2887                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12616                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4372                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19875                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.680984                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.606611                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.785682                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656805                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.680984                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.606611                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.785682                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656805                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67217.497457                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68192.238338                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69293.742358                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68335.284587                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67217.497457                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68192.238338                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69293.742358                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68335.284587                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1351                       # number of writebacks
system.l2cache.writebacks::total                 1351                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           19                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             31                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           19                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            31                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1966                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7641                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3416                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13023                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1966                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7641                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3416                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          567                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13590                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116421600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    460364400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    210050024                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    786836024                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116421600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    460364400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    210050024                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     33847074                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    820683098                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.680984                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.605659                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.781336                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.655245                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.680984                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.605659                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.781336                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.683774                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59217.497457                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60249.234393                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61490.053864                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60418.952929                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59217.497457                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60249.234393                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61490.053864                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59695.015873                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60388.748933                       # average overall mshr miss latency
system.l2cache.replacements                      9554                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2778                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2778                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2778                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2778                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          356                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          356                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          567                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          567                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     33847074                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     33847074                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59695.015873                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59695.015873                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          760                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              760                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1340                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1340                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92602800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92602800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2100                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2100                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.638095                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.638095                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69106.567164                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69106.567164                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1335                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1335                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81766800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81766800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.635714                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.635714                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61248.539326                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61248.539326                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          921                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4203                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          937                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6061                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1966                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6313                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3435                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11714                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132149600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    429272400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    238024005                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    799446005                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2887                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10516                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4372                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17775                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.680984                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.600323                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.785682                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.659015                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67217.497457                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67998.162522                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69293.742358                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68247.055233                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1966                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6306                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3416                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11688                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116421600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    378597600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    210050024                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    705069224                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.680984                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.599658                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.781336                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.657553                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59217.497457                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60037.678402                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61490.053864                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60324.197810                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1122984800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1122984800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3724.784487                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25993                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9554                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.720641                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.067203                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   303.367578                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2359.330603                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   904.986400                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   143.032704                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003434                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.074064                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.576008                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.220944                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034920                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.909371                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1139                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2957                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           96                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1035                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          709                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2113                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.278076                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.721924                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               321378                       # Number of tag accesses
system.l2cache.tags.data_accesses              321378                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1122984800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          125824                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          489024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       218624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              869760                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       125824                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         125824                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86464                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86464                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1966                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7641                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3416                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          567                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13590                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1351                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1351                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          112044259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          435468049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    194681175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32313884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              774507366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     112044259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         112044259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        76994809                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              76994809                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        76994809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         112044259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         435468049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    194681175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32313884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             851502175                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1128253600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               49099110                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407880                       # Number of bytes of host memory used
host_op_rate                                 86147605                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.04                       # Real time elapsed on the host
host_tick_rate                              119316914                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2164466                       # Number of instructions simulated
sim_ops                                       3802921                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000005                       # Number of seconds simulated
sim_ticks                                     5268800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1746                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               214                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              1754                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                479                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1746                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1267                       # Number of indirect misses.
system.cpu.branchPred.lookups                    1970                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      83                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          177                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      7214                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     3745                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               214                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        952                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1340                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            5466                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 4178                       # Number of instructions committed
system.cpu.commit.committedOps                   9040                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         9166                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.986254                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.494864                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         5787     63.14%     63.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          895      9.76%     72.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          647      7.06%     79.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          497      5.42%     85.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1340     14.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         9166                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        659                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   45                       # Number of function calls committed.
system.cpu.commit.int_insts                      8518                       # Number of committed integer instructions.
system.cpu.commit.loads                          1359                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          239      2.64%      2.64% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             6388     70.66%     73.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               60      0.66%     73.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.32%     74.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             48      0.53%     74.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              44      0.49%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.72%     76.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              88      0.97%     77.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             44      0.49%     77.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            35      0.39%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1165     12.89%     90.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            533      5.90%     96.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          194      2.15%     98.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          108      1.19%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              9040                       # Class of committed instruction
system.cpu.commit.refs                           2000                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        4178                       # Number of Instructions Simulated
system.cpu.committedOps                          9040                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.152705                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.152705                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            5                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           24                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  4676                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  16560                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     1523                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      3943                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    215                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   363                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        1849                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            20                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         816                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        1970                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      1043                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          8681                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    54                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                           9144                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     430                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.149560                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               1824                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                562                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.694200                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              10720                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.764086                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.922715                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     5599     52.23%     52.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      251      2.34%     54.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      278      2.59%     57.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      264      2.46%     59.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     4328     40.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                10720                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1259                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      742                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)       606800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)       606800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)       607200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)       607200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)       607200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)       607200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        15200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        14800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         9600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         9600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         9600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        48400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        46800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        46800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        48800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       274800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       275200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       276400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       277600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        5006000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2452                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  268                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1199                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.955664                       # Inst execution rate
system.cpu.iew.exec_refs                         2659                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        816                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2429                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2089                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 31                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 4                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  880                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               14506                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1843                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               305                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 12588                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     17                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    215                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    28                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              120                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          730                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          240                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              1                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          236                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             32                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     14573                       # num instructions consuming a value
system.cpu.iew.wb_count                         12441                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.601592                       # average fanout of values written-back
system.cpu.iew.wb_producers                      8767                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.944503                       # insts written-back per cycle
system.cpu.iew.wb_sent                          12492                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    18018                       # number of integer regfile reads
system.cpu.int_regfile_writes                    9632                       # number of integer regfile writes
system.cpu.ipc                               0.317188                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.317188                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               378      2.93%      2.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  9106     70.63%     73.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     73.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    75      0.58%     74.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  49      0.38%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  48      0.37%     74.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   65      0.50%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  136      1.05%     76.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  142      1.10%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  64      0.50%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 70      0.54%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1589     12.33%     90.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 719      5.58%     96.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             333      2.58%     99.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            118      0.92%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  12892                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1031                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2090                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          960                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1877                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  11483                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              34567                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        11481                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             18096                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      14474                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     12892                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  32                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            5466                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               152                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         6321                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         10720                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.202612                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.574351                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                6114     57.03%     57.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 883      8.24%     65.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 901      8.40%     73.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1081     10.08%     83.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1741     16.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           10720                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.978743                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        1043                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                28                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               22                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2089                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 880                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    4916                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     27                       # number of misc regfile writes
system.cpu.numCycles                            13172                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    3281                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 10373                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    217                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     1747                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     53                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    13                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 40919                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  15861                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               18228                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      4048                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    704                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    215                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   909                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     7857                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1971                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            23269                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            520                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 32                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       652                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             34                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        22332                       # The number of ROB reads
system.cpu.rob.rob_writes                       30570                       # The number of ROB writes
system.cpu.timesIdled                              26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          101                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            203                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                6                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           51                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           106                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      5268800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 48                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               49                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            49                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                55                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      55    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  55                       # Request fanout histogram
system.membus.reqLayer2.occupancy               45600                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy             115600                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      5268800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  95                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            14                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               141                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  6                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 6                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             96                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          151                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          153                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     304                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         4032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     7232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                54                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                156                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.038462                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.192927                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      150     96.15%     96.15% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      3.85%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  156                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               61200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                91596                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               60000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         5268800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      5268800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          981                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              981                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          981                       # number of overall hits
system.cpu.icache.overall_hits::total             981                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           62                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             62                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           62                       # number of overall misses
system.cpu.icache.overall_misses::total            62                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2618400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2618400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2618400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2618400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         1043                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1043                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         1043                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1043                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.059444                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.059444                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.059444                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.059444                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 42232.258065                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42232.258065                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 42232.258065                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42232.258065                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           51                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2160000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2160000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2160000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2160000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.048897                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.048897                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.048897                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.048897                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42352.941176                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42352.941176                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42352.941176                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42352.941176                       # average overall mshr miss latency
system.cpu.icache.replacements                     50                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          981                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             981                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           62                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            62                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2618400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2618400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         1043                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1043                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.059444                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.059444                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 42232.258065                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42232.258065                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2160000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2160000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.048897                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.048897                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42352.941176                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42352.941176                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5268800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      5268800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 742                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                50                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.840000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              2136                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             2136                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      5268800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      5268800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      5268800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         2256                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2256                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2256                       # number of overall hits
system.cpu.dcache.overall_hits::total            2256                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          105                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            105                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          105                       # number of overall misses
system.cpu.dcache.overall_misses::total           105                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      4164000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      4164000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      4164000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      4164000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         2361                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2361                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2361                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2361                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.044473                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044473                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.044473                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.044473                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39657.142857                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39657.142857                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39657.142857                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39657.142857                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 5                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           12                       # number of writebacks
system.cpu.dcache.writebacks::total                12                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           57                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           57                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           57                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           57                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           48                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           48                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1943600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1943600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1943600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        27996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1971596                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020330                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020330                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020330                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021601                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40491.666667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40491.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40491.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38658.745098                       # average overall mshr miss latency
system.cpu.dcache.replacements                     51                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1622                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1622                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           98                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            98                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3735200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3735200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.056977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.056977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38114.285714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38114.285714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           56                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           42                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1550400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1550400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024419                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024419                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36914.285714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36914.285714                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          634                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            634                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            7                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       428800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       428800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          641                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          641                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010920                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010920                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61257.142857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61257.142857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       393200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       393200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65533.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65533.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        27996                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        27996                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9332                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9332                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5268800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      5268800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4833                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                51                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             94.764706                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   835.644095                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   188.355905                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.816059                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.183941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          181                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          843                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          383                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.176758                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.823242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              4773                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             4773                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      5268800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              21                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              23                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  47                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             21                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             23                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 47                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            30                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            25                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                55                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           30                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           25                       # number of overall misses
system.l2cache.overall_misses::total               55                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1923200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1692400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3615600                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1923200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1692400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3615600                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           51                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           48                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             102                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           51                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           48                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            102                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.588235                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.520833                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.539216                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.588235                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.520833                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.539216                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 64106.666667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        67696                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65738.181818                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 64106.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        67696                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65738.181818                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           30                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           25                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           30                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           25                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1691200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1492400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      3183600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1691200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1492400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      3183600                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.588235                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.520833                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.539216                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.588235                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.520833                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.539216                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 56373.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        59696                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57883.636364                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 56373.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        59696                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57883.636364                       # average overall mshr miss latency
system.l2cache.replacements                        54                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           12                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           12                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           12                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           12                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_misses::.cpu.data            6                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              6                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       386000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       386000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            6                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 64333.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 64333.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       338000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       338000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 56333.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 56333.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           21                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           23                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           47                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           30                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           19                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           49                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1923200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1306400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3229600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           51                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           42                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           96                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.588235                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.452381                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.510417                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 64106.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68757.894737                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65910.204082                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           30                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           19                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           49                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1691200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1154400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2845600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.588235                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.452381                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.510417                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 56373.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60757.894737                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58073.469388                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5268800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      5268800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    173                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   54                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.203704                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.858791                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1061.024600                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1866.795930                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   988.105677                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   141.215001                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009487                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.259039                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.455761                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.241237                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034476                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1121                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2975                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           88                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1027                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          690                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2132                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.273682                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.726318                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1678                       # Number of tag accesses
system.l2cache.tags.data_accesses                1678                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      5268800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1856                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1856                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               29                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               25                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   54                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          352262375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          303674461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              655936836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     352262375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         352262375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        24293957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              24293957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        24293957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         352262375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         303674461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             680230793                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1155336800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                9055435                       # Simulator instruction rate (inst/s)
host_mem_usage                                4413000                       # Number of bytes of host memory used
host_op_rate                                 15929507                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.24                       # Real time elapsed on the host
host_tick_rate                              112175895                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2185595                       # Number of instructions simulated
sim_ops                                       3845708                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000027                       # Number of seconds simulated
sim_ticks                                    27083200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 7583                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1013                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7268                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2340                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7583                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5243                       # Number of indirect misses.
system.cpu.branchPred.lookups                    8242                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     365                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          856                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     27944                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    18420                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1031                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       4380                       # Number of branches committed
system.cpu.commit.bw_lim_events                  6641                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           19845                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                21129                       # Number of instructions committed
system.cpu.commit.committedOps                  42787                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        40485                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.056861                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.551420                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        25238     62.34%     62.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3463      8.55%     70.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2669      6.59%     77.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2474      6.11%     83.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6641     16.40%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        40485                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2780                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  226                       # Number of function calls committed.
system.cpu.commit.int_insts                     41636                       # Number of committed integer instructions.
system.cpu.commit.loads                          6243                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          284      0.66%      0.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            31489     73.59%     74.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              14      0.03%     74.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.53%     74.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            141      0.33%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.52%     75.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.25%     75.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             204      0.48%     76.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             308      0.72%     77.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            260      0.61%     77.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            81      0.19%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5393     12.60%     90.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2642      6.17%     96.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          850      1.99%     98.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          562      1.31%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             42787                       # Class of committed instruction
system.cpu.commit.refs                           9447                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       21129                       # Number of Instructions Simulated
system.cpu.committedOps                         42787                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.204506                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.204506                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           57                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          168                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          288                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            24                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 15848                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  70363                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    10993                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     17023                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1036                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1342                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        8169                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            87                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3998                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                        8242                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4266                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         32321                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   377                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          38145                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           117                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2072                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.121729                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12741                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2705                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.563375                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              46242                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.675295                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.916024                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    25335     54.79%     54.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1011      2.19%     56.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1038      2.24%     59.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1050      2.27%     61.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    17808     38.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                46242                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3847                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2339                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2746400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2746400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2746400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2746000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2746000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2746000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        58400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        58400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        43600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        43600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        43600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        43600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       129600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       128400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       131200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       128800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1260800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1263600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1263200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1262800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       22336800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           21466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1246                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     5203                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.812415                       # Inst execution rate
system.cpu.iew.exec_refs                        12127                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3988                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    9232                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  9108                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                203                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                43                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4547                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               62621                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  8139                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1451                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 55007                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     37                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   173                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1036                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   229                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              373                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2867                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1343                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              5                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1115                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            131                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     63530                       # num instructions consuming a value
system.cpu.iew.wb_count                         54264                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.608295                       # average fanout of values written-back
system.cpu.iew.wb_producers                     38645                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.801441                       # insts written-back per cycle
system.cpu.iew.wb_sent                          54568                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    78862                       # number of integer regfile reads
system.cpu.int_regfile_writes                   42989                       # number of integer regfile writes
system.cpu.ipc                               0.312061                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.312061                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               616      1.09%      1.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 41191     72.96%     74.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   15      0.03%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   277      0.49%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 200      0.35%     74.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.42%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  135      0.24%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  347      0.61%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  396      0.70%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 287      0.51%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                130      0.23%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7332     12.99%     90.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3535      6.26%     96.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1132      2.01%     98.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            626      1.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  56455                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3543                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7123                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3369                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5320                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  52296                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             152424                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        50895                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             77150                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      62312                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     56455                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 309                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           19844                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               392                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            181                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        26452                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         46242                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.220860                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.598204                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               26493     57.29%     57.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3528      7.63%     64.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3835      8.29%     73.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4287      9.27%     82.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8099     17.51%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           46242                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.833801                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4287                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            53                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               174                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              211                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 9108                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4547                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   23728                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            67708                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   10700                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 51385                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    364                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    11948                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    386                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    31                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                172125                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  67690                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               79641                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     17326                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1475                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1036                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2616                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    28280                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5266                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            99911                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2616                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                151                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2539                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            166                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        96476                       # The number of ROB reads
system.cpu.rob.rob_writes                      131066                       # The number of ROB writes
system.cpu.timesIdled                             262                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          715                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           45                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1428                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               45                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          361                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           750                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     27083200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                384                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           25                       # Transaction distribution
system.membus.trans_dist::CleanEvict              336                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           383                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        26560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        26560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   26560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               389                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     389    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 389                       # Request fanout histogram
system.membus.reqLayer2.occupancy              340038                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy             841462                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     27083200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 703                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           105                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1005                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 11                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                11                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            703                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1359                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          783                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2142                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        28992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        21824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    50816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               396                       # Total snoops (count)
system.l2bus.snoopTraffic                        1600                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1110                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.042342                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.201460                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1063     95.77%     95.77% # Request fanout histogram
system.l2bus.snoop_fanout::1                       47      4.23%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1110                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              313200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               648757                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              543600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        27083200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     27083200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3708                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3708                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3708                       # number of overall hits
system.cpu.icache.overall_hits::total            3708                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          558                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            558                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          558                       # number of overall misses
system.cpu.icache.overall_misses::total           558                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23474000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23474000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23474000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23474000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4266                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4266                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4266                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4266                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.130802                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.130802                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.130802                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.130802                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 42068.100358                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42068.100358                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 42068.100358                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42068.100358                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          105                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          105                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          105                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          105                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          453                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          453                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18297600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18297600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18297600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18297600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.106188                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.106188                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.106188                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.106188                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40392.052980                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40392.052980                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40392.052980                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40392.052980                       # average overall mshr miss latency
system.cpu.icache.replacements                    453                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3708                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3708                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          558                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           558                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23474000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23474000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4266                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4266                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.130802                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.130802                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 42068.100358                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42068.100358                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          105                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          105                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          453                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18297600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18297600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.106188                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.106188                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40392.052980                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40392.052980                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27083200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     27083200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               15003                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               709                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.160790                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8985                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8985                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     27083200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     27083200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     27083200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10523                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10523                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10523                       # number of overall hits
system.cpu.dcache.overall_hits::total           10523                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          445                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            445                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          445                       # number of overall misses
system.cpu.dcache.overall_misses::total           445                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19078400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19078400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19078400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19078400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10968                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10968                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10968                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10968                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040573                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040573                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040573                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040573                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42872.808989                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42872.808989                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42872.808989                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42872.808989                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          143                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                24                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           80                       # number of writebacks
system.cpu.dcache.writebacks::total                80                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          225                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          225                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          220                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          220                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          220                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           41                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          261                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      8894800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8894800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      8894800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2668355                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11563155                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020058                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020058                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020058                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023796                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40430.909091                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40430.909091                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40430.909091                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 65081.829268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44303.275862                       # average overall mshr miss latency
system.cpu.dcache.replacements                    261                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         7324                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            7324                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          434                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           434                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18636800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18636800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7758                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7758                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.055942                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.055942                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42941.935484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42941.935484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          225                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          225                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          209                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          209                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8462000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8462000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.026940                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.026940                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40488.038278                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40488.038278                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3199                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3199                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       441600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       441600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3210                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3210                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003427                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003427                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40145.454545                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40145.454545                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       432800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       432800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003427                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003427                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 39345.454545                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39345.454545                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           41                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           41                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2668355                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2668355                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 65081.829268                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 65081.829268                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27083200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     27083200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              104714                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1285                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.489494                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   852.273498                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   171.726502                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.832298                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.167702                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          159                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          865                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          345                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          429                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.155273                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.844727                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             22197                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            22197                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     27083200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             216                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             104                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            4                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 324                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            216                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            104                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            4                       # number of overall hits
system.l2cache.overall_hits::total                324                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           237                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           116                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           37                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               390                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          237                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          116                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           37                       # number of overall misses
system.l2cache.overall_misses::total              390                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     15935600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      7752000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2615562                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     26303162                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     15935600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      7752000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2615562                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     26303162                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          453                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          220                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           41                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             714                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          453                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          220                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           41                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            714                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.523179                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.527273                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.902439                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.546218                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.523179                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.527273                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.902439                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.546218                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67238.818565                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66827.586207                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 70690.864865                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67444.005128                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67238.818565                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66827.586207                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 70690.864865                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67444.005128                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             25                       # number of writebacks
system.l2cache.writebacks::total                   25                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          237                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          116                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           37                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          390                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          237                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          116                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           37                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          390                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14039600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      6824000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2319562                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     23183162                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14039600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      6824000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2319562                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     23183162                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.523179                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.527273                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.902439                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.546218                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.523179                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.527273                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.902439                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.546218                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59238.818565                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58827.586207                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62690.864865                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59444.005128                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59238.818565                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58827.586207                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62690.864865                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59444.005128                       # average overall mshr miss latency
system.l2cache.replacements                       396                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           80                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           80                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           80                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           80                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            5                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                5                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            6                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              6                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       377600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       377600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           11                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           11                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.545455                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.545455                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 62933.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 62933.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       329600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       329600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.545455                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.545455                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 54933.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 54933.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          216                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           99                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          319                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          237                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          110                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           37                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          384                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     15935600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7374400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2615562                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     25925562                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          453                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          209                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           41                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          703                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.523179                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.526316                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.902439                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.546230                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67238.818565                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        67040                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 70690.864865                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67514.484375                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          237                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          110                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           37                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          384                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14039600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6494400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2319562                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     22853562                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.523179                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.526316                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.902439                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.546230                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59238.818565                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        59040                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62690.864865                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59514.484375                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27083200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     27083200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14096                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4492                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.138023                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    39.606826                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1149.172406                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1825.373588                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   945.398666                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   136.448514                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009670                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.280560                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.445648                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.230810                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033313                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1027                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3069                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           79                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          937                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          181                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          664                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2176                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.250732                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.749268                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                11812                       # Number of tag accesses
system.l2cache.tags.data_accesses               11812                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     27083200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           15168                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7424                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               24960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        15168                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          15168                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1600                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1600                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              237                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              116                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           37                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  390                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            25                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  25                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          560051988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          274118273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     87434277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              921604537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     560051988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         560051988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        59077214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              59077214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        59077214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         560051988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         274118273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     87434277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             980681751                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
