// Seed: 695225249
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wand id_3;
  assign id_3 = -1 ? id_3 : 1;
endmodule
module module_1 #(
    parameter id_7 = 32'd90
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  input logic [7:0] id_9;
  module_0 modCall_1 (
      id_12,
      id_6
  );
  assign modCall_1.id_3 = 0;
  output wire id_8;
  inout wire _id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = 1 - id_9[id_7];
endmodule
