// 顶层模块
module traffic_light_controller(
    input clk,
    input rst,
    output [2:0] A_lights,
    output [2:0] B_lights,
    output [6:0] countdown
);
    wire clk_1hz;

    clock_divider clk_div(
        .clk(clk),
        .rst(rst),
        .clk_out(clk_1hz)
    );

    traffic_light_fsm fsm(
        .clk(clk_1hz),
        .rst(rst),
        .A_lights(A_lights),
        .B_lights(B_lights),
        .countdown(countdown)
    );
endmodule
