Analysis & Synthesis report for FPGA_control
Wed May 22 16:54:29 2024
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_s2_cur
 12. State Machine - |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_s1_cur
 13. State Machine - |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|sdft
 14. State Machine - |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|sdet
 15. State Machine - |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|k_state
 16. State Machine - |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|source_state
 17. State Machine - |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_out_state
 18. State Machine - |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_state
 19. State Machine - |FPGA_control|ADC1_drive:ADC1_drive|state
 20. State Machine - |FPGA_control|ADC0_drive:ADC0_drive|state
 21. Registers Protected by Synthesis
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated|a_dpfifo_lv31:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1
 28. Source assignments for ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated|a_dpfifo_lv31:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1
 29. Parameter Settings for User Entity Instance: ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component
 30. Parameter Settings for User Entity Instance: ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO_inst|scfifo:scfifo_component
 31. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 32. scfifo Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "FFT:FFT"
 34. Port Connectivity Checks: "ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO_inst"
 35. Port Connectivity Checks: "ADC1_drive:ADC1_drive"
 36. Port Connectivity Checks: "ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst"
 37. Port Connectivity Checks: "ADC0_drive:ADC0_drive"
 38. SignalTap II Logic Analyzer Settings
 39. Elapsed Time Per Partition
 40. Connections to In-System Debugging Instance "auto_signaltap_0"
 41. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 22 16:54:28 2024       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; FPGA_control                                ;
; Top-level Entity Name              ; FPGA_control                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,798                                       ;
;     Total combinational functions  ; 3,119                                       ;
;     Dedicated logic registers      ; 3,973                                       ;
; Total registers                    ; 3973                                        ;
; Total pins                         ; 52                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 266,368                                     ;
; Embedded Multiplier 9-bit elements ; 12                                          ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; FPGA_control       ; FPGA_control       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                         ;
+------------------------------------------------------------------+-----------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                 ; Used in Netlist ; File Type                       ; File Name with Absolute Path                                                                                                  ; Library ;
+------------------------------------------------------------------+-----------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; src/FPGA_control.v                                               ; yes             ; User Verilog HDL File           ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v                                               ;         ;
; src/ADC0_drive.v                                                 ; yes             ; User Verilog HDL File           ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC0_drive.v                                                 ;         ;
; IP/ADC0_FIFO.v                                                   ; yes             ; User Wizard-Generated File      ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC0_FIFO.v                                                   ;         ;
; src/ADC1_drive.v                                                 ; yes             ; User Verilog HDL File           ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC1_drive.v                                                 ;         ;
; IP/ADC1_FIFO.v                                                   ; yes             ; User Wizard-Generated File      ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC1_FIFO.v                                                   ;         ;
; IP/FFT.v                                                         ; yes             ; User Wizard-Generated File      ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/FFT.v                                                         ;         ;
; IP/fft-library/fft_pack_fft_130.vhd                              ; yes             ; Encrypted User VHDL File        ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/fft_pack_fft_130.vhd                              ;         ;
; IP/fft-library/auk_dspip_math_pkg_fft_130.vhd                    ; yes             ; Encrypted User VHDL File        ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_math_pkg_fft_130.vhd                    ;         ;
; IP/fft-library/auk_dspip_lib_pkg_fft_130.vhd                     ; yes             ; Encrypted User VHDL File        ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_lib_pkg_fft_130.vhd                     ;         ;
; IP/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd     ; yes             ; Encrypted User VHDL File        ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd     ;         ;
; IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd       ; yes             ; Encrypted User VHDL File        ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd       ;         ;
; IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd ; yes             ; Encrypted User VHDL File        ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd ;         ;
; scfifo.tdf                                                       ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf                                                                   ;         ;
; a_regfifo.inc                                                    ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/a_regfifo.inc                                                                ;         ;
; a_dpfifo.inc                                                     ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/a_dpfifo.inc                                                                 ;         ;
; a_i2fifo.inc                                                     ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/a_i2fifo.inc                                                                 ;         ;
; a_fffifo.inc                                                     ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/a_fffifo.inc                                                                 ;         ;
; a_f2fifo.inc                                                     ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/a_f2fifo.inc                                                                 ;         ;
; aglobal130.inc                                                   ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/aglobal130.inc                                                               ;         ;
; db/scfifo_2841.tdf                                               ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_2841.tdf                                               ;         ;
; db/a_dpfifo_lv31.tdf                                             ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_lv31.tdf                                             ;         ;
; db/a_fefifo_1bf.tdf                                              ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_fefifo_1bf.tdf                                              ;         ;
; db/cntr_qp7.tdf                                                  ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_qp7.tdf                                                  ;         ;
; db/dpram_f811.tdf                                                ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dpram_f811.tdf                                                ;         ;
; db/altsyncram_g3k1.tdf                                           ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_g3k1.tdf                                           ;         ;
; db/cntr_epb.tdf                                                  ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_epb.tdf                                                  ;         ;
; asj_fft_sglstream_fft_130.vhd                                    ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd                     ;         ;
; db/scfifo_0eh1.tdf                                               ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_0eh1.tdf                                               ;         ;
; db/a_dpfifo_po81.tdf                                             ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf                                             ;         ;
; db/altsyncram_0tf1.tdf                                           ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_0tf1.tdf                                           ;         ;
; db/cmpr_gs8.tdf                                                  ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cmpr_gs8.tdf                                                  ;         ;
; db/cntr_tnb.tdf                                                  ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_tnb.tdf                                                  ;         ;
; db/cntr_ao7.tdf                                                  ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_ao7.tdf                                                  ;         ;
; db/cntr_unb.tdf                                                  ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_unb.tdf                                                  ;         ;
; asj_fft_m_k_counter_fft_130.vhd                                  ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_m_k_counter_fft_130.vhd                   ;         ;
; asj_fft_tdl_bit_rst_fft_130.vhd                                  ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_bit_rst_fft_130.vhd                   ;         ;
; asj_fft_wrengen_fft_130.vhd                                      ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_wrengen_fft_130.vhd                       ;         ;
; asj_fft_in_write_sgl_fft_130.vhd                                 ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_in_write_sgl_fft_130.vhd                  ;         ;
; asj_fft_cnt_ctrl_fft_130.vhd                                     ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cnt_ctrl_fft_130.vhd                      ;         ;
; asj_fft_4dp_ram_fft_130.vhd                                      ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_4dp_ram_fft_130.vhd                       ;         ;
; asj_fft_data_ram_fft_130.vhd                                     ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_data_ram_fft_130.vhd                      ;         ;
; altsyncram.tdf                                                   ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.tdf                                                               ;         ;
; stratix_ram_block.inc                                            ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/stratix_ram_block.inc                                                        ;         ;
; lpm_mux.inc                                                      ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_mux.inc                                                                  ;         ;
; lpm_decode.inc                                                   ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_decode.inc                                                               ;         ;
; a_rdenreg.inc                                                    ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/a_rdenreg.inc                                                                ;         ;
; altrom.inc                                                       ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/altrom.inc                                                                   ;         ;
; altram.inc                                                       ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/altram.inc                                                                   ;         ;
; altdpram.inc                                                     ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/altdpram.inc                                                                 ;         ;
; db/altsyncram_4ou3.tdf                                           ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_4ou3.tdf                                           ;         ;
; asj_fft_dataadgen_fft_130.vhd                                    ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dataadgen_fft_130.vhd                     ;         ;
; asj_fft_cxb_addr_fft_130.vhd                                     ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cxb_addr_fft_130.vhd                      ;         ;
; asj_fft_tdl_fft_130.vhd                                          ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_fft_130.vhd                           ;         ;
; asj_fft_wrswgen_fft_130.vhd                                      ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_wrswgen_fft_130.vhd                       ;         ;
; asj_fft_cxb_data_fft_130.vhd                                     ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cxb_data_fft_130.vhd                      ;         ;
; asj_fft_cxb_data_r_fft_130.vhd                                   ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cxb_data_r_fft_130.vhd                    ;         ;
; asj_fft_dft_bfp_fft_130.vhd                                      ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dft_bfp_fft_130.vhd                       ;         ;
; asj_fft_pround_fft_130.vhd                                       ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_pround_fft_130.vhd                        ;         ;
; lpm_add_sub.tdf                                                  ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                              ;         ;
; addcore.inc                                                      ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/addcore.inc                                                                  ;         ;
; look_add.inc                                                     ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/look_add.inc                                                                 ;         ;
; bypassff.inc                                                     ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/bypassff.inc                                                                 ;         ;
; altshift.inc                                                     ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/altshift.inc                                                                 ;         ;
; alt_stratix_add_sub.inc                                          ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                      ;         ;
; db/add_sub_gnj.tdf                                               ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/add_sub_gnj.tdf                                               ;         ;
; asj_fft_bfp_i_fft_130.vhd                                        ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_i_fft_130.vhd                         ;         ;
; asj_fft_bfp_o_fft_130.vhd                                        ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_o_fft_130.vhd                         ;         ;
; asj_fft_tdl_bit_fft_130.vhd                                      ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_bit_fft_130.vhd                       ;         ;
; asj_fft_bfp_o_1pt_fft_130.vhd                                    ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_o_1pt_fft_130.vhd                     ;         ;
; asj_fft_cmult_std_fft_130.vhd                                    ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cmult_std_fft_130.vhd                     ;         ;
; asj_fft_mult_add_fft_130.vhd                                     ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_mult_add_fft_130.vhd                      ;         ;
; altmult_add.tdf                                                  ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/altmult_add.tdf                                                              ;         ;
; stratix_mac_mult.inc                                             ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/stratix_mac_mult.inc                                                         ;         ;
; stratix_mac_out.inc                                              ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/stratix_mac_out.inc                                                          ;         ;
; db/mult_add_6gq2.tdf                                             ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/mult_add_6gq2.tdf                                             ;         ;
; db/ded_mult_p391.tdf                                             ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/ded_mult_p391.tdf                                             ;         ;
; db/dffpipe_b3c.tdf                                               ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dffpipe_b3c.tdf                                               ;         ;
; db/mult_add_5fq2.tdf                                             ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/mult_add_5fq2.tdf                                             ;         ;
; db/add_sub_mnj.tdf                                               ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/add_sub_mnj.tdf                                               ;         ;
; asj_fft_bfp_ctrl_fft_130.vhd                                     ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_ctrl_fft_130.vhd                      ;         ;
; asj_fft_twadgen_fft_130.vhd                                      ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_twadgen_fft_130.vhd                       ;         ;
; asj_fft_3dp_rom_fft_130.vhd                                      ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_3dp_rom_fft_130.vhd                       ;         ;
; twid_rom_fft_130.vhd                                             ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd                              ;         ;
; db/altsyncram_b491.tdf                                           ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_b491.tdf                                           ;         ;
; db/altsyncram_c491.tdf                                           ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_c491.tdf                                           ;         ;
; db/altsyncram_d491.tdf                                           ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_d491.tdf                                           ;         ;
; db/altsyncram_6491.tdf                                           ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_6491.tdf                                           ;         ;
; db/altsyncram_7491.tdf                                           ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_7491.tdf                                           ;         ;
; db/altsyncram_8491.tdf                                           ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_8491.tdf                                           ;         ;
; asj_fft_lpprdadgen_fft_130.vhd                                   ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_lpprdadgen_fft_130.vhd                    ;         ;
; asj_fft_tdl_rst_fft_130.vhd                                      ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_rst_fft_130.vhd                       ;         ;
; asj_fft_lpp_serial_fft_130.vhd                                   ; yes             ; Encrypted Auto-Found VHDL File  ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_lpp_serial_fft_130.vhd                    ;         ;
; sld_signaltap.vhd                                                ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_signaltap.vhd                                                            ;         ;
; sld_signaltap_impl.vhd                                           ; yes             ; Encrypted Megafunction          ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                       ;         ;
; sld_ela_control.vhd                                              ; yes             ; Encrypted Megafunction          ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_ela_control.vhd                                                          ;         ;
; lpm_shiftreg.tdf                                                 ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                             ;         ;
; lpm_constant.inc                                                 ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_constant.inc                                                             ;         ;
; dffeea.inc                                                       ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/dffeea.inc                                                                   ;         ;
; sld_mbpmg.vhd                                                    ; yes             ; Encrypted Megafunction          ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                ;         ;
; sld_ela_trigger_flow_mgr.vhd                                     ; yes             ; Encrypted Megafunction          ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                 ;         ;
; sld_buffer_manager.vhd                                           ; yes             ; Encrypted Megafunction          ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                       ;         ;
; db/altsyncram_3124.tdf                                           ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_3124.tdf                                           ;         ;
; altdpram.tdf                                                     ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/altdpram.tdf                                                                 ;         ;
; memmodes.inc                                                     ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/others/maxplus2/memmodes.inc                                                               ;         ;
; a_hdffe.inc                                                      ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/a_hdffe.inc                                                                  ;         ;
; alt_le_rden_reg.inc                                              ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                          ;         ;
; altsyncram.inc                                                   ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.inc                                                               ;         ;
; lpm_mux.tdf                                                      ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_mux.tdf                                                                  ;         ;
; muxlut.inc                                                       ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/muxlut.inc                                                                   ;         ;
; db/mux_rsc.tdf                                                   ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/mux_rsc.tdf                                                   ;         ;
; lpm_decode.tdf                                                   ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_decode.tdf                                                               ;         ;
; declut.inc                                                       ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/declut.inc                                                                   ;         ;
; lpm_compare.inc                                                  ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_compare.inc                                                              ;         ;
; db/decode_dvf.tdf                                                ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/decode_dvf.tdf                                                ;         ;
; lpm_counter.tdf                                                  ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_counter.tdf                                                              ;         ;
; lpm_add_sub.inc                                                  ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_add_sub.inc                                                              ;         ;
; cmpconst.inc                                                     ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/cmpconst.inc                                                                 ;         ;
; lpm_counter.inc                                                  ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/lpm_counter.inc                                                              ;         ;
; alt_counter_stratix.inc                                          ; yes             ; Megafunction                    ; e:/quartus ii 13/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                      ;         ;
; db/cntr_igi.tdf                                                  ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_igi.tdf                                                  ;         ;
; db/cmpr_sgc.tdf                                                  ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cmpr_sgc.tdf                                                  ;         ;
; db/cntr_g9j.tdf                                                  ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_g9j.tdf                                                  ;         ;
; db/cntr_1hi.tdf                                                  ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_1hi.tdf                                                  ;         ;
; db/cmpr_rgc.tdf                                                  ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cmpr_rgc.tdf                                                  ;         ;
; db/cntr_23j.tdf                                                  ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_23j.tdf                                                  ;         ;
; db/cmpr_ngc.tdf                                                  ; yes             ; Auto-Generated Megafunction     ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cmpr_ngc.tdf                                                  ;         ;
; sld_rom_sr.vhd                                                   ; yes             ; Encrypted Megafunction          ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                               ;         ;
; sld_hub.vhd                                                      ; yes             ; Encrypted Megafunction          ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_hub.vhd                                                                  ;         ;
; sld_jtag_hub.vhd                                                 ; yes             ; Encrypted Megafunction          ; e:/quartus ii 13/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                             ;         ;
+------------------------------------------------------------------+-----------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,798     ;
;                                             ;           ;
; Total combinational functions               ; 3119      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 768       ;
;     -- 3 input functions                    ; 1223      ;
;     -- <=2 input functions                  ; 1128      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2374      ;
;     -- arithmetic mode                      ; 745       ;
;                                             ;           ;
; Total registers                             ; 3973      ;
;     -- Dedicated logic registers            ; 3973      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 52        ;
; Total memory bits                           ; 266368    ;
; Embedded Multiplier 9-bit elements          ; 12        ;
; Maximum fan-out node                        ; Clk~input ;
; Maximum fan-out                             ; 3924      ;
; Total fan-out                               ; 30023     ;
; Average fan-out                             ; 3.94      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |FPGA_control                                                                                                   ; 3119 (33)         ; 3973 (24)    ; 266368      ; 12           ; 12      ; 0         ; 52   ; 0            ; |FPGA_control                                                                                                                                                                                                                                                                                                                                      ;              ;
;    |ADC0_drive:ADC0_drive|                                                                                      ; 128 (65)          ; 61 (23)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|ADC0_drive:ADC0_drive                                                                                                                                                                                                                                                                                                                ;              ;
;       |ADC0_FIFO:ADC0_FIFO_inst|                                                                                ; 63 (0)            ; 38 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst                                                                                                                                                                                                                                                                                       ;              ;
;          |scfifo:scfifo_component|                                                                              ; 63 (0)            ; 38 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component                                                                                                                                                                                                                                                               ;              ;
;             |scfifo_2841:auto_generated|                                                                        ; 63 (0)            ; 38 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated                                                                                                                                                                                                                                    ;              ;
;                |a_dpfifo_lv31:dpfifo|                                                                           ; 63 (14)           ; 38 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated|a_dpfifo_lv31:dpfifo                                                                                                                                                                                                               ;              ;
;                   |a_fefifo_1bf:fifo_state|                                                                     ; 24 (11)           ; 14 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated|a_dpfifo_lv31:dpfifo|a_fefifo_1bf:fifo_state                                                                                                                                                                                       ;              ;
;                      |cntr_qp7:count_usedw|                                                                     ; 13 (13)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated|a_dpfifo_lv31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw                                                                                                                                                                  ;              ;
;                   |cntr_epb:rd_ptr_count|                                                                       ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated|a_dpfifo_lv31:dpfifo|cntr_epb:rd_ptr_count                                                                                                                                                                                         ;              ;
;                   |cntr_epb:wr_ptr|                                                                             ; 13 (13)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated|a_dpfifo_lv31:dpfifo|cntr_epb:wr_ptr                                                                                                                                                                                               ;              ;
;                   |dpram_f811:FIFOram|                                                                          ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated|a_dpfifo_lv31:dpfifo|dpram_f811:FIFOram                                                                                                                                                                                            ;              ;
;                      |altsyncram_g3k1:altsyncram1|                                                              ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated|a_dpfifo_lv31:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1                                                                                                                                                                ;              ;
;    |ADC1_drive:ADC1_drive|                                                                                      ; 128 (65)          ; 61 (23)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|ADC1_drive:ADC1_drive                                                                                                                                                                                                                                                                                                                ;              ;
;       |ADC1_FIFO:ADC1_FIFO_inst|                                                                                ; 63 (0)            ; 38 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO_inst                                                                                                                                                                                                                                                                                       ;              ;
;          |scfifo:scfifo_component|                                                                              ; 63 (0)            ; 38 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO_inst|scfifo:scfifo_component                                                                                                                                                                                                                                                               ;              ;
;             |scfifo_2841:auto_generated|                                                                        ; 63 (0)            ; 38 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated                                                                                                                                                                                                                                    ;              ;
;                |a_dpfifo_lv31:dpfifo|                                                                           ; 63 (13)           ; 38 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated|a_dpfifo_lv31:dpfifo                                                                                                                                                                                                               ;              ;
;                   |a_fefifo_1bf:fifo_state|                                                                     ; 25 (12)           ; 14 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated|a_dpfifo_lv31:dpfifo|a_fefifo_1bf:fifo_state                                                                                                                                                                                       ;              ;
;                      |cntr_qp7:count_usedw|                                                                     ; 13 (13)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated|a_dpfifo_lv31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw                                                                                                                                                                  ;              ;
;                   |cntr_epb:rd_ptr_count|                                                                       ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated|a_dpfifo_lv31:dpfifo|cntr_epb:rd_ptr_count                                                                                                                                                                                         ;              ;
;                   |cntr_epb:wr_ptr|                                                                             ; 13 (13)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated|a_dpfifo_lv31:dpfifo|cntr_epb:wr_ptr                                                                                                                                                                                               ;              ;
;                   |dpram_f811:FIFOram|                                                                          ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated|a_dpfifo_lv31:dpfifo|dpram_f811:FIFOram                                                                                                                                                                                            ;              ;
;                      |altsyncram_g3k1:altsyncram1|                                                              ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated|a_dpfifo_lv31:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1                                                                                                                                                                ;              ;
;    |FFT:FFT|                                                                                                    ; 2254 (0)          ; 2732 (0)     ; 77952       ; 12           ; 12      ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT                                                                                                                                                                                                                                                                                                                              ;              ;
;       |asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|                                                ; 2254 (300)        ; 2732 (346)   ; 77952       ; 12           ; 12      ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst                                                                                                                                                                                                                                                                     ;              ;
;          |asj_fft_3dp_rom_fft_130:twrom|                                                                        ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom                                                                                                                                                                                                                                       ;              ;
;             |twid_rom_fft_130:\gen_M4K:cos_1n|                                                                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_1n                                                                                                                                                                                                      ;              ;
;                |altsyncram:\gen_auto:altsyncram_component|                                                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component                                                                                                                                                            ;              ;
;                   |altsyncram_6491:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_6491:auto_generated                                                                                                                             ;              ;
;             |twid_rom_fft_130:\gen_M4K:cos_2n|                                                                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_2n                                                                                                                                                                                                      ;              ;
;                |altsyncram:\gen_auto:altsyncram_component|                                                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component                                                                                                                                                            ;              ;
;                   |altsyncram_7491:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_7491:auto_generated                                                                                                                             ;              ;
;             |twid_rom_fft_130:\gen_M4K:cos_3n|                                                                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_3n                                                                                                                                                                                                      ;              ;
;                |altsyncram:\gen_auto:altsyncram_component|                                                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component                                                                                                                                                            ;              ;
;                   |altsyncram_8491:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_8491:auto_generated                                                                                                                             ;              ;
;             |twid_rom_fft_130:\gen_M4K:sin_1n|                                                                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_1n                                                                                                                                                                                                      ;              ;
;                |altsyncram:\gen_auto:altsyncram_component|                                                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component                                                                                                                                                            ;              ;
;                   |altsyncram_b491:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_b491:auto_generated                                                                                                                             ;              ;
;             |twid_rom_fft_130:\gen_M4K:sin_2n|                                                                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_2n                                                                                                                                                                                                      ;              ;
;                |altsyncram:\gen_auto:altsyncram_component|                                                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component                                                                                                                                                            ;              ;
;                   |altsyncram_c491:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_c491:auto_generated                                                                                                                             ;              ;
;             |twid_rom_fft_130:\gen_M4K:sin_3n|                                                                  ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_3n                                                                                                                                                                                                      ;              ;
;                |altsyncram:\gen_auto:altsyncram_component|                                                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component                                                                                                                                                            ;              ;
;                   |altsyncram_d491:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_d491:auto_generated                                                                                                                             ;              ;
;          |asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|                                                        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C                                                                                                                                                                                                                       ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                    ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                    ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                    ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                    ;              ;
;          |asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|                                                        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D                                                                                                                                                                                                                       ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                    ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                    ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                    ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                    ;              ;
;          |asj_fft_4dp_ram_fft_130:dat_A|                                                                        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A                                                                                                                                                                                                                                       ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A                                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                                    ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A                                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                                    ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A                                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                                    ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A                                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                                    ;              ;
;          |asj_fft_4dp_ram_fft_130:dat_B|                                                                        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B                                                                                                                                                                                                                                       ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A                                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                                    ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A                                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                                    ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A                                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                                    ;              ;
;             |asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A                                                                                                                                                                                            ;              ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                                                                   ;              ;
;                   |altsyncram_4ou3:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated                                                                                                                    ;              ;
;          |asj_fft_bfp_ctrl_fft_130:\gen_dft_2:bfpc|                                                             ; 16 (5)            ; 14 (3)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_bfp_ctrl_fft_130:\gen_dft_2:bfpc                                                                                                                                                                                                                            ;              ;
;             |asj_fft_tdl_bit_rst_fft_130:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass| ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_bfp_ctrl_fft_130:\gen_dft_2:bfpc|asj_fft_tdl_bit_rst_fft_130:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass                                                                                                                          ;              ;
;          |asj_fft_cnt_ctrl_fft_130:ccc|                                                                         ; 272 (272)         ; 272 (272)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc                                                                                                                                                                                                                                        ;              ;
;          |asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|                    ; 3 (3)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp                                                                                                                                                                                   ;              ;
;          |asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|                                                      ; 18 (18)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr                                                                                                                                                                                                                     ;              ;
;          |asj_fft_cxb_addr_fft_130:ram_cxb_rd|                                                                  ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd                                                                                                                                                                                                                                 ;              ;
;          |asj_fft_cxb_data_fft_130:ram_cxb_wr_data|                                                             ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data                                                                                                                                                                                                                            ;              ;
;          |asj_fft_cxb_data_r_fft_130:\gen_radix_4_last_pass:ram_cxb_lpp_data|                                   ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:\gen_radix_4_last_pass:ram_cxb_lpp_data                                                                                                                                                                                                  ;              ;
;          |asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data|                                                          ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data                                                                                                                                                                                                                         ;              ;
;          |asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|                                                       ; 15 (15)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen                                                                                                                                                                                                                      ;              ;
;          |asj_fft_dataadgen_fft_130:rd_adgen|                                                                   ; 33 (33)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen                                                                                                                                                                                                                                  ;              ;
;          |asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|                                                            ; 893 (302)         ; 1137 (546)   ; 0           ; 12           ; 12      ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft                                                                                                                                                                                                                           ;              ;
;             |asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|                                                     ; 115 (115)         ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt                                                                                                                                                                             ;              ;
;             |asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale|                                                         ; 115 (115)         ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale                                                                                                                                                                                 ;              ;
;             |asj_fft_bfp_o_1pt_fft_130:\gen_cont:bfp_detect_1pt|                                                ; 24 (24)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_1pt_fft_130:\gen_cont:bfp_detect_1pt                                                                                                                                                                        ;              ;
;             |asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|                                                        ; 51 (51)           ; 33 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect                                                                                                                                                                                ;              ;
;                |asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_pass|                  ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_pass                                                                                                  ;              ;
;             |asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|                                                    ; 66 (0)            ; 112 (32)     ; 0           ; 4            ; 4       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1                                                                                                                                                                            ;              ;
;                |asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|                                                ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma                                                                                                                            ;              ;
;                   |altmult_add:ALTMULT_ADD_component|                                                           ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component                                                                                          ;              ;
;                      |mult_add_5fq2:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated                                                             ;              ;
;                         |ded_mult_p391:ded_mult1|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated|ded_mult_p391:ded_mult1                                     ;              ;
;                         |ded_mult_p391:ded_mult2|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated|ded_mult_p391:ded_mult2                                     ;              ;
;                |asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|                                                ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms                                                                                                                            ;              ;
;                   |altmult_add:ALTMULT_ADD_component|                                                           ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component                                                                                          ;              ;
;                      |mult_add_6gq2:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated                                                             ;              ;
;                         |ded_mult_p391:ded_mult1|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated|ded_mult_p391:ded_mult1                                     ;              ;
;                         |ded_mult_p391:ded_mult2|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated|ded_mult_p391:ded_mult2                                     ;              ;
;                |asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|                                                  ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0                                                                                                                              ;              ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                             ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                              ;              ;
;                      |add_sub_mnj:auto_generated|                                                               ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_mnj:auto_generated                                                   ;              ;
;                |asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|                                                  ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1                                                                                                                              ;              ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                             ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                              ;              ;
;                      |add_sub_mnj:auto_generated|                                                               ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_mnj:auto_generated                                                   ;              ;
;                |asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:imag_delay|                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:imag_delay                                                                                                                         ;              ;
;                |asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:real_delay|                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:real_delay                                                                                                                         ;              ;
;             |asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|                                                    ; 66 (0)            ; 112 (32)     ; 0           ; 4            ; 4       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2                                                                                                                                                                            ;              ;
;                |asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|                                                ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma                                                                                                                            ;              ;
;                   |altmult_add:ALTMULT_ADD_component|                                                           ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component                                                                                          ;              ;
;                      |mult_add_5fq2:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated                                                             ;              ;
;                         |ded_mult_p391:ded_mult1|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated|ded_mult_p391:ded_mult1                                     ;              ;
;                         |ded_mult_p391:ded_mult2|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated|ded_mult_p391:ded_mult2                                     ;              ;
;                |asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|                                                ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms                                                                                                                            ;              ;
;                   |altmult_add:ALTMULT_ADD_component|                                                           ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component                                                                                          ;              ;
;                      |mult_add_6gq2:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated                                                             ;              ;
;                         |ded_mult_p391:ded_mult1|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated|ded_mult_p391:ded_mult1                                     ;              ;
;                         |ded_mult_p391:ded_mult2|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated|ded_mult_p391:ded_mult2                                     ;              ;
;                |asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|                                                  ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0                                                                                                                              ;              ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                             ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                              ;              ;
;                      |add_sub_mnj:auto_generated|                                                               ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_mnj:auto_generated                                                   ;              ;
;                |asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|                                                  ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1                                                                                                                              ;              ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                             ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                              ;              ;
;                      |add_sub_mnj:auto_generated|                                                               ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_mnj:auto_generated                                                   ;              ;
;                |asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:imag_delay|                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:imag_delay                                                                                                                         ;              ;
;                |asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:real_delay|                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:real_delay                                                                                                                         ;              ;
;             |asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|                                                    ; 66 (0)            ; 112 (32)     ; 0           ; 4            ; 4       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3                                                                                                                                                                            ;              ;
;                |asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|                                                ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma                                                                                                                            ;              ;
;                   |altmult_add:ALTMULT_ADD_component|                                                           ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component                                                                                          ;              ;
;                      |mult_add_5fq2:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated                                                             ;              ;
;                         |ded_mult_p391:ded_mult1|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated|ded_mult_p391:ded_mult1                                     ;              ;
;                         |ded_mult_p391:ded_mult2|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated|ded_mult_p391:ded_mult2                                     ;              ;
;                |asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|                                                ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms                                                                                                                            ;              ;
;                   |altmult_add:ALTMULT_ADD_component|                                                           ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component                                                                                          ;              ;
;                      |mult_add_6gq2:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated                                                             ;              ;
;                         |ded_mult_p391:ded_mult1|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated|ded_mult_p391:ded_mult1                                     ;              ;
;                         |ded_mult_p391:ded_mult2|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated|ded_mult_p391:ded_mult2                                     ;              ;
;                |asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|                                                  ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0                                                                                                                              ;              ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                             ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                              ;              ;
;                      |add_sub_mnj:auto_generated|                                                               ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_mnj:auto_generated                                                   ;              ;
;                |asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|                                                  ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1                                                                                                                              ;              ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                             ; 17 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                              ;              ;
;                      |add_sub_mnj:auto_generated|                                                               ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_mnj:auto_generated                                                   ;              ;
;                |asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:imag_delay|                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:imag_delay                                                                                                                         ;              ;
;                |asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:real_delay|                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:real_delay                                                                                                                         ;              ;
;             |asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u0|                                        ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u0                                                                                                                                                                ;              ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                ;              ;
;                   |add_sub_gnj:auto_generated|                                                                  ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_gnj:auto_generated                                                                                     ;              ;
;             |asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u1|                                        ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u1                                                                                                                                                                ;              ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                ;              ;
;                   |add_sub_gnj:auto_generated|                                                                  ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_gnj:auto_generated                                                                                     ;              ;
;             |asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u0|                                        ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u0                                                                                                                                                                ;              ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                ;              ;
;                   |add_sub_gnj:auto_generated|                                                                  ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_gnj:auto_generated                                                                                     ;              ;
;             |asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u1|                                        ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u1                                                                                                                                                                ;              ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                ;              ;
;                   |add_sub_gnj:auto_generated|                                                                  ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_gnj:auto_generated                                                                                     ;              ;
;             |asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u0|                                        ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u0                                                                                                                                                                ;              ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                ;              ;
;                   |add_sub_gnj:auto_generated|                                                                  ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_gnj:auto_generated                                                                                     ;              ;
;             |asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u1|                                        ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u1                                                                                                                                                                ;              ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                ;              ;
;                   |add_sub_gnj:auto_generated|                                                                  ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_gnj:auto_generated                                                                                     ;              ;
;             |asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u0|                                        ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u0                                                                                                                                                                ;              ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                ;              ;
;                   |add_sub_gnj:auto_generated|                                                                  ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_gnj:auto_generated                                                                                     ;              ;
;             |asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u1|                                        ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u1                                                                                                                                                                ;              ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                ;              ;
;                   |add_sub_gnj:auto_generated|                                                                  ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_gnj:auto_generated                                                                                     ;              ;
;             |asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|                                                  ; 0 (0)             ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk                                                                                                                                                                          ;              ;
;          |asj_fft_in_write_sgl_fft_130:writer|                                                                  ; 48 (48)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer                                                                                                                                                                                                                                 ;              ;
;          |asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|                                                ; 189 (167)         ; 169 (153)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp                                                                                                                                                                                                               ;              ;
;             |asj_fft_pround_fft_130:\gen_full_rnd:u0|                                                           ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_130:\gen_full_rnd:u0                                                                                                                                                                       ;              ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_130:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                       ;              ;
;                   |add_sub_gnj:auto_generated|                                                                  ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_130:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_gnj:auto_generated                                                                                            ;              ;
;             |asj_fft_pround_fft_130:\gen_full_rnd:u1|                                                           ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_130:\gen_full_rnd:u1                                                                                                                                                                       ;              ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_130:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                       ;              ;
;                   |add_sub_gnj:auto_generated|                                                                  ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_130:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_gnj:auto_generated                                                                                            ;              ;
;          |asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|                                       ; 30 (15)           ; 33 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr                                                                                                                                                                                                      ;              ;
;             |asj_fft_tdl_bit_rst_fft_130:delay_en|                                                              ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst_fft_130:delay_en                                                                                                                                                                 ;              ;
;             |asj_fft_tdl_rst_fft_130:\gen_M4K:delay_swd|                                                        ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst_fft_130:\gen_M4K:delay_swd                                                                                                                                                           ;              ;
;          |asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|                                                       ; 27 (27)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl                                                                                                                                                                                                                      ;              ;
;          |asj_fft_tdl_bit_rst_fft_130:\gen_dft_2:delay_blk_done2|                                               ; 20 (20)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:\gen_dft_2:delay_blk_done2                                                                                                                                                                                                              ;              ;
;          |asj_fft_tdl_bit_rst_fft_130:\gen_dft_2:delay_blk_done|                                                ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:\gen_dft_2:delay_blk_done                                                                                                                                                                                                               ;              ;
;          |asj_fft_tdl_bit_rst_fft_130:delay_ctrl_np|                                                            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_ctrl_np                                                                                                                                                                                                                           ;              ;
;          |asj_fft_tdl_bit_rst_fft_130:delay_lpp_en|                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_lpp_en                                                                                                                                                                                                                            ;              ;
;          |asj_fft_tdl_fft_130:\gen_wrsw_2:k_delay|                                                              ; 0 (0)             ; 168 (168)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:k_delay                                                                                                                                                                                                                             ;              ;
;          |asj_fft_tdl_fft_130:\gen_wrsw_2:p_delay|                                                              ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:p_delay                                                                                                                                                                                                                             ;              ;
;          |asj_fft_twadgen_fft_130:twid_factors|                                                                 ; 14 (14)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_twadgen_fft_130:twid_factors                                                                                                                                                                                                                                ;              ;
;          |asj_fft_wrengen_fft_130:sel_we|                                                                       ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_wrengen_fft_130:sel_we                                                                                                                                                                                                                                      ;              ;
;          |asj_fft_wrswgen_fft_130:\gen_wrsw_2:get_wr_swtiches|                                                  ; 16 (16)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_wrswgen_fft_130:\gen_wrsw_2:get_wr_swtiches                                                                                                                                                                                                                 ;              ;
;          |auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1|                         ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1                                                                                                                                                                                        ;              ;
;          |auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|                                      ; 93 (71)           ; 59 (43)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1                                                                                                                                                                                                     ;              ;
;             |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                           ; 22 (0)            ; 16 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                                                             ;              ;
;                |scfifo_0eh1:auto_generated|                                                                     ; 22 (2)            ; 16 (1)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated                                                                                                                                  ;              ;
;                   |a_dpfifo_po81:dpfifo|                                                                        ; 20 (12)           ; 15 (7)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo                                                                                                             ;              ;
;                      |altsyncram_0tf1:FIFOram|                                                                  ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_0tf1:FIFOram                                                                                     ;              ;
;                      |cntr_ao7:usedw_counter|                                                                   ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|cntr_ao7:usedw_counter                                                                                      ;              ;
;                      |cntr_tnb:rd_ptr_msb|                                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|cntr_tnb:rd_ptr_msb                                                                                         ;              ;
;                      |cntr_unb:wr_ptr|                                                                          ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|cntr_unb:wr_ptr                                                                                             ;              ;
;          |auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|                                  ; 28 (28)           ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1                                                                                                                                                                                                 ;              ;
;    |sld_hub:auto_hub|                                                                                           ; 121 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                            ; 120 (82)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                              ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                            ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                             ; 455 (1)           ; 1009 (120)   ; 122880      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                   ; 454 (0)           ; 889 (0)      ; 122880      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                               ; 454 (19)          ; 889 (274)    ; 122880      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                    ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;                |lpm_decode:wdecoder|                                                                            ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                   |decode_dvf:auto_generated|                                                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ;              ;
;                |lpm_mux:mux|                                                                                    ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                   |mux_rsc:auto_generated|                                                                      ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                        ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                   ; 0 (0)             ; 0 (0)        ; 122880      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;                |altsyncram_3124:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 122880      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3124:auto_generated                                                                                                                                           ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                    ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;             |lpm_shiftreg:status_register|                                                                      ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                        ; 88 (88)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;             |sld_ela_control:ela_control|                                                                       ; 142 (1)           ; 316 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|         ; 120 (0)           ; 300 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                  ; 0 (0)             ; 180 (180)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                              ; 120 (0)           ; 120 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                  ; 21 (21)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                     ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                  ; 145 (10)          ; 129 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                      ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                   |cntr_igi:auto_generated|                                                                     ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated                                                       ;              ;
;                |lpm_counter:read_pointer_counter|                                                               ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                   |cntr_g9j:auto_generated|                                                                     ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                                     ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                   |cntr_1hi:auto_generated|                                                                     ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_1hi:auto_generated                                                                      ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                        ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                   |cntr_23j:auto_generated|                                                                     ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                               ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                ; 60 (60)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                             ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                             ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+
; Name                                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+
; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated|a_dpfifo_lv31:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ALTSYNCRAM                                                                            ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None              ;
; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated|a_dpfifo_lv31:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ALTSYNCRAM                                                                            ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_6491:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; FFT_1n1024cos.hex ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_7491:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; FFT_2n1024cos.hex ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_8491:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; FFT_3n1024cos.hex ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_b491:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; FFT_1n1024sin.hex ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_c491:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; FFT_2n1024sin.hex ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_d491:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048   ; FFT_3n1024sin.hex ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_0tf1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 18           ; 8            ; 18           ; 144    ; None              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3124:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; 2048         ; 60           ; 2048         ; 60           ; 122880 ; None              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 12          ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 12          ;
; Signed Embedded Multipliers           ; 12          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                ; IP Include File                                                                                           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |FPGA_control|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst                   ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC0_FIFO.v                               ;
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |FPGA_control|ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO_inst                   ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC1_FIFO.v                               ;
; Altera ; FFT          ; 13.0    ; N/A          ; N/A          ; |FPGA_control|FFT:FFT                                                          ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/FFT.v                                     ;
; Altera ; FFT          ; N/A     ; May 2013     ; Licensed     ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst ; E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_s2_cur                                                  ;
+-------------------------------+-----------------------+-------------------------+------------------------+-------------------------------+-----------------+
; Name                          ; fft_s2_cur.LAST_LPP_C ; fft_s2_cur.LPP_C_OUTPUT ; fft_s2_cur.FIRST_LPP_C ; fft_s2_cur.WAIT_FOR_LPP_INPUT ; fft_s2_cur.IDLE ;
+-------------------------------+-----------------------+-------------------------+------------------------+-------------------------------+-----------------+
; fft_s2_cur.IDLE               ; 0                     ; 0                       ; 0                      ; 0                             ; 0               ;
; fft_s2_cur.WAIT_FOR_LPP_INPUT ; 0                     ; 0                       ; 0                      ; 1                             ; 1               ;
; fft_s2_cur.FIRST_LPP_C        ; 0                     ; 0                       ; 1                      ; 0                             ; 1               ;
; fft_s2_cur.LPP_C_OUTPUT       ; 0                     ; 1                       ; 0                      ; 0                             ; 1               ;
; fft_s2_cur.LAST_LPP_C         ; 1                     ; 0                       ; 0                      ; 0                             ; 1               ;
+-------------------------------+-----------------------+-------------------------+------------------------+-------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_s1_cur                                       ;
+---------------------------+-----------------------+----------------------+------------------------+---------------------------+-----------------+
; Name                      ; fft_s1_cur.LAST_INPUT ; fft_s1_cur.CHECK_DAV ; fft_s1_cur.WRITE_INPUT ; fft_s1_cur.WAIT_FOR_INPUT ; fft_s1_cur.IDLE ;
+---------------------------+-----------------------+----------------------+------------------------+---------------------------+-----------------+
; fft_s1_cur.IDLE           ; 0                     ; 0                    ; 0                      ; 0                         ; 0               ;
; fft_s1_cur.WAIT_FOR_INPUT ; 0                     ; 0                    ; 0                      ; 1                         ; 1               ;
; fft_s1_cur.WRITE_INPUT    ; 0                     ; 0                    ; 1                      ; 0                         ; 1               ;
; fft_s1_cur.CHECK_DAV      ; 0                     ; 1                    ; 0                      ; 0                         ; 1               ;
; fft_s1_cur.LAST_INPUT     ; 1                     ; 0                    ; 0                      ; 0                         ; 1               ;
+---------------------------+-----------------------+----------------------+------------------------+---------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|sdft ;
+----------------------+--------------------+-------------------+-------------------+----------------------+------------------+-----------------+
; Name                 ; sdft.DISABLE_DFT_O ; sdft.ENABLE_BFP_O ; sdft.ENABLE_DFT_O ; sdft.WAIT_FOR_OUTPUT ; sdft.BLOCK_DFT_I ; sdft.IDLE       ;
+----------------------+--------------------+-------------------+-------------------+----------------------+------------------+-----------------+
; sdft.IDLE            ; 0                  ; 0                 ; 0                 ; 0                    ; 0                ; 0               ;
; sdft.BLOCK_DFT_I     ; 0                  ; 0                 ; 0                 ; 0                    ; 1                ; 1               ;
; sdft.WAIT_FOR_OUTPUT ; 0                  ; 0                 ; 0                 ; 1                    ; 0                ; 1               ;
; sdft.ENABLE_DFT_O    ; 0                  ; 0                 ; 1                 ; 0                    ; 0                ; 1               ;
; sdft.ENABLE_BFP_O    ; 0                  ; 1                 ; 0                 ; 0                    ; 0                ; 1               ;
; sdft.DISABLE_DFT_O   ; 1                  ; 0                 ; 0                 ; 0                    ; 0                ; 1               ;
+----------------------+--------------------+-------------------+-------------------+----------------------+------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|sdet ;
+------------------+----------------+--------------+-------------+------------------+------------------------------------------------------------------------------------------------------+
; Name             ; sdet.BLOCK_GAP ; sdet.DISABLE ; sdet.ENABLE ; sdet.BLOCK_READY ; sdet.IDLE                                                                                            ;
+------------------+----------------+--------------+-------------+------------------+------------------------------------------------------------------------------------------------------+
; sdet.IDLE        ; 0              ; 0            ; 0           ; 0                ; 0                                                                                                    ;
; sdet.BLOCK_READY ; 0              ; 0            ; 0           ; 1                ; 1                                                                                                    ;
; sdet.ENABLE      ; 0              ; 0            ; 1           ; 0                ; 1                                                                                                    ;
; sdet.DISABLE     ; 0              ; 1            ; 0           ; 0                ; 1                                                                                                    ;
; sdet.BLOCK_GAP   ; 1              ; 0            ; 0           ; 0                ; 1                                                                                                    ;
+------------------+----------------+--------------+-------------+------------------+------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|k_state ;
+-----------------------+--------------+-----------------------+-----------------+----------------------------------------------------------------------+
; Name                  ; k_state.HOLD ; k_state.NEXT_PASS_UPD ; k_state.RUN_CNT ; k_state.IDLE                                                         ;
+-----------------------+--------------+-----------------------+-----------------+----------------------------------------------------------------------+
; k_state.IDLE          ; 0            ; 0                     ; 0               ; 0                                                                    ;
; k_state.RUN_CNT       ; 0            ; 0                     ; 1               ; 1                                                                    ;
; k_state.NEXT_PASS_UPD ; 0            ; 1                     ; 0               ; 1                                                                    ;
; k_state.HOLD          ; 1            ; 0                     ; 0               ; 1                                                                    ;
+-----------------------+--------------+-----------------------+-----------------+----------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|source_state ;
+---------------------+-------------------+---------------------+-------------------+------------------+--------------------------------------------------------------------------+
; Name                ; source_state.end1 ; source_state.st_err ; source_state.run1 ; source_state.sop ; source_state.start                                                       ;
+---------------------+-------------------+---------------------+-------------------+------------------+--------------------------------------------------------------------------+
; source_state.start  ; 0                 ; 0                   ; 0                 ; 0                ; 0                                                                        ;
; source_state.sop    ; 0                 ; 0                   ; 0                 ; 1                ; 1                                                                        ;
; source_state.run1   ; 0                 ; 0                   ; 1                 ; 0                ; 1                                                                        ;
; source_state.st_err ; 0                 ; 1                   ; 0                 ; 0                ; 1                                                                        ;
; source_state.end1   ; 1                 ; 0                   ; 0                 ; 0                ; 1                                                                        ;
+---------------------+-------------------+---------------------+-------------------+------------------+--------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+--------------------------------------------------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal                                              ;
+------------------------------------+--------------------------------+------------------------------------+--------------------------------------------------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                                                                  ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                                                                  ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                                                                  ;
+------------------------------------+--------------------------------+------------------------------------+--------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                           ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                          ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                          ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                          ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                          ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                          ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |FPGA_control|ADC1_drive:ADC1_drive|state             ;
+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; state.011 ; state.010 ; state.001 ; state.000 ; state.100 ;
+-----------+-----------+-----------+-----------+-----------+-----------+
; state.000 ; 0         ; 0         ; 0         ; 0         ; 0         ;
; state.001 ; 0         ; 0         ; 1         ; 1         ; 0         ;
; state.010 ; 0         ; 1         ; 0         ; 1         ; 0         ;
; state.011 ; 1         ; 0         ; 0         ; 1         ; 0         ;
; state.100 ; 0         ; 0         ; 0         ; 1         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |FPGA_control|ADC0_drive:ADC0_drive|state             ;
+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; state.011 ; state.010 ; state.001 ; state.000 ; state.100 ;
+-----------+-----------+-----------+-----------+-----------+-----------+
; state.000 ; 0         ; 0         ; 0         ; 0         ; 0         ;
; state.001 ; 0         ; 0         ; 1         ; 1         ; 0         ;
; state.010 ; 0         ; 1         ; 0         ; 1         ; 0         ;
; state.011 ; 1         ; 0         ; 0         ; 1         ; 0         ;
; state.100 ; 0         ; 0         ; 0         ; 1         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1|stall_reg ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_sop_int                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_eop_int                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[6,7]                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[6]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[7]                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[6]                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[7]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[6,7]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[0..7]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; source_ready                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|source_stall_int_d                                                                                        ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|source_stall_d                                                                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|p_tdl[15][0]                                                                                                                                                                  ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|p_cd_en[0]                                                                                                             ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|p_tdl[15][1]                                                                                                                                                                  ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|p_cd_en[1]                                                                                                             ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|p_tdl[15][2]                                                                                                                                                                  ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|p_cd_en[2]                                                                                                             ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|add_in_i_b[8]                                                                                                           ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|add_in_i_b[7]                                                    ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|add_in_i_a[8]                                                                                                           ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|add_in_i_a[7]                                                    ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|add_in_r_b[8]                                                                                                           ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|add_in_r_b[7]                                                    ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|add_in_r_a[8]                                                                                                           ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|add_in_r_a[7]                                                    ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|add_in_i_d[8]                                                                                                           ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|add_in_i_d[7]                                                    ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|add_in_i_c[8]                                                                                                           ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|add_in_i_c[7]                                                    ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|add_in_r_d[8]                                                                                                           ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|add_in_r_d[7]                                                    ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|add_in_r_c[8]                                                                                                           ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|add_in_r_c[7]                                                    ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[0]                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0]                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[0]                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0]                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[0]                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0]                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[1]                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1]                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[1]                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1]                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[1]                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1]                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[2]                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2]                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[2]                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2]                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[2]                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2]                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[3]                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3]                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[3]                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3]                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[3]                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3]                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[4]                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4]                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[4]                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4]                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[4]                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4]                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[5]                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5]                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[5]                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5]                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[5]                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5]                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|next_block_d                                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[0]                  ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[0]  ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[0]                  ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|next_block_d2                                                                                                                  ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[1]                  ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[1]  ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[1]                  ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|next_block_d3                                                                                                                  ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[2]                  ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[2]  ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[2]                  ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|next_block_d4                                                                                                                  ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[3]                  ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[3]  ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[3]                  ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|next_block_d5                                                                                                                  ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[4]                  ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[4]  ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[4]                  ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[5]  ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[5]                  ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[6]  ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[6]                  ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[7]  ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[7]                  ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[8]  ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[8]                  ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[9]  ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[9]                  ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[10] ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[10]                 ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[11] ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[11]                 ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[12] ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[12]                 ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[13] ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[13]                 ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[14] ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[14]                 ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[15] ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[15]                 ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[16] ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[16]                 ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[17] ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[17]                 ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[18] ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[18]                 ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[19] ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[19]                 ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[20] ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[20]                 ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[21] ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[21]                 ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[22] ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk|tdl_arr[22]                 ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_b[0]                                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_d[0]                                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_c[1]                                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_d[1]                                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_b[2]                                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_d[2]                                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_c[3]                                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_d[3]                                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_b[4]                                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_d[4]                                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_c[5]                                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_d[5]                                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_c[6]                                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_d[6]                                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_b[6]                                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_d[6]                                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_a[6]                                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_d[6]                                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_c[7]                                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_d[7]                                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_b[7]                                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_d[7]                                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_a[7]                                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_d[7]                                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_a[0]                                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_c[0]                                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_a[2]                                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_c[2]                                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_a[4]                                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_c[4]                                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_a[1]                                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_b[1]                                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_a[3]                                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_b[3]                                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_a[5]                                                                                                                   ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_b[5]                                                            ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_wrswgen_fft_130:\gen_wrsw_2:get_wr_swtiches|swd_tdl[0][0]                                                                                                             ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_wrswgen_fft_130:\gen_wrsw_2:get_wr_swtiches|swa_tdl[0][0]                                                      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_wrswgen_fft_130:\gen_wrsw_2:get_wr_swtiches|swd_tdl[0][1]                                                                                                             ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_wrswgen_fft_130:\gen_wrsw_2:get_wr_swtiches|swa_tdl[0][1]                                                      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_d[6]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:k_delay|tdl_arr[0][6]                                                                  ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_c[6]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:k_delay|tdl_arr[0][6]                                                                  ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_b[6]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:k_delay|tdl_arr[0][6]                                                                  ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_a[6]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:k_delay|tdl_arr[0][6]                                                                  ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_d[7]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:k_delay|tdl_arr[0][7]                                                                  ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_c[7]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:k_delay|tdl_arr[0][7]                                                                  ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_b[7]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:k_delay|tdl_arr[0][7]                                                                  ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_a[7]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:k_delay|tdl_arr[0][7]                                                                  ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_b[0]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_d[0]                                                                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_c[1]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_d[1]                                                                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_b[2]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_d[2]                                                                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_c[3]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_d[3]                                                                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_b[4]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_d[4]                                                                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_c[5]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_d[5]                                                                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_a[0]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_c[0]                                                                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_a[2]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_c[2]                                                                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_a[4]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_c[4]                                                                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_a[1]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_b[1]                                                                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_a[3]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_b[3]                                                                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_a[5]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_b[5]                                                                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][0]                                                                                                                ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][0]                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][1]                                                                                                                ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][1]                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][2]                                                                                                                ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][2]                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][3]                                                                                                                ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][3]                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][4]                                                                                                                ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][4]                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][5]                                                                                                                ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][5]                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][6]                                                                                                                ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][6]                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][6]                                                                                                                ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][6]                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][6]                                                                                                                ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][6]                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][7]                                                                                                                ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][7]                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][7]                                                                                                                ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][7]                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][7]                                                                                                                ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][7]                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][0]                                                                                                                ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][0]                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][2]                                                                                                                ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][2]                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][4]                                                                                                                ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][4]                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][1]                                                                                                                ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][1]                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][3]                                                                                                                ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][3]                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][5]                                                                                                                ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][5]                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|val_out                                                                                                                                                                       ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|oe                                                                                                                     ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[8,16,24]                                                                                                                                                      ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[0]                                                                                                     ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[1,9,25]                                                                                                                                                       ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[17]                                                                                                    ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[2,18,26]                                                                                                                                                      ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[10]                                                                                                    ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[3,19,27]                                                                                                                                                      ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[11]                                                                                                    ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[4,20,28]                                                                                                                                                      ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[12]                                                                                                    ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[5,21,29]                                                                                                                                                      ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[13]                                                                                                    ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[6]                                                                                                                                                            ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[22]                                                                                                    ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][0]                                                                            ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][0]                     ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][0]                                                                            ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][0]                     ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][0]                                                                            ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][0]                     ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][1]                                                                            ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][1]                     ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][1]                                                                            ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][1]                     ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][1]                                                                            ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][1]                     ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][2]                                                                            ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][2]                     ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][2]                                                                            ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][2]                     ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][2]                                                                            ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][2]                     ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][3]                                                                            ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][3]                     ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][3]                                                                            ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][3]                     ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][3]                                                                            ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][3]                     ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][4]                                                                            ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][4]                     ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][4]                                                                            ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][4]                     ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][4]                                                                            ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][4]                     ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][5]                                                                            ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][5]                     ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][5]                                                                            ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][5]                     ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][5]                                                                            ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][5]                     ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][6]                                                                            ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][6]                     ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_bdd|tdl_arr[0]                                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:\gen_dft_2:delay_blk_done|tdl_arr[0]                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_bdd|tdl_arr[1]                                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:\gen_dft_2:delay_blk_done|tdl_arr[1]                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_bdd|tdl_arr[2]                                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:\gen_dft_2:delay_blk_done|tdl_arr[2]                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_bdd|tdl_arr[3]                                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:\gen_dft_2:delay_blk_done|tdl_arr[3]                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_bdd|tdl_arr[4]                                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:\gen_dft_2:delay_blk_done|tdl_arr[4]                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_bdd|tdl_arr[5]                                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:\gen_dft_2:delay_blk_done|tdl_arr[5]                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:\gen_dft_2:delay_blk_done|tdl_arr[6]                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|blk_done_vec[0]                                                              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:\gen_dft_2:delay_blk_done|tdl_arr[7]                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|blk_done_vec[1]                                                              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_ctrl_np|tdl_arr[6]                                                                                                                          ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|next_pass_vec[0]                                                             ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_ctrl_np|tdl_arr[7]                                                                                                                          ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|next_pass_vec[1]                                                             ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][0]                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][0]                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][6]                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][6]                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][6]                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][6]                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][6]                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][6]                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd|ram_in_reg[3][0]                                                                                                                          ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd|ram_in_reg[1][0]                                                                   ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd|ram_in_reg[3][2]                                                                                                                          ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd|ram_in_reg[1][2]                                                                   ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd|ram_in_reg[3][4]                                                                                                                          ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd|ram_in_reg[1][4]                                                                   ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd|ram_in_reg[1][6]                                                                                                                          ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd|ram_in_reg[0][6]                                                                   ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd|ram_in_reg[2][6]                                                                                                                          ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd|ram_in_reg[0][6]                                                                   ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd|ram_in_reg[3][6]                                                                                                                          ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd|ram_in_reg[0][6]                                                                   ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd|ram_in_reg[1][7]                                                                                                                          ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd|ram_in_reg[0][7]                                                                   ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd|ram_in_reg[2][7]                                                                                                                          ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd|ram_in_reg[0][7]                                                                   ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd|ram_in_reg[3][7]                                                                                                                          ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd|ram_in_reg[0][7]                                                                   ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_a_bus[16]                                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_a_bus[0]                                                                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_a_bus[2]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_a_bus[18]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_a_bus[4]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_a_bus[20]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_a_bus[6,22,30]                                                                                                                         ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_a_bus[14]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_a_bus[7,23,31]                                                                                                                         ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_a_bus[15]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_b_bus[16]                                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_b_bus[0]                                                                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_b_bus[2]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_b_bus[18]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_b_bus[4]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_b_bus[20]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_b_bus[6,22,30]                                                                                                                         ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_b_bus[14]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_b_bus[7,23,31]                                                                                                                         ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_b_bus[15]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_b_bus[16]                                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_b_bus[0]                                                                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_b_bus[2]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_b_bus[18]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_b_bus[4]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_b_bus[20]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_b_bus[6,22,30]                                                                                                                         ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_b_bus[14]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_b_bus[7,23,31]                                                                                                                         ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_b_bus[15]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_a_bus[16]                                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_a_bus[0]                                                                        ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_a_bus[2]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_a_bus[18]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_a_bus[4]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_a_bus[20]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_a_bus[6,22,30]                                                                                                                         ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_a_bus[14]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_a_bus[7,23,31]                                                                                                                         ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_a_bus[15]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_npd|tdl_arr[0]                                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_ctrl_np|tdl_arr[0]                                                                   ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_npd|tdl_arr[1]                                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_ctrl_np|tdl_arr[1]                                                                   ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_npd|tdl_arr[2]                                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_ctrl_np|tdl_arr[2]                                                                   ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_npd|tdl_arr[3]                                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_ctrl_np|tdl_arr[3]                                                                   ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_npd|tdl_arr[4]                                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_ctrl_np|tdl_arr[4]                                                                   ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_npd|tdl_arr[5]                                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_ctrl_np|tdl_arr[5]                                                                   ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][6]                                                                            ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][6]                     ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:\gen_dft_2:delay_blk_done|tdl_arr[8]                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|blk_done_vec[2]                                                              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_ctrl_np|tdl_arr[8]                                                                                                                          ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|next_pass_vec[2]                                                             ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][0]                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][0]                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd|ram_in_reg[2][0]                                                                                                                          ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd|ram_in_reg[0][0]                                                                   ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd|ram_in_reg[2][2]                                                                                                                          ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd|ram_in_reg[0][2]                                                                   ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd|ram_in_reg[2][4]                                                                                                                          ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd|ram_in_reg[0][4]                                                                   ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[30]                                                                                                                                                           ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|rdaddress_c_bus[14]                                                                                                    ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_b_bus[8]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_b_bus[24]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_a_bus[8]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_a_bus[24]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_b_bus[26]                                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_b_bus[10]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_a_bus[26]                                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_a_bus[10]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_b_bus[28]                                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_b_bus[12]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_a_bus[28]                                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|wraddress_a_bus[12]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_a_bus[8]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_a_bus[24]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_b_bus[8]                                                                                                                               ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_b_bus[24]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_a_bus[26]                                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_a_bus[10]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_b_bus[26]                                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_b_bus[10]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_a_bus[28]                                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_a_bus[12]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_b_bus[28]                                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc|rdaddress_b_bus[12]                                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][2]                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][2]                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][2]                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][2]                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][4]                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][4]                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][4]                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][4]                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][7]                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][7]                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][7]                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][7]                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][7]                                                                                                              ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][7]                                                       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_dirn                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_dirn_held                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_dirn_held_o                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_dirn_held_o2                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_dirn_stream                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_count_int1[0..9]                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[6..21]                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|valid_ctrl_int1                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|first_data                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][7]                                                                            ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][7]                     ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][7]                                                                            ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][7]                     ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][6]                                                                            ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][6]                     ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd|ram_in_reg[0][6]                                                                                                                          ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:k_delay|tdl_arr[1][6]                                                                  ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd|ram_in_reg[0][7]                                                                                                                          ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:k_delay|tdl_arr[1][7]                                                                  ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|source_stall_d                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; ADC1_drive:ADC1_drive|state~4                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                         ;
; ADC1_drive:ADC1_drive|state~5                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                         ;
; ADC0_drive:ADC0_drive|state~4                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                         ;
; ADC0_drive:ADC0_drive|state~5                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|dav_int                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|sample_count[0..9]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|load_block                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_s1_cur.IDLE                                                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_s1_cur.WAIT_FOR_INPUT                                                                                                                                                     ; Lost fanout                                                                                                                                                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_s1_cur.WRITE_INPUT                                                                                                                                                        ; Lost fanout                                                                                                                                                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_s1_cur.CHECK_DAV                                                                                                                                                          ; Lost fanout                                                                                                                                                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_s1_cur.LAST_INPUT                                                                                                                                                         ; Lost fanout                                                                                                                                                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_not_ready                                                                            ; Lost fanout                                                                                                                                                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|source_state.sop                                                                                          ; Merged with FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_sop_s                                    ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|lpp_count[10]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                         ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|k[8,9]                                                                                                                         ; Lost fanout                                                                                                                                                                                         ;
; Total Number of Removed Registers = 331                                                                                                                                                                                                        ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10]                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; Total Number of Removed Registers = 23                                                                                                                                                                                                         ;                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                         ;
+---------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+
; Register name                                                             ; Reason for Removal        ; Registers Removed due to This Register                                                      ;
+---------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|dav_int  ; Lost Fanouts              ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|sample_count[0],           ;
;                                                                           ;                           ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|sample_count[1],           ;
;                                                                           ;                           ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|sample_count[2],           ;
;                                                                           ;                           ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|sample_count[3],           ;
;                                                                           ;                           ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_s1_cur.WAIT_FOR_INPUT, ;
;                                                                           ;                           ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_s1_cur.WRITE_INPUT,    ;
;                                                                           ;                           ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_s1_cur.CHECK_DAV,      ;
;                                                                           ;                           ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_s1_cur.LAST_INPUT      ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_dirn ; Stuck at GND              ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_dirn_held,             ;
;                                                                           ; due to stuck port data_in ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_dirn_held_o,           ;
;                                                                           ;                           ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_dirn_held_o2,          ;
;                                                                           ;                           ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_dirn_stream            ;
; source_ready                                                              ; Stuck at VCC              ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|source_stall_d             ;
;                                                                           ; due to stuck port data_in ;                                                                                             ;
+---------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3973  ;
; Number of registers using Synchronous Clear  ; 392   ;
; Number of registers using Synchronous Load   ; 386   ;
; Number of registers using Asynchronous Clear ; 608   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3242  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1|sink_stall_reg                   ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|sop                                                                                                           ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1|source_stall_reg                 ; 3       ;
; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1|stall_reg                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 20                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_twadgen_fft_130:twid_factors|twad_temp[3]                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_twadgen_fft_130:twid_factors|twad_temp[4]                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_control|ADC_FIFO_Data[2]~reg0                                                                                                                                                          ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_imag_out[7]                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|offset_counter[8]                                       ;
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|lpp_ram_data_out[1][5]                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|gain_lut_8pts[3]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_1pt_fft_130:\gen_cont:bfp_detect_1pt|gain_lut_8pts[3] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_wrengen_fft_130:sel_we|wc_i                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|lpp_count_offset[5]                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|k[9]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|wren_a[2]                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_twadgen_fft_130:twid_factors|twad_temp[7]                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_d[2]                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|rd_addr_b[1]                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |FPGA_control|FFT_cnt[9]                                                                                                                                                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|data_count_sig[6]                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_c[0]                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|rd_addr_d[3]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|slb_i[3]                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|count[1]                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|sw[0]                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl|p[2]                                                           ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |FPGA_control|ADC1_drive:ADC1_drive|count[11]                                                                                                                                                ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |FPGA_control|ADC0_drive:ADC0_drive|count[0]                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|i_array_out[1][0]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|i_array_out[1][3]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|i_array_out[3][4]     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_bfp_ctrl_fft_130:\gen_dft_2:bfpc|slb_last[2]                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale|r_array_out[0][1]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale|i_array_out[1][2]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale|i_array_out[1][4]         ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|sample_count[1]                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale_1pt|i_array_out[2][6]     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_wrswgen_fft_130:\gen_wrsw_2:get_wr_swtiches|swd[0]                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale|i_array_out[0][7]         ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|state_cnt[0]                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|Mux5                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen|Mux7                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:\gen_wrsw_2:wr_adgen|Mux4                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|sdet.BLOCK_READY         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |FPGA_control|ADC1_drive:ADC1_drive|state                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |FPGA_control|ADC0_drive:ADC0_drive|state                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|fft_s2_cur.IDLE                                                                                               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                              ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_control|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |FPGA_control|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |FPGA_control|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                          ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |FPGA_control|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                      ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |FPGA_control|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                               ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |FPGA_control|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated|a_dpfifo_lv31:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated|a_dpfifo_lv31:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                       ;
+-------------------------+--------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                             ;
; lpm_width               ; 8            ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 4096         ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 12           ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                    ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                    ;
; USE_EAB                 ; ON           ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                    ;
; CBXI_PARAMETER          ; scfifo_2841  ; Untyped                                                                    ;
+-------------------------+--------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO_inst|scfifo:scfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                       ;
+-------------------------+--------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                             ;
; lpm_width               ; 8            ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 4096         ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 12           ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                    ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                    ;
; USE_EAB                 ; ON           ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                    ;
; CBXI_PARAMETER          ; scfifo_2841  ; Untyped                                                                    ;
+-------------------------+--------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                  ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                         ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                     ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 60                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 60                                                                                                                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                            ; Signed Integer ;
; sld_node_crc_hiword                             ; 14720                                                                                                                                                                                                         ; Untyped        ;
; sld_node_crc_loword                             ; 32282                                                                                                                                                                                                         ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                             ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                          ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                          ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 205                                                                                                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                             ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                        ;
+----------------------------+------------------------------------------------------------------------+
; Name                       ; Value                                                                  ;
+----------------------------+------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                      ;
; Entity Instance            ; ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                           ;
;     -- lpm_width           ; 8                                                                      ;
;     -- LPM_NUMWORDS        ; 4096                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                    ;
;     -- USE_EAB             ; ON                                                                     ;
; Entity Instance            ; ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO_inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                           ;
;     -- lpm_width           ; 8                                                                      ;
;     -- LPM_NUMWORDS        ; 4096                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                    ;
;     -- USE_EAB             ; ON                                                                     ;
+----------------------------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FFT:FFT"                                                                                                                                                   ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inverse      ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; sink_imag    ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "sink_imag[7..7]" will be connected to GND.  ;
; sink_imag    ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; sink_error   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "sink_error[1..1]" will be connected to GND. ;
; sink_error   ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; sink_ready   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; source_error ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; source_eop   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; source_exp   ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO_inst" ;
+-------+--------+----------+------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                        ;
+-------+--------+----------+------------------------------------------------+
; usedw ; Output ; Info     ; Explicitly unconnected                         ;
+-------+--------+----------+------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "ADC1_drive:ADC1_drive" ;
+---------------+-------+----------+----------------+
; Port          ; Type  ; Severity ; Details        ;
+---------------+-------+----------+----------------+
; Trigger[5..4] ; Input ; Info     ; Stuck at VCC   ;
; Trigger[7..6] ; Input ; Info     ; Stuck at GND   ;
; Trigger[3..2] ; Input ; Info     ; Stuck at GND   ;
; Trigger[1]    ; Input ; Info     ; Stuck at VCC   ;
; Trigger[0]    ; Input ; Info     ; Stuck at GND   ;
+---------------+-------+----------+----------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst" ;
+-------+--------+----------+------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                        ;
+-------+--------+----------+------------------------------------------------+
; usedw ; Output ; Info     ; Explicitly unconnected                         ;
+-------+--------+----------+------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "ADC0_drive:ADC0_drive" ;
+---------------+-------+----------+----------------+
; Port          ; Type  ; Severity ; Details        ;
+---------------+-------+----------+----------------+
; Trigger[5..4] ; Input ; Info     ; Stuck at VCC   ;
; Trigger[7..6] ; Input ; Info     ; Stuck at GND   ;
; Trigger[3..2] ; Input ; Info     ; Stuck at GND   ;
; Trigger[1]    ; Input ; Info     ; Stuck at VCC   ;
; Trigger[0]    ; Input ; Info     ; Stuck at GND   ;
+---------------+-------+----------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 60                  ; 60               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:05     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                               ;
+-------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                    ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                                       ; Details ;
+-------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ADC_FIFO_Data[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[0]~reg0                                                                                                                                   ; N/A     ;
; ADC_FIFO_Data[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[0]~reg0                                                                                                                                   ; N/A     ;
; ADC_FIFO_Data[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[1]~reg0                                                                                                                                   ; N/A     ;
; ADC_FIFO_Data[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[1]~reg0                                                                                                                                   ; N/A     ;
; ADC_FIFO_Data[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[2]~reg0                                                                                                                                   ; N/A     ;
; ADC_FIFO_Data[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[2]~reg0                                                                                                                                   ; N/A     ;
; ADC_FIFO_Data[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[3]~reg0                                                                                                                                   ; N/A     ;
; ADC_FIFO_Data[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[3]~reg0                                                                                                                                   ; N/A     ;
; ADC_FIFO_Data[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[4]~reg0                                                                                                                                   ; N/A     ;
; ADC_FIFO_Data[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[4]~reg0                                                                                                                                   ; N/A     ;
; ADC_FIFO_Data[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[5]~reg0                                                                                                                                   ; N/A     ;
; ADC_FIFO_Data[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[5]~reg0                                                                                                                                   ; N/A     ;
; ADC_FIFO_Data[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[6]~reg0                                                                                                                                   ; N/A     ;
; ADC_FIFO_Data[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[6]~reg0                                                                                                                                   ; N/A     ;
; ADC_FIFO_Data[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[7]~reg0                                                                                                                                   ; N/A     ;
; ADC_FIFO_Data[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_FIFO_Data[7]~reg0                                                                                                                                   ; N/A     ;
; Clk                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Clk                                                                                                                                                     ; N/A     ;
; FFT:FFT|sink_imag[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; FFT:FFT|sink_imag[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; FFT:FFT|sink_imag[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; FFT:FFT|sink_imag[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; FFT:FFT|sink_imag[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; FFT:FFT|sink_imag[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; FFT:FFT|sink_imag[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; FFT:FFT|sink_imag[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; FFT:FFT|sink_imag[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; FFT:FFT|sink_imag[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; FFT:FFT|sink_imag[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; FFT:FFT|sink_imag[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; FFT:FFT|sink_imag[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; FFT:FFT|sink_imag[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; FFT:FFT|sink_imag[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; FFT:FFT|sink_imag[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                     ; N/A     ;
; FFT:FFT|sink_ready      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_ready_s        ; N/A     ;
; FFT:FFT|sink_ready      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_ready_s        ; N/A     ;
; FFT:FFT|sink_real[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_Data[0]                                                                                                                                            ; N/A     ;
; FFT:FFT|sink_real[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_Data[0]                                                                                                                                            ; N/A     ;
; FFT:FFT|sink_real[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_Data[1]                                                                                                                                            ; N/A     ;
; FFT:FFT|sink_real[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_Data[1]                                                                                                                                            ; N/A     ;
; FFT:FFT|sink_real[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_Data[2]                                                                                                                                            ; N/A     ;
; FFT:FFT|sink_real[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_Data[2]                                                                                                                                            ; N/A     ;
; FFT:FFT|sink_real[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_Data[3]                                                                                                                                            ; N/A     ;
; FFT:FFT|sink_real[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_Data[3]                                                                                                                                            ; N/A     ;
; FFT:FFT|sink_real[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_Data[4]                                                                                                                                            ; N/A     ;
; FFT:FFT|sink_real[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_Data[4]                                                                                                                                            ; N/A     ;
; FFT:FFT|sink_real[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_Data[5]                                                                                                                                            ; N/A     ;
; FFT:FFT|sink_real[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_Data[5]                                                                                                                                            ; N/A     ;
; FFT:FFT|sink_real[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_Data[6]                                                                                                                                            ; N/A     ;
; FFT:FFT|sink_real[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_Data[6]                                                                                                                                            ; N/A     ;
; FFT:FFT|sink_real[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_Data[7]                                                                                                                                            ; N/A     ;
; FFT:FFT|sink_real[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC0_Data[7]                                                                                                                                            ; N/A     ;
; FFT:FFT|source_eop      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_eop_s    ; N/A     ;
; FFT:FFT|source_eop      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_eop_s    ; N/A     ;
; FFT:FFT|source_error[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_error[0] ; N/A     ;
; FFT:FFT|source_error[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_error[0] ; N/A     ;
; FFT:FFT|source_error[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_error[1] ; N/A     ;
; FFT:FFT|source_error[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_error[1] ; N/A     ;
; FFT:FFT|source_sop      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_sop_s    ; N/A     ;
; FFT:FFT|source_sop      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_sop_s    ; N/A     ;
; FFT:FFT|source_valid    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_valid_s  ; N/A     ;
; FFT:FFT|source_valid    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_valid_s  ; N/A     ;
; FFT_O_imag[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[6]  ; N/A     ;
; FFT_O_imag[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[6]  ; N/A     ;
; FFT_O_imag[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[7]  ; N/A     ;
; FFT_O_imag[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[7]  ; N/A     ;
; FFT_O_imag[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[8]  ; N/A     ;
; FFT_O_imag[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[8]  ; N/A     ;
; FFT_O_imag[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[9]  ; N/A     ;
; FFT_O_imag[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[9]  ; N/A     ;
; FFT_O_imag[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[10] ; N/A     ;
; FFT_O_imag[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[10] ; N/A     ;
; FFT_O_imag[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[11] ; N/A     ;
; FFT_O_imag[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[11] ; N/A     ;
; FFT_O_imag[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[12] ; N/A     ;
; FFT_O_imag[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[12] ; N/A     ;
; FFT_O_imag[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[13] ; N/A     ;
; FFT_O_imag[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[13] ; N/A     ;
; FFT_O_real[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[14] ; N/A     ;
; FFT_O_real[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[14] ; N/A     ;
; FFT_O_real[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[15] ; N/A     ;
; FFT_O_real[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[15] ; N/A     ;
; FFT_O_real[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[16] ; N/A     ;
; FFT_O_real[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[16] ; N/A     ;
; FFT_O_real[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[17] ; N/A     ;
; FFT_O_real[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[17] ; N/A     ;
; FFT_O_real[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[18] ; N/A     ;
; FFT_O_real[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[18] ; N/A     ;
; FFT_O_real[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[19] ; N/A     ;
; FFT_O_real[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[19] ; N/A     ;
; FFT_O_real[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[20] ; N/A     ;
; FFT_O_real[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[20] ; N/A     ;
; FFT_O_real[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[21] ; N/A     ;
; FFT_O_real[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[21] ; N/A     ;
; FFT_cnt[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT_cnt[0]                                                                                                                                              ; N/A     ;
; FFT_cnt[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT_cnt[0]                                                                                                                                              ; N/A     ;
; FFT_cnt[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT_cnt[1]                                                                                                                                              ; N/A     ;
; FFT_cnt[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT_cnt[1]                                                                                                                                              ; N/A     ;
; FFT_cnt[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT_cnt[2]                                                                                                                                              ; N/A     ;
; FFT_cnt[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT_cnt[2]                                                                                                                                              ; N/A     ;
; FFT_cnt[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT_cnt[3]                                                                                                                                              ; N/A     ;
; FFT_cnt[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT_cnt[3]                                                                                                                                              ; N/A     ;
; FFT_cnt[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT_cnt[4]                                                                                                                                              ; N/A     ;
; FFT_cnt[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT_cnt[4]                                                                                                                                              ; N/A     ;
; FFT_cnt[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT_cnt[5]                                                                                                                                              ; N/A     ;
; FFT_cnt[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT_cnt[5]                                                                                                                                              ; N/A     ;
; FFT_cnt[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT_cnt[6]                                                                                                                                              ; N/A     ;
; FFT_cnt[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT_cnt[6]                                                                                                                                              ; N/A     ;
; FFT_cnt[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT_cnt[7]                                                                                                                                              ; N/A     ;
; FFT_cnt[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT_cnt[7]                                                                                                                                              ; N/A     ;
; FFT_cnt[8]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT_cnt[8]                                                                                                                                              ; N/A     ;
; FFT_cnt[8]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT_cnt[8]                                                                                                                                              ; N/A     ;
; FFT_cnt[9]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT_cnt[9]                                                                                                                                              ; N/A     ;
; FFT_cnt[9]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; FFT_cnt[9]                                                                                                                                              ; N/A     ;
; sink_eop                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sink_eop                                                                                                                                                ; N/A     ;
; sink_eop                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sink_eop                                                                                                                                                ; N/A     ;
; sink_sop                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sink_sop                                                                                                                                                ; N/A     ;
; sink_sop                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sink_sop                                                                                                                                                ; N/A     ;
; sink_valid              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sink_valid                                                                                                                                              ; N/A     ;
; sink_valid              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sink_valid                                                                                                                                              ; N/A     ;
; source_ready            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                                                                     ; N/A     ;
; source_ready            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                                                                     ; N/A     ;
+-------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Wed May 22 16:54:06 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_control -c FPGA_control
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/fpga_control.v
    Info (12023): Found entity 1: FPGA_control
Info (12021): Found 1 design units, including 1 entities, in source file src/adc0_drive.v
    Info (12023): Found entity 1: ADC0_drive
Info (12021): Found 1 design units, including 1 entities, in source file ip/adc0_fifo.v
    Info (12023): Found entity 1: ADC0_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file src/adc1_drive.v
    Info (12023): Found entity 1: ADC1_drive
Info (12021): Found 1 design units, including 1 entities, in source file ip/adc1_fifo.v
    Info (12023): Found entity 1: ADC1_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file ip/fft.v
    Info (12023): Found entity 1: FFT
Info (12021): Found 2 design units, including 0 entities, in source file ip/fft-library/fft_pack_fft_130.vhd
    Info (12022): Found design unit 1: fft_pack_fft_130
    Info (12022): Found design unit 2: fft_pack_fft_130-body
Info (12021): Found 2 design units, including 0 entities, in source file ip/fft-library/auk_dspip_math_pkg_fft_130.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_fft_130
    Info (12022): Found design unit 2: auk_dspip_math_pkg_fft_130-body
Info (12021): Found 1 design units, including 0 entities, in source file ip/fft-library/auk_dspip_lib_pkg_fft_130.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_fft_130
Info (12021): Found 2 design units, including 0 entities, in source file ip/fft-library/auk_dspip_text_pkg_fft_130.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg_fft_130
    Info (12022): Found design unit 2: auk_dspip_text_pkg_fft_130-body
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_roundsat_fft_130.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_fft_130-beh
    Info (12023): Found entity 1: auk_dspip_roundsat_fft_130
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_fft_130-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_fft_130
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_fft_130-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_fft_130
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_fft_130-struct
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_fft_130
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_alufp_fft_130-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_alufp_fft_130
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_aslf_fft_130-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_aslf_fft_130
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_castftox_fft_130-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_castftox_fft_130
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_castxtof_fft_130-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_castxtof_fft_130
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_clzf_fft_130-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_clzf_fft_130
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_mulfp_fft_130-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_mulfp_fft_130
Info (12127): Elaborating entity "FPGA_control" for the top level hierarchy
Info (12128): Elaborating entity "ADC0_drive" for hierarchy "ADC0_drive:ADC0_drive"
Info (10264): Verilog HDL Case Statement information at ADC0_drive.v(73): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "ADC0_FIFO" for hierarchy "ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst"
Info (12128): Elaborating entity "scfifo" for hierarchy "ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_2841.tdf
    Info (12023): Found entity 1: scfifo_2841
Info (12128): Elaborating entity "scfifo_2841" for hierarchy "ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_lv31.tdf
    Info (12023): Found entity 1: a_dpfifo_lv31
Info (12128): Elaborating entity "a_dpfifo_lv31" for hierarchy "ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated|a_dpfifo_lv31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_1bf.tdf
    Info (12023): Found entity 1: a_fefifo_1bf
Info (12128): Elaborating entity "a_fefifo_1bf" for hierarchy "ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated|a_dpfifo_lv31:dpfifo|a_fefifo_1bf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qp7.tdf
    Info (12023): Found entity 1: cntr_qp7
Info (12128): Elaborating entity "cntr_qp7" for hierarchy "ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated|a_dpfifo_lv31:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_f811.tdf
    Info (12023): Found entity 1: dpram_f811
Info (12128): Elaborating entity "dpram_f811" for hierarchy "ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated|a_dpfifo_lv31:dpfifo|dpram_f811:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g3k1.tdf
    Info (12023): Found entity 1: altsyncram_g3k1
Info (12128): Elaborating entity "altsyncram_g3k1" for hierarchy "ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated|a_dpfifo_lv31:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_epb.tdf
    Info (12023): Found entity 1: cntr_epb
Info (12128): Elaborating entity "cntr_epb" for hierarchy "ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component|scfifo_2841:auto_generated|a_dpfifo_lv31:dpfifo|cntr_epb:rd_ptr_count"
Info (12128): Elaborating entity "ADC1_drive" for hierarchy "ADC1_drive:ADC1_drive"
Info (10264): Verilog HDL Case Statement information at ADC1_drive.v(73): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "ADC1_FIFO" for hierarchy "ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO_inst"
Info (12128): Elaborating entity "FFT" for hierarchy "FFT:FFT"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_sglstream_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_sglstream_fft_130-transform
    Info (12023): Found entity 1: asj_fft_sglstream_fft_130
Info (12128): Elaborating entity "asj_fft_sglstream_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in_bfp" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "twiddle_data" into its bus
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1"
Info (12128): Elaborating entity "scfifo" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo"
Info (12130): Elaborated megafunction instantiation "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo"
Info (12133): Instantiated megafunction "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "allow_rwcycle_when_full" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "1"
    Info (12134): Parameter "almost_full_value" = "5"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_numwords" = "7"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_width" = "18"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=Auto"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_0eh1.tdf
    Info (12023): Found entity 1: scfifo_0eh1
Info (12128): Elaborating entity "scfifo_0eh1" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_po81.tdf
    Info (12023): Found entity 1: a_dpfifo_po81
Info (12128): Elaborating entity "a_dpfifo_po81" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0tf1.tdf
    Info (12023): Found entity 1: altsyncram_0tf1
Info (12128): Elaborating entity "altsyncram_0tf1" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_0tf1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf
    Info (12023): Found entity 1: cmpr_gs8
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|cmpr_gs8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|cmpr_gs8:two_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf
    Info (12023): Found entity 1: cntr_tnb
Info (12128): Elaborating entity "cntr_tnb" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|cntr_tnb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf
    Info (12023): Found entity 1: cntr_ao7
Info (12128): Elaborating entity "cntr_ao7" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|cntr_ao7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf
    Info (12023): Found entity 1: cntr_unb
Info (12128): Elaborating entity "cntr_unb" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|cntr_unb:wr_ptr"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_m_k_counter_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_m_k_counter_fft_130-gen_all
    Info (12023): Found entity 1: asj_fft_m_k_counter_fft_130
Info (12128): Elaborating entity "asj_fft_m_k_counter_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_m_k_counter_fft_130:\gen_gt256_mk:ctrl"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_tdl_bit_rst_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit_rst_fft_130-syn
    Info (12023): Found entity 1: asj_fft_tdl_bit_rst_fft_130
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_ctrl_np"
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_npd"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_wrengen_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_wrengen_fft_130-gen_all
    Info (12023): Found entity 1: asj_fft_wrengen_fft_130
Info (12128): Elaborating entity "asj_fft_wrengen_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_wrengen_fft_130:sel_we"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_in_write_sgl_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_in_write_sgl_fft_130-writer
    Info (12023): Found entity 1: asj_fft_in_write_sgl_fft_130
Info (12128): Elaborating entity "asj_fft_in_write_sgl_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_cnt_ctrl_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_cnt_ctrl_fft_130-cnt_sw
    Info (12023): Found entity 1: asj_fft_cnt_ctrl_fft_130
Info (12128): Elaborating entity "asj_fft_cnt_ctrl_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cnt_ctrl_fft_130:ccc"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_4dp_ram_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_4dp_ram_fft_130-syn
    Info (12023): Found entity 1: asj_fft_4dp_ram_fft_130
Info (12128): Elaborating entity "asj_fft_4dp_ram_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_data_ram_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_data_ram_fft_130-SYN
    Info (12023): Found entity 1: asj_fft_data_ram_fft_130
Info (12128): Elaborating entity "asj_fft_data_ram_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A"
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component"
Info (12133): Instantiated megafunction "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ou3.tdf
    Info (12023): Found entity 1: altsyncram_4ou3
Info (12128): Elaborating entity "altsyncram_4ou3" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_4ou3:auto_generated"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_dataadgen_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_dataadgen_fft_130-gen_all
    Info (12023): Found entity 1: asj_fft_dataadgen_fft_130
Info (12128): Elaborating entity "asj_fft_dataadgen_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_cxb_addr_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_addr_fft_130-syn
    Info (12023): Found entity 1: asj_fft_cxb_addr_fft_130
Info (12128): Elaborating entity "asj_fft_cxb_addr_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_tdl_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_fft_130-syn
    Info (12023): Found entity 1: asj_fft_tdl_fft_130
Info (12128): Elaborating entity "asj_fft_tdl_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:k_delay"
Info (12128): Elaborating entity "asj_fft_tdl_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_fft_130:\gen_wrsw_2:p_delay"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_wrswgen_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_wrswgen_fft_130-gen_all
    Info (12023): Found entity 1: asj_fft_wrswgen_fft_130
Info (12128): Elaborating entity "asj_fft_wrswgen_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_wrswgen_fft_130:\gen_wrsw_2:get_wr_swtiches"
Info (12128): Elaborating entity "asj_fft_cxb_addr_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_wrsw_2:ram_cxb_wr"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_cxb_data_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_fft_130-syn
    Info (12023): Found entity 1: asj_fft_cxb_data_fft_130
Info (12128): Elaborating entity "asj_fft_cxb_data_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_fft_130:ram_cxb_wr_data"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_cxb_data_r_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_r_fft_130-syn
    Info (12023): Found entity 1: asj_fft_cxb_data_r_fft_130
Info (12128): Elaborating entity "asj_fft_cxb_data_r_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_dft_bfp_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_dft_bfp_fft_130-dft_r4
    Info (12023): Found entity 1: asj_fft_dft_bfp_fft_130
Info (12128): Elaborating entity "asj_fft_dft_bfp_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in_sc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "do_tdl" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_st1" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_st2" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_rnd" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "reg_no_twiddle" into its bus
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_pround_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_pround_fft_130-AROUNDPIPE_SYNTH
    Info (12023): Found entity 1: asj_fft_pround_fft_130
Info (12128): Elaborating entity "asj_fft_pround_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u0"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component"
Info (12130): Elaborated megafunction instantiation "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component"
Info (12133): Instantiated megafunction "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "11"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT=NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gnj.tdf
    Info (12023): Found entity 1: add_sub_gnj
Info (12128): Elaborating entity "add_sub_gnj" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_gnj:auto_generated"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_bfp_i_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_i_fft_130-input_bfp
    Info (12023): Found entity 1: asj_fft_bfp_i_fft_130
Info (12128): Elaborating entity "asj_fft_bfp_i_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_130:\gen_cont:bfp_scale"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_bfp_o_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_o_fft_130-output_bfp
    Info (12023): Found entity 1: asj_fft_bfp_o_fft_130
Info (12128): Elaborating entity "asj_fft_bfp_o_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_tdl_bit_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit_fft_130-syn
    Info (12023): Found entity 1: asj_fft_tdl_bit_fft_130
Info (12128): Elaborating entity "asj_fft_tdl_bit_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_pass"
Info (12128): Elaborating entity "asj_fft_tdl_bit_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_130:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_130:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_bfp_o_1pt_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_o_1pt_fft_130-output_bfp
    Info (12023): Found entity 1: asj_fft_bfp_o_1pt_fft_130
Info (12128): Elaborating entity "asj_fft_bfp_o_1pt_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_bfp_o_1pt_fft_130:\gen_cont:bfp_detect_1pt"
Info (12128): Elaborating entity "asj_fft_tdl_bit_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_130:\gen_cont:delay_next_blk"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_cmult_std_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_cmult_std_fft_130-model
    Info (12023): Found entity 1: asj_fft_cmult_std_fft_130
Info (12128): Elaborating entity "asj_fft_cmult_std_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_mult_add_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_mult_add_fft_130-syn
    Info (12023): Found entity 1: asj_fft_mult_add_fft_130
Info (12128): Elaborating entity "asj_fft_mult_add_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms"
Info (12128): Elaborating entity "altmult_add" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component"
Info (12130): Elaborated megafunction instantiation "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component"
Info (12133): Instantiated megafunction "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "UNUSED"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "UNUSED"
    Info (12134): Parameter "signed_aclr_a" = "UNUSED"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "multiplier_aclr0" = "UNUSED"
    Info (12134): Parameter "signed_aclr_b" = "UNUSED"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "input_aclr_b0" = "UNUSED"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "width_result" = "17"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_aclr_b1" = "UNUSED"
    Info (12134): Parameter "input_aclr_a0" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_aclr_a1" = "UNUSED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "output_aclr" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "multiplier1_direction" = "SUB"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "UNUSED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_6gq2.tdf
    Info (12023): Found entity 1: mult_add_6gq2
Info (12128): Elaborating entity "mult_add_6gq2" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_p391.tdf
    Info (12023): Found entity 1: ded_mult_p391
Info (12128): Elaborating entity "ded_mult_p391" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated|ded_mult_p391:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf
    Info (12023): Found entity 1: dffpipe_b3c
Info (12128): Elaborating entity "dffpipe_b3c" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_6gq2:auto_generated|ded_mult_p391:ded_mult1|dffpipe_b3c:pre_result"
Info (12128): Elaborating entity "asj_fft_mult_add_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma"
Info (12128): Elaborating entity "altmult_add" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component"
Info (12130): Elaborated megafunction instantiation "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component"
Info (12133): Instantiated megafunction "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "UNUSED"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "UNUSED"
    Info (12134): Parameter "signed_aclr_a" = "UNUSED"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "multiplier_aclr0" = "UNUSED"
    Info (12134): Parameter "signed_aclr_b" = "UNUSED"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "input_aclr_b0" = "UNUSED"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "width_result" = "17"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_aclr_b1" = "UNUSED"
    Info (12134): Parameter "input_aclr_a0" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_aclr_a1" = "UNUSED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "output_aclr" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "UNUSED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_5fq2.tdf
    Info (12023): Found entity 1: mult_add_5fq2
Info (12128): Elaborating entity "mult_add_5fq2" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_5fq2:auto_generated"
Info (12128): Elaborating entity "asj_fft_pround_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component"
Info (12130): Elaborated megafunction instantiation "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component"
Info (12133): Instantiated megafunction "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "17"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT=NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mnj.tdf
    Info (12023): Found entity 1: add_sub_mnj
Info (12128): Elaborating entity "add_sub_mnj" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_mnj:auto_generated"
Info (12128): Elaborating entity "asj_fft_tdl_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_dft_bfp_fft_130:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:real_delay"
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:\gen_dft_2:delay_blk_done"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_bfp_ctrl_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_ctrl_fft_130-syn
    Info (12023): Found entity 1: asj_fft_bfp_ctrl_fft_130
Info (12128): Elaborating entity "asj_fft_bfp_ctrl_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_bfp_ctrl_fft_130:\gen_dft_2:bfpc"
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_bfp_ctrl_fft_130:\gen_dft_2:bfpc|asj_fft_tdl_bit_rst_fft_130:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass"
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_bfp_ctrl_fft_130:\gen_dft_2:bfpc|asj_fft_tdl_bit_rst_fft_130:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2"
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:\gen_dft_2:delay_blk_done2"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_twadgen_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_twadgen_fft_130-gen_all
    Info (12023): Found entity 1: asj_fft_twadgen_fft_130
Info (12128): Elaborating entity "asj_fft_twadgen_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_twadgen_fft_130:twid_factors"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_3dp_rom_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_3dp_rom_fft_130-syn
    Info (12023): Found entity 1: asj_fft_3dp_rom_fft_130
Info (12128): Elaborating entity "asj_fft_3dp_rom_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/twid_rom_fft_130.vhd
    Info (12022): Found design unit 1: twid_rom_fft_130-SYN
    Info (12023): Found entity 1: twid_rom_fft_130
Info (12128): Elaborating entity "twid_rom_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_1n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component"
Info (12133): Instantiated megafunction "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "FFT_1n1024sin.hex"
    Info (12134): Parameter "intended_device_family" = "Stratix"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b491.tdf
    Info (12023): Found entity 1: altsyncram_b491
Info (12128): Elaborating entity "altsyncram_b491" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_b491:auto_generated"
Info (12128): Elaborating entity "twid_rom_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_2n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component"
Info (12133): Instantiated megafunction "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "FFT_2n1024sin.hex"
    Info (12134): Parameter "intended_device_family" = "Stratix"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c491.tdf
    Info (12023): Found entity 1: altsyncram_c491
Info (12128): Elaborating entity "altsyncram_c491" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_c491:auto_generated"
Info (12128): Elaborating entity "twid_rom_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_3n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component"
Info (12133): Instantiated megafunction "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "FFT_3n1024sin.hex"
    Info (12134): Parameter "intended_device_family" = "Stratix"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d491.tdf
    Info (12023): Found entity 1: altsyncram_d491
Info (12128): Elaborating entity "altsyncram_d491" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_d491:auto_generated"
Info (12128): Elaborating entity "twid_rom_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_1n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component"
Info (12133): Instantiated megafunction "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "FFT_1n1024cos.hex"
    Info (12134): Parameter "intended_device_family" = "Stratix"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6491.tdf
    Info (12023): Found entity 1: altsyncram_6491
Info (12128): Elaborating entity "altsyncram_6491" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_6491:auto_generated"
Info (12128): Elaborating entity "twid_rom_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_2n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component"
Info (12133): Instantiated megafunction "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "FFT_2n1024cos.hex"
    Info (12134): Parameter "intended_device_family" = "Stratix"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7491.tdf
    Info (12023): Found entity 1: altsyncram_7491
Info (12128): Elaborating entity "altsyncram_7491" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_7491:auto_generated"
Info (12128): Elaborating entity "twid_rom_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_3n"
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component"
Info (12133): Instantiated megafunction "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "FFT_3n1024cos.hex"
    Info (12134): Parameter "intended_device_family" = "Stratix"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8491.tdf
    Info (12023): Found entity 1: altsyncram_8491
Info (12128): Elaborating entity "altsyncram_8491" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_3dp_rom_fft_130:twrom|twid_rom_fft_130:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_8491:auto_generated"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_lpprdadgen_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_lpprdadgen_fft_130-gen_all
    Info (12023): Found entity 1: asj_fft_lpprdadgen_fft_130
Info (12128): Elaborating entity "asj_fft_lpprdadgen_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr"
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst_fft_130:delay_en"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_tdl_rst_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_rst_fft_130-syn
    Info (12023): Found entity 1: asj_fft_tdl_rst_fft_130
Info (12128): Elaborating entity "asj_fft_tdl_rst_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst_fft_130:\gen_M4K:delay_swd"
Info (12021): Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_lpp_serial_fft_130.vhd
    Info (12022): Found design unit 1: asj_fft_lpp_serial_fft_130-lp
    Info (12023): Found entity 1: asj_fft_lpp_serial_fft_130
Info (12128): Elaborating entity "asj_fft_lpp_serial_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp"
Info (12128): Elaborating entity "asj_fft_tdl_bit_fft_130" for hierarchy "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit_fft_130:\gen_str_val:delay_val"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3124.tdf
    Info (12023): Found entity 1: altsyncram_3124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1hi.tdf
    Info (12023): Found entity 1: cntr_1hi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_0tf1:FIFOram|q_b[16]"
        Warning (14320): Synthesized away node "FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_0tf1:FIFOram|q_b[17]"
Info (13014): Ignored 96 buffer(s)
    Info (13019): Ignored 96 SOFT buffer(s)
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 27 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 121 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FFT_I_EN[0]"
    Warning (15610): No output dependent on input pin "FFT_I_EN[1]"
Info (21057): Implemented 5520 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 28 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 5055 logic cells
    Info (21064): Implemented 396 RAM segments
    Info (21062): Implemented 12 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4803 megabytes
    Info: Processing ended: Wed May 22 16:54:29 2024
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:18


