Analysis & Synthesis report for Lab08_FPGA
Sun Jun 30 16:20:19 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for Inferred Entity Instance: Prime:Controller|ULARegs:ulaRg|ULA:ULA0|lpm_mult:Mult0
 15. Parameter Settings for Inferred Entity Instance: Prime:Controller|ULARegs:ulaRg|ULA:ULA0|lpm_divide:Div0
 16. Parameter Settings for Inferred Entity Instance: Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|maq_estados:mq|lpm_divide:Mod0
 17. lpm_mult Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "Prime:Controller|ULARegs:ulaRg"
 19. Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|un_atom:it"
 20. Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|un_atom:beq"
 21. Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|un_atom:bne"
 22. Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|un_atom:mul"
 23. Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|un_atom:divi"
 24. Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|un_atom:mov"
 25. Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|un_atom:subi"
 26. Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|un_atom:addi"
 27. Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|un_atom:jmp"
 28. Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|un_atom:div"
 29. Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|un_atom:sub"
 30. Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|un_atom:add"
 31. Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall|program_counter:pc"
 32. Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall"
 33. Port Connectivity Checks: "ramDisp:RAMeDISP"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jun 30 16:20:19 2024          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; Lab08_FPGA                                     ;
; Top-level Entity Name              ; toplevel                                       ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 1,421                                          ;
;     Total combinational functions  ; 1,186                                          ;
;     Dedicated logic registers      ; 324                                            ;
; Total registers                    ; 324                                            ;
; Total pins                         ; 52                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 2                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; toplevel           ; Lab08_FPGA         ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                               ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Eq01-Ex08FPGA_Hex.vhd            ; yes             ; User VHDL File               ; C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_Hex.vhd      ;         ;
; Eq01-Ex08FPGA_toplevel.vhd       ; yes             ; User VHDL File               ; C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_toplevel.vhd ;         ;
; Eq01-Ex08FPGA_ramdisp.vhd        ; yes             ; User VHDL File               ; C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_ramdisp.vhd  ;         ;
; Eq01-un_controle.vhd             ; yes             ; User VHDL File               ; C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-un_controle.vhd       ;         ;
; Eq01-un_atom.vhd                 ; yes             ; User VHDL File               ; C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-un_atom.vhd           ;         ;
; Eq01-ULARegs.vhd                 ; yes             ; User VHDL File               ; C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-ULARegs.vhd           ;         ;
; Eq01-ULA.vhd                     ; yes             ; User VHDL File               ; C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-ULA.vhd               ;         ;
; Eq01-ROM_PC_UC.vhd               ; yes             ; User VHDL File               ; C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-ROM_PC_UC.vhd         ;         ;
; Eq01-RegFile.vhd                 ; yes             ; User VHDL File               ; C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd           ;         ;
; Eq01-reg16bits.vhd               ; yes             ; User VHDL File               ; C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-reg16bits.vhd         ;         ;
; Eq01-program_counter.vhd         ; yes             ; User VHDL File               ; C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-program_counter.vhd   ;         ;
; Eq01-Prime.vhd                   ; yes             ; User VHDL File               ; C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Prime.vhd             ;         ;
; Eq01-maq_estados.vhd             ; yes             ; User VHDL File               ; C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-maq_estados.vhd       ;         ;
; Eq01-conteudo_rom.vhd            ; yes             ; User VHDL File               ; C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-conteudo_rom.vhd      ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf                                                                     ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                                                   ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                  ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.inc                                                                     ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/bypassff.inc                                                                     ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift.inc                                                                     ;         ;
; db/mult_tns.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/db/mult_tns.tdf            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                                                   ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc                                                                  ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                                                              ;         ;
; db/lpm_divide_bvl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/db/lpm_divide_bvl.tdf      ;         ;
; db/sign_div_unsign_dnh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/db/sign_div_unsign_dnh.tdf ;         ;
; db/alt_u_div_4le.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/db/alt_u_div_4le.tdf       ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/db/add_sub_t3c.tdf         ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/db/add_sub_u3c.tdf         ;         ;
; db/lpm_divide_4kl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/db/lpm_divide_4kl.tdf      ;         ;
; db/sign_div_unsign_3kh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/db/sign_div_unsign_3kh.tdf ;         ;
; db/alt_u_div_gee.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/db/alt_u_div_gee.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 1,421        ;
;                                             ;              ;
; Total combinational functions               ; 1186         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 836          ;
;     -- 3 input functions                    ; 240          ;
;     -- <=2 input functions                  ; 110          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 955          ;
;     -- arithmetic mode                      ; 231          ;
;                                             ;              ;
; Total registers                             ; 324          ;
;     -- Dedicated logic registers            ; 324          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 52           ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 2            ;
;                                             ;              ;
; Maximum fan-out node                        ; RST_HW~input ;
; Maximum fan-out                             ; 299          ;
; Total fan-out                               ; 5679         ;
; Average fan-out                             ; 3.51         ;
+---------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                        ; Entity Name         ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |toplevel                                          ; 1186 (1)            ; 324 (0)                   ; 0           ; 0          ; 2            ; 0       ; 1         ; 52   ; 0            ; 0          ; |toplevel                                                                                                                                                                  ; toplevel            ; work         ;
;    |Prime:Controller|                              ; 1099 (33)           ; 282 (0)                   ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |toplevel|Prime:Controller                                                                                                                                                 ; Prime               ; work         ;
;       |ROM_PC_UC:pcall|                            ; 110 (3)             ; 26 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|Prime:Controller|ROM_PC_UC:pcall                                                                                                                                 ; ROM_PC_UC           ; work         ;
;          |program_counter:pc|                      ; 57 (54)             ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|Prime:Controller|ROM_PC_UC:pcall|program_counter:pc                                                                                                              ; program_counter     ; work         ;
;             |reg16bits:count|                      ; 3 (3)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|Prime:Controller|ROM_PC_UC:pcall|program_counter:pc|reg16bits:count                                                                                              ; reg16bits           ; work         ;
;          |rom:r0m|                                 ; 45 (45)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|Prime:Controller|ROM_PC_UC:pcall|rom:r0m                                                                                                                         ; rom                 ; work         ;
;          |un_controle:uctl|                        ; 5 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl                                                                                                                ; un_controle         ; work         ;
;             |maq_estados:mq|                       ; 2 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|maq_estados:mq                                                                                                 ; maq_estados         ; work         ;
;                |lpm_divide:Mod0|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|maq_estados:mq|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;                   |lpm_divide_4kl:auto_generated|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|maq_estados:mq|lpm_divide:Mod0|lpm_divide_4kl:auto_generated                                                   ; lpm_divide_4kl      ; work         ;
;                      |sign_div_unsign_3kh:divider| ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|maq_estados:mq|lpm_divide:Mod0|lpm_divide_4kl:auto_generated|sign_div_unsign_3kh:divider                       ; sign_div_unsign_3kh ; work         ;
;                         |alt_u_div_gee:divider|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|maq_estados:mq|lpm_divide:Mod0|lpm_divide_4kl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_gee:divider ; alt_u_div_gee       ; work         ;
;             |un_atom:jmp|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|un_atom:jmp                                                                                                    ; un_atom             ; work         ;
;       |ULARegs:ulaRg|                              ; 956 (181)           ; 256 (0)                   ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |toplevel|Prime:Controller|ULARegs:ulaRg                                                                                                                                   ; ULARegs             ; work         ;
;          |RegFile:Bank|                            ; 351 (351)           ; 256 (256)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|Prime:Controller|ULARegs:ulaRg|RegFile:Bank                                                                                                                      ; RegFile             ; work         ;
;          |ULA:ULA0|                                ; 424 (129)           ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |toplevel|Prime:Controller|ULARegs:ulaRg|ULA:ULA0                                                                                                                          ; ULA                 ; work         ;
;             |lpm_divide:Div0|                      ; 295 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|Prime:Controller|ULARegs:ulaRg|ULA:ULA0|lpm_divide:Div0                                                                                                          ; lpm_divide          ; work         ;
;                |lpm_divide_bvl:auto_generated|     ; 295 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|Prime:Controller|ULARegs:ulaRg|ULA:ULA0|lpm_divide:Div0|lpm_divide_bvl:auto_generated                                                                            ; lpm_divide_bvl      ; work         ;
;                   |sign_div_unsign_dnh:divider|    ; 295 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|Prime:Controller|ULARegs:ulaRg|ULA:ULA0|lpm_divide:Div0|lpm_divide_bvl:auto_generated|sign_div_unsign_dnh:divider                                                ; sign_div_unsign_dnh ; work         ;
;                      |alt_u_div_4le:divider|       ; 295 (294)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|Prime:Controller|ULARegs:ulaRg|ULA:ULA0|lpm_divide:Div0|lpm_divide_bvl:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_4le:divider                          ; alt_u_div_4le       ; work         ;
;                         |add_sub_t3c:add_sub_0|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|Prime:Controller|ULARegs:ulaRg|ULA:ULA0|lpm_divide:Div0|lpm_divide_bvl:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_4le:divider|add_sub_t3c:add_sub_0    ; add_sub_t3c         ; work         ;
;             |lpm_mult:Mult0|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |toplevel|Prime:Controller|ULARegs:ulaRg|ULA:ULA0|lpm_mult:Mult0                                                                                                           ; lpm_mult            ; work         ;
;                |mult_tns:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |toplevel|Prime:Controller|ULARegs:ulaRg|ULA:ULA0|lpm_mult:Mult0|mult_tns:auto_generated                                                                                   ; mult_tns            ; work         ;
;    |ramDisp:RAMeDISP|                              ; 86 (58)             ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|ramDisp:RAMeDISP                                                                                                                                                 ; ramDisp             ; work         ;
;       |hex7seg:H0|                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|ramDisp:RAMeDISP|hex7seg:H0                                                                                                                                      ; hex7seg             ; work         ;
;       |hex7seg:H1|                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|ramDisp:RAMeDISP|hex7seg:H1                                                                                                                                      ; hex7seg             ; work         ;
;       |hex7seg:H3|                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|ramDisp:RAMeDISP|hex7seg:H3                                                                                                                                      ; hex7seg             ; work         ;
;       |hex7seg:H4|                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|ramDisp:RAMeDISP|hex7seg:H4                                                                                                                                      ; hex7seg             ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                             ;
+---------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Register name                                                                   ; Reason for Removal                                                           ;
+---------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Prime:Controller|ROM_PC_UC:pcall|rom:r0m|instr[15]                              ; Stuck at GND due to stuck port data_in                                       ;
; ramDisp:RAMeDISP|contador[0,1]                                                  ; Stuck at GND due to stuck port data_in                                       ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[29][14]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[19][12]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[29][12]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[22][6]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[29][10]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[17][6]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[29][8]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[22][4]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[29][6]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[19][10]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[29][4]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[22][2]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[29][2]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][10]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[29][0]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[22][0]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[30][14]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[19][8]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[30][12]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[23][14]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[30][10]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[17][4]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[30][8]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[23][12]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[30][6]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[19][6]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[30][4]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[23][10]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[30][2]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][2]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[30][0]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[23][8]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[31][14]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[19][4]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[31][12]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[23][6]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[31][10]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[17][2]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[31][8]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[23][4]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[31][6]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[19][2]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[31][4]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[23][2]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[23][0]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[31][2]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][13]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][9]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][1]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[17][1]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[19][1]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[23][1]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[31][1]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[29][7]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[22][3]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[29][3]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][3]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[30][15]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[23][15]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[30][11]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[19][7]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[30][7]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[23][11]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[30][3]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[17][3]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[31][15]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[23][7]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[31][11]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[19][3]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[31][7]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[23][3]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[31][0]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[31][3]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[19][0]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[24][14]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[17][0]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[24][12]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[20][14]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[24][10]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][0]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[24][8]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[20][12]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[24][6]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[18][14]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[24][4]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[20][10]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[24][2]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][8]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[24][0]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[20][8]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[25][14]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[18][12]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[25][12]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[20][6]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[25][10]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[17][14]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[25][8]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[20][4]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[25][6]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[18][10]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[25][4]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[20][2]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[25][2]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][12]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[25][0]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[20][0]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[26][14]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[18][8]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[26][12]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[21][14]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[26][10]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[17][12]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[26][8]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[21][12]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[26][6]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[18][6]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[26][4]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[21][10]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[26][2]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][6]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[26][0]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[21][8]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[27][14]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[18][4]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[27][12]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[21][6]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[27][10]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[17][10]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[27][8]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[21][4]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[27][6]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[18][2]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[27][4]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[21][2]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[27][2]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[27][0]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[21][0]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[28][14]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[18][0]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[28][12]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[22][14]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[28][10]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[17][8]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[28][8]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[22][12]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[28][6]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[19][14]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[28][4]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[22][10]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[28][2]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][4]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[28][0]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[22][8]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[25][1]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[27][1]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[21][1]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[24][1]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[29][1]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[20][1]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[26][1]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[18][1]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[28][1]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[22][1]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[24][9]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[30][1]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[20][9]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[25][9]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[18][9]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[26][9]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[21][9]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[27][9]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[17][9]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[28][9]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[22][9]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[29][9]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[19][9]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[30][9]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[23][9]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[24][13]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[31][9]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[20][13]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[24][5]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[18][13]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[25][13]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[20][5]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[25][5]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[17][13]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[26][13]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[21][13]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[26][5]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[18][5]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[27][13]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[21][5]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[27][5]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][5]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[28][13]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[22][13]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[28][5]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[19][13]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[29][13]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[22][5]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[29][5]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[17][5]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[30][13]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[23][13]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[30][5]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[19][5]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[31][13]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[23][5]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[24][15]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[31][5]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[20][15]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[24][11]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[18][15]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[24][7]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[20][11]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[24][3]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[17][15]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[25][15]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[20][7]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[25][11]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[18][11]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[25][7]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[20][3]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[25][3]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][7]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[26][15]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[21][15]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[26][11]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[18][7]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[26][7]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[21][11]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[26][3]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[17][11]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[27][15]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[21][7]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[27][11]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[18][3]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[27][7]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[21][3]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[27][3]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[28][15]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[22][15]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[28][11]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[19][15]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[28][7]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[22][11]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[28][3]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[17][7]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[29][15]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[22][7]                 ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[29][11]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[19][11]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][14]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][11]                ; Merged with Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] ;
; Prime:Controller|ROM_PC_UC:pcall|program_counter:pc|reg16bits:count|rgst[7..15] ; Lost fanout                                                                  ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15]                ; Stuck at GND due to stuck port clock                                         ;
; Total Number of Removed Registers = 268                                         ;                                                                              ;
+---------------------------------------------------------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                              ;
+------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; Register name                                                                ; Reason for Removal        ; Registers Removed due to This Register                                        ;
+------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; Prime:Controller|ROM_PC_UC:pcall|program_counter:pc|reg16bits:count|rgst[15] ; Lost Fanouts              ; Prime:Controller|ROM_PC_UC:pcall|program_counter:pc|reg16bits:count|rgst[14], ;
;                                                                              ;                           ; Prime:Controller|ROM_PC_UC:pcall|program_counter:pc|reg16bits:count|rgst[13], ;
;                                                                              ;                           ; Prime:Controller|ROM_PC_UC:pcall|program_counter:pc|reg16bits:count|rgst[12], ;
;                                                                              ;                           ; Prime:Controller|ROM_PC_UC:pcall|program_counter:pc|reg16bits:count|rgst[11], ;
;                                                                              ;                           ; Prime:Controller|ROM_PC_UC:pcall|program_counter:pc|reg16bits:count|rgst[10], ;
;                                                                              ;                           ; Prime:Controller|ROM_PC_UC:pcall|program_counter:pc|reg16bits:count|rgst[9],  ;
;                                                                              ;                           ; Prime:Controller|ROM_PC_UC:pcall|program_counter:pc|reg16bits:count|rgst[8],  ;
;                                                                              ;                           ; Prime:Controller|ROM_PC_UC:pcall|program_counter:pc|reg16bits:count|rgst[7]   ;
; Prime:Controller|ROM_PC_UC:pcall|rom:r0m|instr[15]                           ; Stuck at GND              ; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15]              ;
;                                                                              ; due to stuck port data_in ;                                                                               ;
+------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 324   ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 37    ;
; Number of registers using Asynchronous Clear ; 291   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 291   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------+
; Inverted Register Statistics                                              ;
+-----------------------------------------------------------------+---------+
; Inverted Register                                               ; Fan out ;
+-----------------------------------------------------------------+---------+
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[2][10] ; 3       ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[2][9]  ; 3       ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[2][11] ; 3       ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[2][14] ; 3       ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[2][13] ; 3       ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[2][12] ; 3       ;
; Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[2][15] ; 3       ;
; Total number of inverted registers = 7                          ;         ;
+-----------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |toplevel|ramDisp:RAMeDISP|contador[5]                                                 ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |toplevel|ramDisp:RAMeDISP|contador[8]                                                 ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |toplevel|Prime:Controller|ROM_PC_UC:pcall|program_counter:pc|reg16bits:count|rgst[13] ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |toplevel|Prime:Controller|ROM_PC_UC:pcall|program_counter:pc|reg16bits:count|rgst[4]  ;
; 17:1               ; 16 bits   ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; Yes        ; |toplevel|ramDisp:RAMeDISP|conteudo_reg[3]                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |toplevel|Prime:Controller|ULARegs:ulaRg|ULA:ULA0|inter_out[7]                         ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |toplevel|Prime:Controller|ULARegs:ulaRg|RegFile:Bank|Mux0                             ;
; 18:1               ; 11 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |toplevel|Prime:Controller|ULARegs:ulaRg|in_B[5]                                       ;
; 19:1               ; 5 bits    ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |toplevel|Prime:Controller|ULARegs:ulaRg|in_B[2]                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Prime:Controller|ULARegs:ulaRg|ULA:ULA0|lpm_mult:Mult0 ;
+------------------------------------------------+----------+---------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                        ;
+------------------------------------------------+----------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 16       ; Untyped                                     ;
; LPM_WIDTHB                                     ; 16       ; Untyped                                     ;
; LPM_WIDTHP                                     ; 32       ; Untyped                                     ;
; LPM_WIDTHR                                     ; 32       ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                     ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                     ;
; LATENCY                                        ; 0        ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_tns ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                     ;
+------------------------------------------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Prime:Controller|ULARegs:ulaRg|ULA:ULA0|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                        ;
; LPM_WIDTHD             ; 16             ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_bvl ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|maq_estados:mq|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                    ;
+------------------------+----------------+-----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 2              ; Untyped                                                                                 ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_4kl ; Untyped                                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                          ;
+------------------------+----------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                 ;
+---------------------------------------+--------------------------------------------------------+
; Name                                  ; Value                                                  ;
+---------------------------------------+--------------------------------------------------------+
; Number of entity instances            ; 1                                                      ;
; Entity Instance                       ; Prime:Controller|ULARegs:ulaRg|ULA:ULA0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                     ;
;     -- LPM_WIDTHB                     ; 16                                                     ;
;     -- LPM_WIDTHP                     ; 32                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                     ;
;     -- USE_EAB                        ; OFF                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                     ;
+---------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "Prime:Controller|ULARegs:ulaRg" ;
+-------------+-------+----------+---------------------------+
; Port        ; Type  ; Severity ; Details                   ;
+-------------+-------+----------+---------------------------+
; cext[15..5] ; Input ; Info     ; Stuck at GND              ;
+-------------+-------+----------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|un_atom:it"                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; op_rom[4..3] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; op_rom[2..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; op_rom[5]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; instr_sel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|un_atom:beq"                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; op_rom[5..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; op_rom[1]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; op_rom[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; instr_sel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|un_atom:bne"                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; op_rom[5..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; op_rom[3]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; op_rom[2]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; op_rom[1]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; op_rom[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; instr_sel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|un_atom:mul"                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; op_rom[3..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; op_rom[5]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; op_rom[4]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; op_rom[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; instr_sel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|un_atom:divi"                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; op_rom[1..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; op_rom[5..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; op_rom[3]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; op_rom[2]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; instr_sel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|un_atom:mov"                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; op_rom    ; Input  ; Info     ; Stuck at GND                                                                        ;
; instr_sel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|un_atom:subi"                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; op_rom[5..4] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; op_rom[1..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; op_rom[3..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; instr_sel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|un_atom:addi"                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; op_rom[5..4] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; op_rom[3..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; instr_sel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|un_atom:jmp"                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; op_rom[1..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; op_rom[5..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; instr_sel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|un_atom:div"                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; op_rom    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; instr_sel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|un_atom:sub"                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; op_rom[3..2] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; op_rom[5..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; op_rom[1]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; op_rom[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; instr_sel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|un_atom:add"                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; op_rom[3..1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; op_rom[5..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; op_rom[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; instr_sel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall|program_counter:pc" ;
+---------------+-------+----------+----------------------------------------------+
; Port          ; Type  ; Severity ; Details                                      ;
+---------------+-------+----------+----------------------------------------------+
; pcimm[15..10] ; Input ; Info     ; Stuck at GND                                 ;
+---------------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Prime:Controller|ROM_PC_UC:pcall"                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; instr_en[8..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instr_en[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ramDisp:RAMeDISP"                                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; endereco[6..0]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; endereco[15..7] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_en           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dado_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 52                          ;
; cycloneiii_ff         ; 324                         ;
;     CLR               ; 2                           ;
;     ENA               ; 2                           ;
;     ENA CLR           ; 268                         ;
;     ENA CLR SCLR SLD  ; 21                          ;
;     SLD               ; 16                          ;
;     plain             ; 15                          ;
; cycloneiii_lcell_comb ; 1191                        ;
;     arith             ; 231                         ;
;         2 data inputs ; 58                          ;
;         3 data inputs ; 173                         ;
;     normal            ; 960                         ;
;         0 data inputs ; 16                          ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 67                          ;
;         4 data inputs ; 836                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 60.40                       ;
; Average LUT depth     ; 36.72                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sun Jun 30 16:19:59 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab08_FPGA -c Lab08_FPGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file eq01-ex08fpga_hex.vhd
    Info (12022): Found design unit 1: hex7seg-Behavior File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_Hex.vhd Line: 25
    Info (12023): Found entity 1: hex7seg File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_Hex.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file eq01-ex08fpga_toplevel.vhd
    Info (12022): Found design unit 1: toplevel-LogicFunction File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_toplevel.vhd Line: 36
    Info (12023): Found entity 1: toplevel File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_toplevel.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file eq01-ex08fpga_ramdisp.vhd
    Info (12022): Found design unit 1: ramDisp-a_ram File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_ramdisp.vhd Line: 47
    Info (12023): Found entity 1: ramDisp File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_ramdisp.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file eq01-un_controle.vhd
    Info (12022): Found design unit 1: un_controle-a_un_controle File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-un_controle.vhd Line: 23
    Info (12023): Found entity 1: un_controle File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-un_controle.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file eq01-un_atom.vhd
    Info (12022): Found design unit 1: un_atom-a_un_atom File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-un_atom.vhd Line: 23
    Info (12023): Found entity 1: un_atom File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-un_atom.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file eq01-ularegs.vhd
    Info (12022): Found design unit 1: ULARegs-op_ULARegs File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-ULARegs.vhd Line: 27
    Info (12023): Found entity 1: ULARegs File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-ULARegs.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file eq01-ula.vhd
    Info (12022): Found design unit 1: ULA-ULA_arch File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-ULA.vhd Line: 29
    Info (12023): Found entity 1: ULA File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-ULA.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file eq01-rom_pc_uc.vhd
    Info (12022): Found design unit 1: ROM_PC_UC-integration File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-ROM_PC_UC.vhd Line: 24
    Info (12023): Found entity 1: ROM_PC_UC File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-ROM_PC_UC.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file eq01-regfile.vhd
    Info (12022): Found design unit 1: RegFile-a_ram File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 31
    Info (12023): Found entity 1: RegFile File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file eq01-reg16bits.vhd
    Info (12022): Found design unit 1: reg16bits-a_reg8bits File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-reg16bits.vhd Line: 24
    Info (12023): Found entity 1: reg16bits File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-reg16bits.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file eq01-program_counter.vhd
    Info (12022): Found design unit 1: program_counter-counting File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-program_counter.vhd Line: 28
    Info (12023): Found entity 1: program_counter File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-program_counter.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file eq01-prime.vhd
    Info (12022): Found design unit 1: Prime-calculate File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Prime.vhd Line: 22
    Info (12023): Found entity 1: Prime File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Prime.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file eq01-maq_estados.vhd
    Info (12022): Found design unit 1: maq_estados-change_state File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-maq_estados.vhd Line: 21
    Info (12023): Found entity 1: maq_estados File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-maq_estados.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file eq01-conteudo_rom.vhd
    Info (12022): Found design unit 1: rom-a_rom File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-conteudo_rom.vhd Line: 26
    Info (12023): Found entity 1: rom File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-conteudo_rom.vhd Line: 19
Info (12127): Elaborating entity "toplevel" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Eq01-Ex08FPGA_toplevel.vhd(78): object "ram_out" assigned a value but never read File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_toplevel.vhd Line: 78
Info (12128): Elaborating entity "ramDisp" for hierarchy "ramDisp:RAMeDISP" File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_toplevel.vhd Line: 87
Info (12128): Elaborating entity "hex7seg" for hierarchy "ramDisp:RAMeDISP|hex7seg:H0" File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_ramdisp.vhd Line: 152
Info (12128): Elaborating entity "Prime" for hierarchy "Prime:Controller" File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_toplevel.vhd Line: 109
Info (12128): Elaborating entity "ROM_PC_UC" for hierarchy "Prime:Controller|ROM_PC_UC:pcall" File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Prime.vhd Line: 65
Info (12128): Elaborating entity "program_counter" for hierarchy "Prime:Controller|ROM_PC_UC:pcall|program_counter:pc" File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-ROM_PC_UC.vhd Line: 59
Info (12128): Elaborating entity "reg16bits" for hierarchy "Prime:Controller|ROM_PC_UC:pcall|program_counter:pc|reg16bits:count" File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-program_counter.vhd Line: 44
Warning (10492): VHDL Process Statement warning at Eq01-reg16bits.vhd(39): signal "rgst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-reg16bits.vhd Line: 39
Info (12128): Elaborating entity "rom" for hierarchy "Prime:Controller|ROM_PC_UC:pcall|rom:r0m" File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-ROM_PC_UC.vhd Line: 60
Info (12128): Elaborating entity "un_controle" for hierarchy "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl" File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-ROM_PC_UC.vhd Line: 61
Warning (10036): Verilog HDL or VHDL warning at Eq01-un_controle.vhd(50): object "instr_sel" assigned a value but never read File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-un_controle.vhd Line: 50
Info (12128): Elaborating entity "maq_estados" for hierarchy "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|maq_estados:mq" File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-un_controle.vhd Line: 60
Info (12128): Elaborating entity "un_atom" for hierarchy "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|un_atom:add" File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-un_controle.vhd Line: 62
Info (12128): Elaborating entity "ULARegs" for hierarchy "Prime:Controller|ULARegs:ulaRg" File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Prime.vhd Line: 66
Info (12128): Elaborating entity "RegFile" for hierarchy "Prime:Controller|ULARegs:ulaRg|RegFile:Bank" File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-ULARegs.vhd Line: 56
Warning (10492): VHDL Process Statement warning at Eq01-RegFile.vhd(49): signal "debug_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 49
Info (12128): Elaborating entity "ULA" for hierarchy "Prime:Controller|ULARegs:ulaRg|ULA:ULA0" File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-ULARegs.vhd Line: 58
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Prime:Controller|ULARegs:ulaRg|ULA:ULA0|Mult0" File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-ULA.vhd Line: 39
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Prime:Controller|ULARegs:ulaRg|ULA:ULA0|Div0" File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-ULA.vhd Line: 38
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|maq_estados:mq|Mod0" File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-maq_estados.vhd Line: 33
Info (12130): Elaborated megafunction instantiation "Prime:Controller|ULARegs:ulaRg|ULA:ULA0|lpm_mult:Mult0" File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-ULA.vhd Line: 39
Info (12133): Instantiated megafunction "Prime:Controller|ULARegs:ulaRg|ULA:ULA0|lpm_mult:Mult0" with the following parameter: File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-ULA.vhd Line: 39
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tns.tdf
    Info (12023): Found entity 1: mult_tns File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/db/mult_tns.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "Prime:Controller|ULARegs:ulaRg|ULA:ULA0|lpm_divide:Div0" File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-ULA.vhd Line: 38
Info (12133): Instantiated megafunction "Prime:Controller|ULARegs:ulaRg|ULA:ULA0|lpm_divide:Div0" with the following parameter: File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-ULA.vhd Line: 38
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bvl.tdf
    Info (12023): Found entity 1: lpm_divide_bvl File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/db/lpm_divide_bvl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/db/sign_div_unsign_dnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4le.tdf
    Info (12023): Found entity 1: alt_u_div_4le File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/db/alt_u_div_4le.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|maq_estados:mq|lpm_divide:Mod0" File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-maq_estados.vhd Line: 33
Info (12133): Instantiated megafunction "Prime:Controller|ROM_PC_UC:pcall|un_controle:uctl|maq_estados:mq|lpm_divide:Mod0" with the following parameter: File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-maq_estados.vhd Line: 33
    Info (12134): Parameter "LPM_WIDTHN" = "2"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4kl.tdf
    Info (12023): Found entity 1: lpm_divide_4kl File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/db/lpm_divide_4kl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_3kh File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/db/sign_div_unsign_3kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gee.tdf
    Info (12023): Found entity 1: alt_u_div_gee File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/db/alt_u_div_gee.tdf Line: 27
Info (13000): Registers with preset signals will power-up high File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0_HW[0]" is stuck at VCC File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_toplevel.vhd Line: 26
    Warning (13410): Pin "HEX0_HW[1]" is stuck at VCC File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_toplevel.vhd Line: 26
    Warning (13410): Pin "HEX0_HW[2]" is stuck at VCC File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_toplevel.vhd Line: 26
    Warning (13410): Pin "HEX0_HW[3]" is stuck at VCC File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_toplevel.vhd Line: 26
    Warning (13410): Pin "HEX0_HW[4]" is stuck at VCC File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_toplevel.vhd Line: 26
    Warning (13410): Pin "HEX0_HW[5]" is stuck at VCC File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_toplevel.vhd Line: 26
    Warning (13410): Pin "HEX0_HW[6]" is stuck at VCC File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_toplevel.vhd Line: 26
    Warning (13410): Pin "HEX1_HW[0]" is stuck at VCC File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_toplevel.vhd Line: 27
    Warning (13410): Pin "HEX1_HW[1]" is stuck at VCC File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_toplevel.vhd Line: 27
    Warning (13410): Pin "HEX1_HW[2]" is stuck at VCC File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_toplevel.vhd Line: 27
    Warning (13410): Pin "HEX1_HW[3]" is stuck at VCC File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_toplevel.vhd Line: 27
    Warning (13410): Pin "HEX1_HW[4]" is stuck at VCC File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_toplevel.vhd Line: 27
    Warning (13410): Pin "HEX1_HW[5]" is stuck at VCC File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_toplevel.vhd Line: 27
    Warning (13410): Pin "HEX1_HW[6]" is stuck at VCC File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_toplevel.vhd Line: 27
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[6][2] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[10][2] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[2][2] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[14][2] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[9][2] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[5][2] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[1][2] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[13][2] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[4][2] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[8][2] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[0][2] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[12][2] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[11][2] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[7][2] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[3][2] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[15][2] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[16][15] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[5][1] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[9][1] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[1][1] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[13][1] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[10][1] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[6][1] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[2][1] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[14][1] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[8][1] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[4][1] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[0][1] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[12][1] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[7][1] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[11][1] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[3][1] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[15][1] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[6][0] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[5][0] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[4][0] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[7][0] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[9][0] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[10][0] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[8][0] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[11][0] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[1][0] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[2][0] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[0][0] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[3][0] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[14][0] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[13][0] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[12][0] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[15][0] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[10][3] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[9][3] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[8][3] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[11][3] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[5][3] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[6][3] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[4][3] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[7][3] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[2][3] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[1][3] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[0][3] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[3][3] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[13][3] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[14][3] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[12][3] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[15][3] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[6][6] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[10][6] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[2][6] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[14][6] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[9][6] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[5][6] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[1][6] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[13][6] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[4][6] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[8][6] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[0][6] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[12][6] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[11][6] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[7][6] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[3][6] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[15][6] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[5][5] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[9][5] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[1][5] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[13][5] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[10][5] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[6][5] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[2][5] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[14][5] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[8][5] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[4][5] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[0][5] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[12][5] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[7][5] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[11][5] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[3][5] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[15][5] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[6][4] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[5][4] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[4][4] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[7][4] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[9][4] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[10][4] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[8][4] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[11][4] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[1][4] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[2][4] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[0][4] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[3][4] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[14][4] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[13][4] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[12][4] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[15][4] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[10][7] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[9][7] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[8][7] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[11][7] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[5][7] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[6][7] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[4][7] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[7][7] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[2][7] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[1][7] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[0][7] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[3][7] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[13][7] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[14][7] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[12][7] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[15][7] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[6][10] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[10][10] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[14][10] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[9][10] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[5][10] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[1][10] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[13][10] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[4][10] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[8][10] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[0][10] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[12][10] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[11][10] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[7][10] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[3][10] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[15][10] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[5][9] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[9][9] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[1][9] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[13][9] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[10][9] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[6][9] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[14][9] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[8][9] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[4][9] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[0][9] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[12][9] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[7][9] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[11][9] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[3][9] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[15][9] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[6][8] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[5][8] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[4][8] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[7][8] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[9][8] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[10][8] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[8][8] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[11][8] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[1][8] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[2][8] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[0][8] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[3][8] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[14][8] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[13][8] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[12][8] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[15][8] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[10][11] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[9][11] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[8][11] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[11][11] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[5][11] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[6][11] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[4][11] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[7][11] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[1][11] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[0][11] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[3][11] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[13][11] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[14][11] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[12][11] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[15][11] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[6][14] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[10][14] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[14][14] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[9][14] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[5][14] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[1][14] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[13][14] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[4][14] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[8][14] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[0][14] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[12][14] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[11][14] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[7][14] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[3][14] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[15][14] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[5][13] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[9][13] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[1][13] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[13][13] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[10][13] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[6][13] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[14][13] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[8][13] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[4][13] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[0][13] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[12][13] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[7][13] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[11][13] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[3][13] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[15][13] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[6][12] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[5][12] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[4][12] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[7][12] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[9][12] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[10][12] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[8][12] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[11][12] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[1][12] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[0][12] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[3][12] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[14][12] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[13][12] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[12][12] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[15][12] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[10][15] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[9][15] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[8][15] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[11][15] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[5][15] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[6][15] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[4][15] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[7][15] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[1][15] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[0][15] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[3][15] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[13][15] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[14][15] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[12][15] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
    Critical Warning (18010): Register Prime:Controller|ULARegs:ulaRg|RegFile:Bank|conteudo_ram[15][15] will power up to Low File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd Line: 39
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY1_HW" File: C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_toplevel.vhd Line: 22
Info (21057): Implemented 1492 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 1438 logic cells
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 273 warnings
    Info: Peak virtual memory: 4851 megabytes
    Info: Processing ended: Sun Jun 30 16:20:19 2024
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:21


