Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Jan 28 16:59:49 2025
| Host         : HARRISON-WIN11 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
| Design       : toplevel
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              49 |           15 |
| Yes          | No                    | No                     |              42 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+-------------------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal       |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------+-------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | fifo_i/state_r[2]          |                               |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | fifo_i/E[0]                |                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG |                            | fifo_i/timeout_out_reg_0      |                5 |             11 |         2.20 |
|  clk_IBUF_BUFG |                            |                               |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG |                            | buttons_0_i/clear             |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG |                            | buttons_1_i/cnt1_carry__1_n_7 |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG | fifo_i/timeout_out_i_1_n_0 |                               |                9 |             32 |         3.56 |
+----------------+----------------------------+-------------------------------+------------------+----------------+--------------+


