Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec  4 10:49:52 2024
| Host         : eecs-digital-11 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -20.979ns  (required time - arrival time)
  Source:                 audio_processor/my_yinner/f_out_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmds_red/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_pixel_cw_hdmi rise@1670.034ns - clk_100_cw_fast rise@1670.000ns)
  Data Path Delay:        20.413ns  (logic 10.657ns (52.207%)  route 9.756ns (47.793%))
  Logic Levels:           21  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT4=4 LUT6=7)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 1667.954 - 1670.034 ) 
    Source Clock Delay      (SCD):    -2.469ns = ( 1667.531 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.513ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.343ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                   1670.000  1670.000 r  
    N15                                               0.000  1670.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  1670.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440  1671.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  1672.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  1664.208 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  1665.868    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  1665.964 r  wizard_migcam/clkout1_buf/O
                         net (fo=7454, routed)        1.567  1667.531    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X12Y10         FDRE                                         r  audio_processor/my_yinner/f_out_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.518  1668.049 r  audio_processor/my_yinner/f_out_reg[10]_replica/Q
                         net (fo=3, routed)           0.678  1668.727    audio_processor/my_yinner/Q[10]_repN
    SLICE_X13Y10         LUT6 (Prop_lut6_I0_O)        0.124  1668.851 r  audio_processor/my_yinner/in_sphere1_i_14/O
                         net (fo=2, routed)           0.716  1669.568    audio_processor/my_yinner/in_sphere1_i_14_n_0
    SLICE_X12Y13         LUT3 (Prop_lut3_I1_O)        0.124  1669.692 r  audio_processor/my_yinner/in_sphere1_i_4/O
                         net (fo=1, routed)           0.000  1669.692    mvg/in_sphere1__1_1[1]
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578  1670.270 r  mvg/in_sphere1_i_1/O[2]
                         net (fo=58, routed)          0.793  1671.063    my_game/ball/in_sphere1__1_0[10]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213  1675.276 r  my_game/ball/in_sphere1__0/PCOUT[47]
                         net (fo=1, routed)           0.002  1675.278    my_game/ball/in_sphere1__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518  1676.796 r  my_game/ball/in_sphere1__1/P[0]
                         net (fo=2, routed)           0.773  1677.569    my_game/ball/in_sphere1__1_n_105
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124  1677.693 r  my_game/ball/tmds_out[1]_i_38/O
                         net (fo=1, routed)           0.000  1677.693    my_game/ball/tmds_out[1]_i_38_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1678.243 r  my_game/ball/tmds_out_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000  1678.243    my_game/ball/tmds_out_reg[1]_i_31_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1678.577 r  my_game/ball/tmds_out_reg[6]_i_96/O[1]
                         net (fo=1, routed)           0.355  1678.932    my_game/ball/tmds_out_reg[6]_i_96_n_6
    SLICE_X10Y13         LUT2 (Prop_lut2_I1_O)        0.303  1679.234 r  my_game/ball/tmds_out[6]_i_51/O
                         net (fo=1, routed)           0.000  1679.234    my_game/ball/tmds_out[6]_i_51_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1679.767 r  my_game/ball/tmds_out_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000  1679.767    my_game/ball/tmds_out_reg[6]_i_21_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  1680.082 f  my_game/ball/tmds_out_reg[1]_i_11/O[3]
                         net (fo=3, routed)           0.632  1680.714    my_game/ball/in_sphere0[27]
    SLICE_X9Y15          LUT4 (Prop_lut4_I2_O)        0.307  1681.021 f  my_game/ball/tmds_out[6]_i_10/O
                         net (fo=2, routed)           0.456  1681.477    my_game/ball/tmds_out[6]_i_10_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I3_O)        0.124  1681.601 f  my_game/ball/tmds_out[6]_i_4__0_comp_1/O
                         net (fo=19, routed)          0.589  1682.190    my_game/ball_n_4
    SLICE_X9Y13          LUT6 (Prop_lut6_I0_O)        0.124  1682.314 r  my_game/tmds_out[0]_i_2/O
                         net (fo=12, routed)          0.784  1683.098    mvg/red[0]
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.124  1683.222 r  mvg/tmds_out[3]_i_3/O
                         net (fo=9, routed)           0.845  1684.067    mvg/tmds_out[3]_i_3_n_0
    SLICE_X8Y8           LUT4 (Prop_lut4_I1_O)        0.124  1684.191 r  mvg/tmds_out[4]_i_2__0/O
                         net (fo=7, routed)           0.855  1685.046    mvg/tmds_out[4]_i_2__0_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I1_O)        0.124  1685.170 r  mvg/count[4]_i_18__0/O
                         net (fo=3, routed)           0.594  1685.763    mvg/count[4]_i_18__0_n_0
    SLICE_X11Y7          LUT4 (Prop_lut4_I1_O)        0.124  1685.887 r  mvg/count[4]_i_20/O
                         net (fo=3, routed)           0.673  1686.560    mvg/count[4]_i_20_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I5_O)        0.124  1686.684 r  mvg/count[4]_i_15__1/O
                         net (fo=1, routed)           0.440  1687.125    mvg/count[4]_i_15__1_n_0
    SLICE_X11Y9          LUT4 (Prop_lut4_I3_O)        0.124  1687.249 r  mvg/count[4]_i_5__0/O
                         net (fo=1, routed)           0.571  1687.820    mvg/count[4]_i_5__0_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I2_O)        0.124  1687.944 r  mvg/count[4]_i_2__1/O
                         net (fo=1, routed)           0.000  1687.944    tmds_red/D[3]
    SLICE_X11Y10         FDRE                                         r  tmds_red/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                   1670.034  1670.034 r  
    N15                                               0.000  1670.034 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  1670.034    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370  1671.404 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1672.585    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  1664.831 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  1666.413    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1666.504 r  wizard_migcam/clkout1_buf/O
                         net (fo=7454, routed)        1.457  1667.962    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1664.832 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1666.413    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1666.504 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2869, routed)        1.449  1667.953    tmds_red/clk_pixel
    SLICE_X11Y10         FDRE                                         r  tmds_red/count_reg[4]/C
                         clock pessimism             -0.507  1667.447    
                         clock uncertainty           -0.513  1666.934    
    SLICE_X11Y10         FDRE (Setup_fdre_C_D)        0.031  1666.965    tmds_red/count_reg[4]
  -------------------------------------------------------------------
                         required time                       1666.965    
                         arrival time                       -1687.944    
  -------------------------------------------------------------------
                         slack                                -20.979    




