CLASS user_logic_SEG7_LUT_4
{
   ASSOCIATED_FILES 
   {
      Add_Program = "";
      Edit_Program = "";
      Generator_Program = "mk_user_logic_SEG7_LUT_4.pl";
   }
   MODULE_DEFAULTS 
   {
      class = "user_logic_SEG7_LUT_4";
      class_version = "2.0";
      SYSTEM_BUILDER_INFO 
      {
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Date_Modified = "--unknown--";
         Clock_Source = "clk";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
      }
      SLAVE avalonS
      {
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Address_Alignment = "native";
            Address_Width = "0";
            Data_Width = "16";
            Has_IRQ = "0";
            Has_Base_Address = "1";
            Read_Wait_States = "0ns";
            Write_Wait_States = "0ns";
            Setup_Time = "0ns";
            Hold_Time = "0ns";
            Is_Memory_Device = "0";
            Uses_Tri_State_Data_Bus = "0";
            Is_Enabled = "1";
            IRQ_MASTER cpu_0/data_master
            {
               IRQ_Number = "NC";
            }
         }
         PORT_WIRING 
         {
            PORT oSEG0
            {
               width = "7";
               direction = "output";
               type = "export";
            }
            PORT oSEG1
            {
               width = "7";
               direction = "output";
               type = "export";
            }
            PORT oSEG2
            {
               width = "7";
               direction = "output";
               type = "export";
            }
            PORT oSEG3
            {
               width = "7";
               direction = "output";
               type = "export";
            }
            PORT iDIG
            {
               width = "16";
               direction = "input";
               type = "writedata";
            }
            PORT iWR
            {
               width = "1";
               direction = "input";
               type = "write";
            }
            PORT iCLK
            {
               width = "1";
               direction = "input";
               type = "clk";
            }
            PORT iRST_N
            {
               width = "1";
               direction = "input";
               type = "reset_n";
            }
         }
      }
      SIMULATION 
      {
         DISPLAY 
         {
            SIGNAL a
            {
               name = "oSEG0";
               radix = "hexadecimal";
            }
            SIGNAL b
            {
               name = "oSEG1";
               radix = "hexadecimal";
            }
            SIGNAL c
            {
               name = "oSEG2";
               radix = "hexadecimal";
            }
            SIGNAL d
            {
               name = "oSEG3";
               radix = "hexadecimal";
            }
            SIGNAL e
            {
               name = "iDIG";
               radix = "hexadecimal";
            }
            SIGNAL f
            {
               name = "iWR";
            }
            SIGNAL g
            {
               name = "iCLK";
            }
            SIGNAL h
            {
               name = "iRST_N";
            }
         }
      }
   }
   USER_INTERFACE 
   {
      USER_LABELS 
      {
         name = "SEG7_LUT_4";
         technology = "User Logic";
      }
   }
   DEFAULT_GENERATOR 
   {
      top_module_name = "SEG7_LUT_4";
      black_box = "0";
      vhdl_synthesis_files = "";
      verilog_synthesis_files = "SEG7_LUT.v,SEG7_LUT_4.v";
      black_box_files = "";
   }
}
