<stg><name>trisolv_Pipeline_VITIS_LOOP_12_2</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %storemerge = alloca i32 1

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:3 %add_ln13_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln13

]]></Node>
<StgValue><ssdm name="add_ln13_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %i_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %i

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:5 %zext_ln10_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln10

]]></Node>
<StgValue><ssdm name="zext_ln10_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %bitcast_ln11_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln11

]]></Node>
<StgValue><ssdm name="bitcast_ln11_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %b_load_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b_load

]]></Node>
<StgValue><ssdm name="b_load_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="6">
<![CDATA[
newFuncRoot:8 %zext_ln10_cast = zext i6 %zext_ln10_read

]]></Node>
<StgValue><ssdm name="zext_ln10_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %L, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i64 %b_load_read, i64 %storemerge

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i6 0, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i64 %bitcast_ln11_read, i64 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:14 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc:0 %j_1 = load i6 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc:1 %storemerge_load = load i64 %storemerge

]]></Node>
<StgValue><ssdm name="storemerge_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:2 %x_addr = getelementptr i64 %x, i64 0, i64 %zext_ln10_cast

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
for.inc:3 %store_ln13 = store i64 %storemerge_load, i6 %x_addr

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc:5 %icmp_ln12 = icmp_eq  i6 %j_1, i6 %i_read

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:6 %empty_7 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 39, i64 0

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc:7 %add_ln12 = add i6 %j_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:8 %br_ln12 = br i1 %icmp_ln12, void %for.inc.split, void %for.inc22.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="6">
<![CDATA[
for.inc.split:2 %zext_ln13 = zext i6 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:3 %add_ln13_1 = add i11 %add_ln13_read, i11 %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln13_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:4 %zext_ln13_1 = zext i11 %add_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln13_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %L_addr = getelementptr i64 %L, i64 0, i64 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="L_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:7 %L_load = load i11 %L_addr

]]></Node>
<StgValue><ssdm name="L_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:16 %store_ln12 = store i6 %add_ln12, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc22.loopexit.exitStub:0 %p_load = load i64 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.loopexit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out, i64 %p_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0">
<![CDATA[
for.inc22.loopexit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split:1 %j_cast = zext i6 %j_1

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:7 %L_load = load i11 %L_addr

]]></Node>
<StgValue><ssdm name="L_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %x_addr_1 = getelementptr i64 %x, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="x_addr_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.split:10 %x_load = load i6 %x_addr_1

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.split:10 %x_load = load i6 %x_addr_1

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:8 %bitcast_ln13 = bitcast i64 %L_load

]]></Node>
<StgValue><ssdm name="bitcast_ln13"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:11 %bitcast_ln13_1 = bitcast i64 %x_load

]]></Node>
<StgValue><ssdm name="bitcast_ln13_1"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:12 %mul = dmul i64 %bitcast_ln13, i64 %bitcast_ln13_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="54" st_id="6" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:12 %mul = dmul i64 %bitcast_ln13, i64 %bitcast_ln13_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="55" st_id="7" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:12 %mul = dmul i64 %bitcast_ln13, i64 %bitcast_ln13_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="56" st_id="8" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:12 %mul = dmul i64 %bitcast_ln13, i64 %bitcast_ln13_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="57" st_id="9" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:12 %mul = dmul i64 %bitcast_ln13, i64 %bitcast_ln13_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="58" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.split:0 %p_load12 = load i64 %empty

]]></Node>
<StgValue><ssdm name="p_load12"/></StgValue>
</operation>

<operation id="59" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:13 %sub = dsub i64 %p_load12, i64 %mul

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="60" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:13 %sub = dsub i64 %p_load12, i64 %mul

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="61" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:13 %sub = dsub i64 %p_load12, i64 %mul

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="62" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:13 %sub = dsub i64 %p_load12, i64 %mul

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="63" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:6 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="64" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:13 %sub = dsub i64 %p_load12, i64 %mul

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="65" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:14 %bitcast_ln13_2 = bitcast i64 %sub

]]></Node>
<StgValue><ssdm name="bitcast_ln13_2"/></StgValue>
</operation>

<operation id="66" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:15 %store_ln12 = store i64 %bitcast_ln13_2, i64 %storemerge

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="67" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:17 %store_ln12 = store i64 %sub, i64 %empty

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="68" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:18 %br_ln12 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="104" name="b_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b_load"/></StgValue>
</port>
<port id="105" name="bitcast_ln11" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="bitcast_ln11"/></StgValue>
</port>
<port id="106" name="x" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="x"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="107" name="zext_ln10" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln10"/></StgValue>
</port>
<port id="108" name="i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="i"/></StgValue>
</port>
<port id="109" name="add_ln13" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln13"/></StgValue>
</port>
<port id="110" name="L" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="L"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="111" name="p_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="113" from="StgValue_112" to="empty" fromId="112" toId="16">
</dataflow>
<dataflow id="114" from="StgValue_112" to="j" fromId="112" toId="17">
</dataflow>
<dataflow id="115" from="StgValue_112" to="storemerge" fromId="112" toId="18">
</dataflow>
<dataflow id="117" from="_ssdm_op_Read.ap_auto.i11" to="add_ln13_read" fromId="116" toId="19">
</dataflow>
<dataflow id="118" from="add_ln13" to="add_ln13_read" fromId="109" toId="19">
</dataflow>
<dataflow id="120" from="_ssdm_op_Read.ap_auto.i6" to="i_read" fromId="119" toId="20">
</dataflow>
<dataflow id="121" from="i" to="i_read" fromId="108" toId="20">
</dataflow>
<dataflow id="122" from="_ssdm_op_Read.ap_auto.i6" to="zext_ln10_read" fromId="119" toId="21">
</dataflow>
<dataflow id="123" from="zext_ln10" to="zext_ln10_read" fromId="107" toId="21">
</dataflow>
<dataflow id="125" from="_ssdm_op_Read.ap_auto.double" to="bitcast_ln11_read" fromId="124" toId="22">
</dataflow>
<dataflow id="126" from="bitcast_ln11" to="bitcast_ln11_read" fromId="105" toId="22">
</dataflow>
<dataflow id="128" from="_ssdm_op_Read.ap_auto.i64" to="b_load_read" fromId="127" toId="23">
</dataflow>
<dataflow id="129" from="b_load" to="b_load_read" fromId="104" toId="23">
</dataflow>
<dataflow id="130" from="zext_ln10_read" to="zext_ln10_cast" fromId="21" toId="24">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="131" toId="25">
</dataflow>
<dataflow id="133" from="x" to="specinterface_ln0" fromId="106" toId="25">
</dataflow>
<dataflow id="135" from="empty" to="specinterface_ln0" fromId="134" toId="25">
</dataflow>
<dataflow id="137" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="25">
</dataflow>
<dataflow id="138" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="25">
</dataflow>
<dataflow id="140" from="empty_0" to="specinterface_ln0" fromId="139" toId="25">
</dataflow>
<dataflow id="142" from="StgValue_141" to="specinterface_ln0" fromId="141" toId="25">
</dataflow>
<dataflow id="143" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="25">
</dataflow>
<dataflow id="144" from="empty_0" to="specinterface_ln0" fromId="139" toId="25">
</dataflow>
<dataflow id="145" from="empty_0" to="specinterface_ln0" fromId="139" toId="25">
</dataflow>
<dataflow id="146" from="empty_0" to="specinterface_ln0" fromId="139" toId="25">
</dataflow>
<dataflow id="147" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="25">
</dataflow>
<dataflow id="148" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="25">
</dataflow>
<dataflow id="149" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="25">
</dataflow>
<dataflow id="150" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="25">
</dataflow>
<dataflow id="151" from="empty_0" to="specinterface_ln0" fromId="139" toId="25">
</dataflow>
<dataflow id="152" from="empty_0" to="specinterface_ln0" fromId="139" toId="25">
</dataflow>
<dataflow id="153" from="StgValue_141" to="specinterface_ln0" fromId="141" toId="25">
</dataflow>
<dataflow id="154" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="25">
</dataflow>
<dataflow id="155" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="131" toId="26">
</dataflow>
<dataflow id="156" from="L" to="specinterface_ln0" fromId="110" toId="26">
</dataflow>
<dataflow id="157" from="empty" to="specinterface_ln0" fromId="134" toId="26">
</dataflow>
<dataflow id="158" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="26">
</dataflow>
<dataflow id="159" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="26">
</dataflow>
<dataflow id="160" from="empty_0" to="specinterface_ln0" fromId="139" toId="26">
</dataflow>
<dataflow id="161" from="StgValue_141" to="specinterface_ln0" fromId="141" toId="26">
</dataflow>
<dataflow id="162" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="26">
</dataflow>
<dataflow id="163" from="empty_0" to="specinterface_ln0" fromId="139" toId="26">
</dataflow>
<dataflow id="164" from="empty_0" to="specinterface_ln0" fromId="139" toId="26">
</dataflow>
<dataflow id="165" from="empty_0" to="specinterface_ln0" fromId="139" toId="26">
</dataflow>
<dataflow id="166" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="26">
</dataflow>
<dataflow id="167" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="26">
</dataflow>
<dataflow id="168" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="26">
</dataflow>
<dataflow id="169" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="26">
</dataflow>
<dataflow id="170" from="empty_0" to="specinterface_ln0" fromId="139" toId="26">
</dataflow>
<dataflow id="171" from="empty_0" to="specinterface_ln0" fromId="139" toId="26">
</dataflow>
<dataflow id="172" from="StgValue_141" to="specinterface_ln0" fromId="141" toId="26">
</dataflow>
<dataflow id="173" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="26">
</dataflow>
<dataflow id="174" from="b_load_read" to="store_ln0" fromId="23" toId="27">
</dataflow>
<dataflow id="175" from="storemerge" to="store_ln0" fromId="18" toId="27">
</dataflow>
<dataflow id="177" from="StgValue_176" to="store_ln0" fromId="176" toId="28">
</dataflow>
<dataflow id="178" from="j" to="store_ln0" fromId="17" toId="28">
</dataflow>
<dataflow id="179" from="bitcast_ln11_read" to="store_ln0" fromId="22" toId="29">
</dataflow>
<dataflow id="180" from="empty" to="store_ln0" fromId="16" toId="29">
</dataflow>
<dataflow id="181" from="j" to="j_1" fromId="17" toId="31">
</dataflow>
<dataflow id="182" from="storemerge" to="storemerge_load" fromId="18" toId="32">
</dataflow>
<dataflow id="183" from="x" to="x_addr" fromId="106" toId="33">
</dataflow>
<dataflow id="185" from="StgValue_184" to="x_addr" fromId="184" toId="33">
</dataflow>
<dataflow id="186" from="zext_ln10_cast" to="x_addr" fromId="24" toId="33">
</dataflow>
<dataflow id="187" from="storemerge_load" to="store_ln13" fromId="32" toId="34">
</dataflow>
<dataflow id="188" from="x_addr" to="store_ln13" fromId="33" toId="34">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="189" toId="35">
</dataflow>
<dataflow id="191" from="StgValue_141" to="specpipeline_ln0" fromId="141" toId="35">
</dataflow>
<dataflow id="192" from="StgValue_136" to="specpipeline_ln0" fromId="136" toId="35">
</dataflow>
<dataflow id="193" from="StgValue_112" to="specpipeline_ln0" fromId="112" toId="35">
</dataflow>
<dataflow id="194" from="StgValue_136" to="specpipeline_ln0" fromId="136" toId="35">
</dataflow>
<dataflow id="196" from="p_str" to="specpipeline_ln0" fromId="195" toId="35">
</dataflow>
<dataflow id="197" from="j_1" to="icmp_ln12" fromId="31" toId="36">
</dataflow>
<dataflow id="198" from="i_read" to="icmp_ln12" fromId="20" toId="36">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecLoopTripCount" to="empty_7" fromId="199" toId="37">
</dataflow>
<dataflow id="201" from="StgValue_184" to="empty_7" fromId="184" toId="37">
</dataflow>
<dataflow id="203" from="StgValue_202" to="empty_7" fromId="202" toId="37">
</dataflow>
<dataflow id="204" from="StgValue_184" to="empty_7" fromId="184" toId="37">
</dataflow>
<dataflow id="205" from="j_1" to="add_ln12" fromId="31" toId="38">
</dataflow>
<dataflow id="207" from="StgValue_206" to="add_ln12" fromId="206" toId="38">
</dataflow>
<dataflow id="208" from="icmp_ln12" to="br_ln12" fromId="36" toId="39">
</dataflow>
<dataflow id="209" from="j_1" to="zext_ln13" fromId="31" toId="40">
</dataflow>
<dataflow id="210" from="add_ln13_read" to="add_ln13_1" fromId="19" toId="41">
</dataflow>
<dataflow id="211" from="zext_ln13" to="add_ln13_1" fromId="40" toId="41">
</dataflow>
<dataflow id="212" from="add_ln13_1" to="zext_ln13_1" fromId="41" toId="42">
</dataflow>
<dataflow id="213" from="L" to="L_addr" fromId="110" toId="43">
</dataflow>
<dataflow id="214" from="StgValue_184" to="L_addr" fromId="184" toId="43">
</dataflow>
<dataflow id="215" from="zext_ln13_1" to="L_addr" fromId="42" toId="43">
</dataflow>
<dataflow id="216" from="L_addr" to="L_load" fromId="43" toId="44">
</dataflow>
<dataflow id="217" from="add_ln12" to="store_ln12" fromId="38" toId="45">
</dataflow>
<dataflow id="218" from="j" to="store_ln12" fromId="17" toId="45">
</dataflow>
<dataflow id="219" from="j_1" to="j_cast" fromId="31" toId="46">
</dataflow>
<dataflow id="220" from="L_addr" to="L_load" fromId="43" toId="47">
</dataflow>
<dataflow id="221" from="x" to="x_addr_1" fromId="106" toId="48">
</dataflow>
<dataflow id="222" from="StgValue_184" to="x_addr_1" fromId="184" toId="48">
</dataflow>
<dataflow id="223" from="j_cast" to="x_addr_1" fromId="46" toId="48">
</dataflow>
<dataflow id="224" from="x_addr_1" to="x_load" fromId="48" toId="49">
</dataflow>
<dataflow id="225" from="x_addr_1" to="x_load" fromId="48" toId="50">
</dataflow>
<dataflow id="226" from="L_load" to="bitcast_ln13" fromId="47" toId="51">
</dataflow>
<dataflow id="227" from="x_load" to="bitcast_ln13_1" fromId="50" toId="52">
</dataflow>
<dataflow id="228" from="bitcast_ln13" to="mul" fromId="51" toId="53">
</dataflow>
<dataflow id="229" from="bitcast_ln13_1" to="mul" fromId="52" toId="53">
</dataflow>
<dataflow id="230" from="bitcast_ln13" to="mul" fromId="51" toId="54">
</dataflow>
<dataflow id="231" from="bitcast_ln13_1" to="mul" fromId="52" toId="54">
</dataflow>
<dataflow id="232" from="bitcast_ln13" to="mul" fromId="51" toId="55">
</dataflow>
<dataflow id="233" from="bitcast_ln13_1" to="mul" fromId="52" toId="55">
</dataflow>
<dataflow id="234" from="bitcast_ln13" to="mul" fromId="51" toId="56">
</dataflow>
<dataflow id="235" from="bitcast_ln13_1" to="mul" fromId="52" toId="56">
</dataflow>
<dataflow id="236" from="bitcast_ln13" to="mul" fromId="51" toId="57">
</dataflow>
<dataflow id="237" from="bitcast_ln13_1" to="mul" fromId="52" toId="57">
</dataflow>
<dataflow id="238" from="empty" to="p_load12" fromId="16" toId="58">
</dataflow>
<dataflow id="239" from="p_load12" to="sub" fromId="58" toId="59">
</dataflow>
<dataflow id="240" from="mul" to="sub" fromId="57" toId="59">
</dataflow>
<dataflow id="241" from="p_load12" to="sub" fromId="58" toId="60">
</dataflow>
<dataflow id="242" from="mul" to="sub" fromId="57" toId="60">
</dataflow>
<dataflow id="243" from="p_load12" to="sub" fromId="58" toId="61">
</dataflow>
<dataflow id="244" from="mul" to="sub" fromId="57" toId="61">
</dataflow>
<dataflow id="245" from="p_load12" to="sub" fromId="58" toId="62">
</dataflow>
<dataflow id="246" from="mul" to="sub" fromId="57" toId="62">
</dataflow>
<dataflow id="248" from="_ssdm_op_SpecLoopName" to="specloopname_ln8" fromId="247" toId="63">
</dataflow>
<dataflow id="250" from="empty_2" to="specloopname_ln8" fromId="249" toId="63">
</dataflow>
<dataflow id="251" from="p_load12" to="sub" fromId="58" toId="64">
</dataflow>
<dataflow id="252" from="mul" to="sub" fromId="57" toId="64">
</dataflow>
<dataflow id="253" from="sub" to="bitcast_ln13_2" fromId="64" toId="65">
</dataflow>
<dataflow id="254" from="bitcast_ln13_2" to="store_ln12" fromId="65" toId="66">
</dataflow>
<dataflow id="255" from="storemerge" to="store_ln12" fromId="18" toId="66">
</dataflow>
<dataflow id="256" from="sub" to="store_ln12" fromId="64" toId="67">
</dataflow>
<dataflow id="257" from="empty" to="store_ln12" fromId="16" toId="67">
</dataflow>
<dataflow id="258" from="empty" to="p_load" fromId="16" toId="69">
</dataflow>
<dataflow id="260" from="_ssdm_op_Write.ap_auto.doubleP0A" to="write_ln0" fromId="259" toId="70">
</dataflow>
<dataflow id="261" from="p_out" to="write_ln0" fromId="111" toId="70">
</dataflow>
<dataflow id="262" from="p_load" to="write_ln0" fromId="69" toId="70">
</dataflow>
<dataflow id="263" from="icmp_ln12" to="StgValue_2" fromId="36" toId="2">
</dataflow>
</dataflows>


</stg>
