{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.03248",
   "Default View_TopLeft":"671,345",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port GT_Serial_0 -pg 1 -lvl 10 -x 4780 -y 480 -defaultsOSRD
preplace port CLK_IN_D_0 -pg 1 -lvl 0 -x -60 -y 1170 -defaultsOSRD
preplace port CLK_IN1_D_0 -pg 1 -lvl 0 -x -60 -y 1290 -defaultsOSRD
preplace port CLK_IN1_D_1 -pg 1 -lvl 0 -x -60 -y 870 -defaultsOSRD
preplace inst gt_bridge_ip_0 -pg 1 -lvl 6 -x 3210 -y 870 -defaultsOSRD
preplace inst gt_quad_base_0 -pg 1 -lvl 7 -x 3870 -y 680 -defaultsOSRD
preplace inst bufg_gt_0 -pg 1 -lvl 5 -x 2670 -y 260 -defaultsOSRD
preplace inst bufg_gt_1 -pg 1 -lvl 5 -x 2670 -y 520 -defaultsOSRD
preplace inst clk_wizard_0 -pg 1 -lvl 4 -x 2060 -y 1380 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 4 -x 2060 -y 1270 -defaultsOSRD
preplace inst versal_cips_0 -pg 1 -lvl 3 -x 1250 -y 1460 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 8 -x 4360 -y 550 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 8 -x 4360 -y 670 -defaultsOSRD
preplace inst xlconcat_2 -pg 1 -lvl 8 -x 4360 -y 810 -defaultsOSRD
preplace inst util_reduced_logic_0 -pg 1 -lvl 9 -x 4600 -y 550 -defaultsOSRD
preplace inst util_reduced_logic_1 -pg 1 -lvl 9 -x 4600 -y 810 -defaultsOSRD
preplace inst util_reduced_logic_2 -pg 1 -lvl 9 -x 4600 -y 670 -defaultsOSRD
preplace inst xlconcat_3 -pg 1 -lvl 8 -x 4360 -y 970 -defaultsOSRD
preplace inst emmetcore_0 -pg 1 -lvl 4 -x 2060 -y 1040 -defaultsOSRD
preplace inst axis_vio_0 -pg 1 -lvl 2 -x 800 -y 740 -defaultsOSRD
preplace inst program_dummy_0 -pg 1 -lvl 2 -x 800 -y 910 -defaultsOSRD
preplace inst clk_wizard_1 -pg 1 -lvl 1 -x 160 -y 870 -defaultsOSRD
preplace inst emb_fifo_gen_0 -pg 1 -lvl 3 -x 1250 -y 1000 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 2 -x 800 -y 480 -defaultsOSRD
preplace inst emb_fifo_gen_1 -pg 1 -lvl 4 -x 2060 -y 570 -defaultsOSRD
preplace inst axis_ila_0 -pg 1 -lvl 5 -x 2670 -y 1070 -defaultsOSRD
preplace inst selector_0 -pg 1 -lvl 3 -x 1250 -y 630 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 2 -x 800 -y 370 -defaultsOSRD
preplace netloc axis_vio_0_probe_out0 1 2 2 970J 770 1750J
preplace netloc axis_vio_0_probe_out1 1 1 4 650 830 950 780 N 780 2290
preplace netloc bufg_gt_0_usrclk 1 2 5 1070 830 1770 810 2520 800 2980 550 3590
preplace netloc bufg_gt_1_usrclk 1 3 4 1810 370 N 370 2950 1190 3630
preplace netloc clk_wizard_0_clk_out1 1 3 4 1860 850 2350 830 2920J 1200 3650J
preplace netloc clk_wizard_1_clk_out1 1 1 3 630 650 1020 750 1770
preplace netloc emb_fifo_gen_0_dout 1 2 3 1080 1170 1760J 860 2320
preplace netloc emb_fifo_gen_0_empty 1 1 2 640 1010 N
preplace netloc emmetcore_0_error_flag 1 4 1 2470 950n
preplace netloc emmetcore_0_rx_data 1 3 2 1730 350 2260
preplace netloc emmetcore_0_rx_gearboxslip 1 4 2 2510J 780 2990
preplace netloc emmetcore_0_rx_polarity 1 4 2 2530 810 N
preplace netloc emmetcore_0_rx_valid 1 3 2 1720 340 2270
preplace netloc emmetcore_0_tx_header_out 1 4 2 2490J 730 2800
preplace netloc emmetcore_0_tx_ready 1 2 3 1060 800 N 800 2280
preplace netloc emmetcore_0_tx_sequence_out 1 4 2 2500J 740 2810
preplace netloc emmetcore_0_tx_userdata_out 1 4 2 2480J 720 2790
preplace netloc gt_bridge_ip_0_ch0_rxdatavalid_ext 1 3 3 1840 830 2330J 750 2960
preplace netloc gt_bridge_ip_0_ch0_rxheadervalid_ext 1 3 3 1850 840 2460J 790 N
preplace netloc gt_bridge_ip_0_ch0_txdata 1 6 1 3460 260n
preplace netloc gt_bridge_ip_0_ch0_txuserrdy 1 6 1 3470 280n
preplace netloc gt_bridge_ip_0_gt_ilo_reset 1 6 1 3540 790n
preplace netloc gt_bridge_ip_0_gt_pll_reset 1 6 1 3610 640n
preplace netloc gt_bridge_ip_0_pcie_rstb 1 6 1 3620 720n
preplace netloc gt_bridge_ip_0_rx_resetdone_out 1 3 4 1800 360 2450J 380 NJ 380 3430
preplace netloc gt_bridge_ip_0_tx_resetdone_out 1 3 4 1820 380 2440J 390 NJ 390 3440
preplace netloc gt_quad_base_0_ch0_iloresetdone 1 7 1 4190 640n
preplace netloc gt_quad_base_0_ch0_phystatus 1 7 1 4150 720n
preplace netloc gt_quad_base_0_ch0_rxdata 1 6 1 3490 380n
preplace netloc gt_quad_base_0_ch0_rxdatavalid 1 6 1 3500 400n
preplace netloc gt_quad_base_0_ch0_rxheader 1 6 1 3600 420n
preplace netloc gt_quad_base_0_ch0_rxoutclk 1 4 4 2540 1320 NJ 1320 NJ 1320 4090
preplace netloc gt_quad_base_0_ch0_txoutclk 1 4 4 2550 1310 NJ 1310 NJ 1310 4110
preplace netloc gt_quad_base_0_ch1_iloresetdone 1 7 1 4180 660n
preplace netloc gt_quad_base_0_ch1_phystatus 1 7 1 4140 740n
preplace netloc gt_quad_base_0_ch2_iloresetdone 1 7 1 4170 680n
preplace netloc gt_quad_base_0_ch2_phystatus 1 7 1 4130 760n
preplace netloc gt_quad_base_0_ch3_iloresetdone 1 7 1 4160 700n
preplace netloc gt_quad_base_0_ch3_phystatus 1 7 1 4120 780n
preplace netloc gt_quad_base_0_gtpowergood 1 3 5 1830 820 N 820 2930 1240 NJ 1240 4100
preplace netloc gt_quad_base_0_hsclk0_lcplllock 1 7 1 N 540
preplace netloc gt_quad_base_0_hsclk0_rplllock 1 7 1 4210 580n
preplace netloc gt_quad_base_0_hsclk1_lcplllock 1 7 1 N 560
preplace netloc gt_quad_base_0_hsclk1_rplllock 1 7 1 4200 600n
preplace netloc inverter_0_rx_data_out 1 3 3 1780 770 2340J 770 2970
preplace netloc inverter_0_rx_header_out 1 3 3 1790 790 2450J 760 2990
preplace netloc util_ds_buf_0_IBUF_OUT 1 4 3 2260J 1330 NJ 1330 3640
preplace netloc util_reduced_logic_0_Res 1 5 5 2980 1260 NJ 1260 NJ 1260 NJ 1260 4760
preplace netloc util_reduced_logic_1_Res 1 5 5 2970 1270 NJ 1270 NJ 1270 NJ 1270 4740
preplace netloc util_reduced_logic_2_Res 1 5 5 2960 1280 NJ 1280 NJ 1280 NJ 1280 4750
preplace netloc util_vector_logic_1_Res 1 2 3 NJ 480 1740 390 2360
preplace netloc xlconcat_0_dout 1 8 1 N 550
preplace netloc xlconcat_1_dout 1 8 1 N 670
preplace netloc xlconcat_2_dout 1 8 1 N 810
preplace netloc xlconcat_3_dout 1 5 4 2990 1250 NJ 1250 NJ 1250 4460
preplace netloc Net 1 2 1 960J 670n
preplace netloc emb_fifo_gen_1_empty 1 1 4 650 640 1050J 730 1780J 760 2300
preplace netloc emb_fifo_gen_1_dout 1 2 3 1080J 740 1790J 750 2310
preplace netloc program_dummy_0_data 1 2 1 1030 590n
preplace netloc program_dummy_0_valid 1 2 1 1040 610n
preplace netloc selector_0_valid_selected 1 2 2 1050 790 1420
preplace netloc selector_0_data_selected 1 2 2 1080 810 1430
preplace netloc util_vector_logic_2_Res 1 2 1 1060 370n
preplace netloc axis_vio_0_probe_out3 1 2 2 960 760 1750J
preplace netloc CLK_IN1_D_0_1 1 0 4 N 1290 N 1290 N 1290 1420
preplace netloc CLK_IN1_D_1_1 1 0 1 N 870
preplace netloc CLK_IN_D_0_1 1 0 4 N 1170 N 1170 950 1260 N
preplace netloc gt_bridge_ip_0_GT_RX0 1 6 1 3480 360n
preplace netloc gt_bridge_ip_0_GT_TX0 1 6 1 3450 240n
preplace netloc gt_quad_base_0_GT_Serial 1 7 3 4210 480 N 480 N
levelinfo -pg 1 -60 160 800 1250 2060 2670 3210 3870 4360 4600 4780
pagesize -pg 1 -db -bbox -sgen -210 -350 4930 3220
"
}
0
