Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Feb 23 22:17:26 2023
| Host         : guido-UM690 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file ebaz4205_wrapper_timing_summary_routed.rpt -pb ebaz4205_wrapper_timing_summary_routed.pb -rpx ebaz4205_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ebaz4205_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-7   Critical Warning  No common node between related clocks                             2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       163         
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  2           
LUTAR-1    Warning           LUT drives async reset alert                                      2           
PDRC-190   Warning           Suboptimally placed synchronized register chain                   1           
TIMING-9   Warning           Unknown CDC Logic                                                 1           
TIMING-16  Warning           Large setup violation                                             99          
TIMING-18  Warning           Missing input or output delay                                     19          
ULMTCS-1   Warning           Control Sets use limits recommend reduction                       1           
XDCB-5     Warning           Runtime inefficient way to find pin objects                       1           
RTGT-1     Advisory          RAM retargeting possibility                                       2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (163)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (381)
5. checking no_input_delay (21)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (163)
--------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: ENET0_GMII_RX_CLK_0 (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ENET0_GMII_TX_CLK_0 (HIGH)

 There are 151 register/latch pins with no clock driven by root clock pin: ebaz4205_i/DivideBy2_50MHz/inst/clk_track_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (381)
--------------------------------------------------
 There are 381 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -31.946     -858.297                    100                41370        0.052        0.000                      0                40947        0.333        0.000                       0                 18062  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk_fpga_0                  {0.000 5.000}        10.000          100.000         
  I                         {0.000 1.000}        2.000           500.000         
    axi_dynclk_0_PXL_CLK_O  {0.000 4.000}        10.000          100.000         
  mmcm_fbclk_out            {0.000 5.000}        10.000          100.000         
clk_fpga_1                  {0.000 7.812}        15.625          64.000          
clk_fpga_2                  {0.000 3.438}        6.875           145.455         
clk_fpga_3                  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                       -0.011       -0.011                      1                 6333        0.065        0.000                      0                 6333        2.500        0.000                       0                  3137  
  I                                                                                                                                                                           0.333        0.000                       0                    11  
    axi_dynclk_0_PXL_CLK_O        1.057        0.000                      0                 5374        0.106        0.000                      0                 5374        3.020        0.000                       0                  2843  
  mmcm_fbclk_out                                                                                                                                                              8.751        0.000                       0                     2  
clk_fpga_1                        3.878        0.000                      0                23498        0.052        0.000                      0                23498        6.562        0.000                       0                  9890  
clk_fpga_2                        0.479        0.000                      0                 5623        0.065        0.000                      0                 5623        2.188        0.000                       0                  2179  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1              clk_fpga_0                  -31.946     -441.588                     33                  177        0.111        0.000                      0                   33  
clk_fpga_1              axi_dynclk_0_PXL_CLK_O       14.065        0.000                      0                   42                                                                        
clk_fpga_2              axi_dynclk_0_PXL_CLK_O        5.247        0.000                      0                   25                                                                        
clk_fpga_0              clk_fpga_1                   -7.752     -416.698                     66                  232        0.086        0.000                      0                   66  
axi_dynclk_0_PXL_CLK_O  clk_fpga_1                    7.914        0.000                      0                   34                                                                        
axi_dynclk_0_PXL_CLK_O  clk_fpga_2                    8.191        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.808        0.000                      0                    5        1.923        0.000                      0                    5  
**async_default**  clk_fpga_2         clk_fpga_2               2.942        0.000                      0                   79        0.482        0.000                      0                   79  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.011ns,  Total Violation       -0.011ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.011ns  (required time - arrival time)
  Source:                 ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.718ns  (logic 0.966ns (9.941%)  route 8.752ns (90.059%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.671     2.979    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X13Y52         FDRE                                         r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.419     3.398 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=131, routed)         5.793     9.191    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc[2]
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.299     9.490 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.303     9.794    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[17]_INST_0_i_5_n_0
    SLICE_X32Y48         LUT5 (Prop_lut5_I4_O)        0.124     9.918 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[17]_INST_0_i_1/O
                         net (fo=1, routed)           1.618    11.536    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[17]_INST_0_i_1_n_0
    SLICE_X17Y40         LUT6 (Prop_lut6_I0_O)        0.124    11.660 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[17]_INST_0/O
                         net (fo=1, routed)           1.037    12.697    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X4Y41          SRLC32E                                      r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.550    12.742    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y41          SRLC32E                                      r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism              0.116    12.858    
                         clock uncertainty           -0.154    12.704    
    SLICE_X4Y41          SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.685    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                         -12.697    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.046ns  (logic 1.421ns (15.708%)  route 7.625ns (84.292%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.671     2.979    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X9Y52          FDRE                                         r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456     3.435 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=131, routed)         2.614     6.049    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/Q[1]
    SLICE_X17Y57         LUT4 (Prop_lut4_I0_O)        0.150     6.199 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rdata[24]_INST_0_i_2/O
                         net (fo=25, routed)          1.051     7.250    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_atarget_enc_reg[1]
    SLICE_X14Y52         LUT5 (Prop_lut5_I1_O)        0.326     7.576 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.112     8.688    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.812 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.784     9.596    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0_i_1_n_0
    SLICE_X11Y49         LUT2 (Prop_lut2_I1_O)        0.124     9.720 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           0.264     9.984    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X11Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.108 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=39, routed)          1.073    11.182    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X3Y46          LUT2 (Prop_lut2_I0_O)        0.117    11.299 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0/O
                         net (fo=5, routed)           0.726    12.025    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0
    SLICE_X7Y46          FDSE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.506    12.698    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X7Y46          FDSE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
                         clock pessimism              0.116    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X7Y46          FDSE (Setup_fdse_C_CE)      -0.413    12.247    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]
  -------------------------------------------------------------------
                         required time                         12.247    
                         arrival time                         -12.025    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.046ns  (logic 1.421ns (15.708%)  route 7.625ns (84.292%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.671     2.979    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X9Y52          FDRE                                         r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456     3.435 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=131, routed)         2.614     6.049    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/Q[1]
    SLICE_X17Y57         LUT4 (Prop_lut4_I0_O)        0.150     6.199 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rdata[24]_INST_0_i_2/O
                         net (fo=25, routed)          1.051     7.250    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_atarget_enc_reg[1]
    SLICE_X14Y52         LUT5 (Prop_lut5_I1_O)        0.326     7.576 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.112     8.688    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.812 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.784     9.596    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0_i_1_n_0
    SLICE_X11Y49         LUT2 (Prop_lut2_I1_O)        0.124     9.720 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           0.264     9.984    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X11Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.108 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=39, routed)          1.073    11.182    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X3Y46          LUT2 (Prop_lut2_I0_O)        0.117    11.299 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0/O
                         net (fo=5, routed)           0.726    12.025    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0
    SLICE_X7Y46          FDSE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.506    12.698    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X7Y46          FDSE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
                         clock pessimism              0.116    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X7Y46          FDSE (Setup_fdse_C_CE)      -0.413    12.247    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]
  -------------------------------------------------------------------
                         required time                         12.247    
                         arrival time                         -12.025    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.046ns  (logic 1.421ns (15.708%)  route 7.625ns (84.292%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.671     2.979    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X9Y52          FDRE                                         r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456     3.435 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=131, routed)         2.614     6.049    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/Q[1]
    SLICE_X17Y57         LUT4 (Prop_lut4_I0_O)        0.150     6.199 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rdata[24]_INST_0_i_2/O
                         net (fo=25, routed)          1.051     7.250    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_atarget_enc_reg[1]
    SLICE_X14Y52         LUT5 (Prop_lut5_I1_O)        0.326     7.576 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.112     8.688    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.812 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.784     9.596    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0_i_1_n_0
    SLICE_X11Y49         LUT2 (Prop_lut2_I1_O)        0.124     9.720 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           0.264     9.984    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X11Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.108 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=39, routed)          1.073    11.182    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X3Y46          LUT2 (Prop_lut2_I0_O)        0.117    11.299 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0/O
                         net (fo=5, routed)           0.726    12.025    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0
    SLICE_X7Y46          FDSE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.506    12.698    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X7Y46          FDSE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                         clock pessimism              0.116    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X7Y46          FDSE (Setup_fdse_C_CE)      -0.413    12.247    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]
  -------------------------------------------------------------------
                         required time                         12.247    
                         arrival time                         -12.025    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.379ns  (logic 0.842ns (8.978%)  route 8.537ns (91.022%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.671     2.979    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X13Y52         FDRE                                         r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.419     3.398 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=131, routed)         6.011     9.409    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc[2]
    SLICE_X34Y51         LUT6 (Prop_lut6_I1_O)        0.299     9.708 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.249    10.957    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[2]_INST_0_i_1_n_0
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.081 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[2]_INST_0/O
                         net (fo=1, routed)           1.277    12.358    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X4Y42          SRLC32E                                      r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.550    12.742    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y42          SRLC32E                                      r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism              0.116    12.858    
                         clock uncertainty           -0.154    12.704    
    SLICE_X4Y42          SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.674    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                         -12.358    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.215ns  (logic 0.966ns (10.483%)  route 8.249ns (89.517%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.671     2.979    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X13Y52         FDRE                                         r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.419     3.398 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=131, routed)         5.613     9.011    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc[2]
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.299     9.310 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[16]_INST_0_i_5/O
                         net (fo=1, routed)           0.655     9.966    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[16]_INST_0_i_5_n_0
    SLICE_X32Y49         LUT5 (Prop_lut5_I4_O)        0.124    10.090 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.960    11.049    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[16]_INST_0_i_2_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I3_O)        0.124    11.173 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[16]_INST_0/O
                         net (fo=1, routed)           1.021    12.194    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X4Y44          SRLC32E                                      r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.551    12.743    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y44          SRLC32E                                      r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism              0.116    12.859    
                         clock uncertainty           -0.154    12.705    
    SLICE_X4Y44          SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.675    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -12.194    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.265ns  (logic 1.782ns (19.235%)  route 7.483ns (80.765%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.671     2.979    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X9Y52          FDRE                                         r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456     3.435 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=131, routed)         2.614     6.049    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/Q[1]
    SLICE_X17Y57         LUT4 (Prop_lut4_I0_O)        0.150     6.199 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rdata[24]_INST_0_i_2/O
                         net (fo=25, routed)          1.051     7.250    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_atarget_enc_reg[1]
    SLICE_X14Y52         LUT5 (Prop_lut5_I1_O)        0.326     7.576 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.112     8.688    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.812 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.784     9.596    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0_i_1_n_0
    SLICE_X11Y49         LUT2 (Prop_lut2_I1_O)        0.124     9.720 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           0.264     9.984    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X11Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.108 f  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=39, routed)          1.356    11.464    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X3Y45          LUT3 (Prop_lut3_I2_O)        0.152    11.616 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4/O
                         net (fo=1, routed)           0.301    11.918    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I1_O)        0.326    12.244 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2/O
                         net (fo=1, routed)           0.000    12.244    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2_n_0
    SLICE_X3Y47          FDSE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.552    12.744    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X3Y47          FDSE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/C
                         clock pessimism              0.116    12.860    
                         clock uncertainty           -0.154    12.706    
    SLICE_X3Y47          FDSE (Setup_fdse_C_D)        0.029    12.735    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]
  -------------------------------------------------------------------
                         required time                         12.735    
                         arrival time                         -12.244    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.813ns  (logic 1.421ns (16.124%)  route 7.392ns (83.876%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.671     2.979    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X9Y52          FDRE                                         r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456     3.435 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=131, routed)         2.614     6.049    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/Q[1]
    SLICE_X17Y57         LUT4 (Prop_lut4_I0_O)        0.150     6.199 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rdata[24]_INST_0_i_2/O
                         net (fo=25, routed)          1.051     7.250    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_atarget_enc_reg[1]
    SLICE_X14Y52         LUT5 (Prop_lut5_I1_O)        0.326     7.576 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.112     8.688    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.812 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.784     9.596    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0_i_1_n_0
    SLICE_X11Y49         LUT2 (Prop_lut2_I1_O)        0.124     9.720 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           0.264     9.984    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X11Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.108 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=39, routed)          1.073    11.182    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X3Y46          LUT2 (Prop_lut2_I0_O)        0.117    11.299 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0/O
                         net (fo=5, routed)           0.493    11.792    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0
    SLICE_X3Y47          FDSE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.552    12.744    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X3Y47          FDSE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/C
                         clock pessimism              0.116    12.860    
                         clock uncertainty           -0.154    12.706    
    SLICE_X3Y47          FDSE (Setup_fdse_C_CE)      -0.413    12.293    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                         -11.792    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.813ns  (logic 1.421ns (16.124%)  route 7.392ns (83.876%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.671     2.979    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X9Y52          FDRE                                         r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456     3.435 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=131, routed)         2.614     6.049    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/Q[1]
    SLICE_X17Y57         LUT4 (Prop_lut4_I0_O)        0.150     6.199 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rdata[24]_INST_0_i_2/O
                         net (fo=25, routed)          1.051     7.250    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_atarget_enc_reg[1]
    SLICE_X14Y52         LUT5 (Prop_lut5_I1_O)        0.326     7.576 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.112     8.688    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.812 f  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.784     9.596    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0_i_1_n_0
    SLICE_X11Y49         LUT2 (Prop_lut2_I1_O)        0.124     9.720 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           0.264     9.984    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X11Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.108 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=39, routed)          1.073    11.182    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X3Y46          LUT2 (Prop_lut2_I0_O)        0.117    11.299 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0/O
                         net (fo=5, routed)           0.493    11.792    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0
    SLICE_X3Y47          FDSE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.552    12.744    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X3Y47          FDSE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/C
                         clock pessimism              0.116    12.860    
                         clock uncertainty           -0.154    12.706    
    SLICE_X3Y47          FDSE (Setup_fdse_C_CE)      -0.413    12.293    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                         -11.792    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.115ns  (logic 0.966ns (10.598%)  route 8.149ns (89.402%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.671     2.979    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X13Y52         FDRE                                         r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.419     3.398 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=131, routed)         5.321     8.719    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc[2]
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.299     9.018 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.745     9.763    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[5]_INST_0_i_5_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I4_O)        0.124     9.887 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[5]_INST_0_i_1/O
                         net (fo=1, routed)           1.286    11.172    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[5]_INST_0_i_1_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.296 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[5]_INST_0/O
                         net (fo=1, routed)           0.797    12.094    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X6Y41          SRLC32E                                      r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.505    12.697    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y41          SRLC32E                                      r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism              0.116    12.813    
                         clock uncertainty           -0.154    12.659    
    SLICE_X6Y41          SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.640    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         12.640    
                         arrival time                         -12.094    
  -------------------------------------------------------------------
                         slack                                  0.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.103%)  route 0.244ns (53.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.567     0.908    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X6Y49          FDRE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[23]/Q
                         net (fo=1, routed)           0.244     1.316    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[23]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.361 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.361    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[23]_i_1__0_n_0
    SLICE_X6Y50          FDRE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.834     1.204    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X6Y50          FDRE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[23]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.121     1.296    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.908%)  route 0.258ns (58.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.584     0.925    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[28]/Q
                         net (fo=1, routed)           0.258     1.323    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[28]
    SLICE_X1Y48          LUT3 (Prop_lut3_I2_O)        0.045     1.368 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[28]_i_1__0/O
                         net (fo=1, routed)           0.000     1.368    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[28]_i_1__0_n_0
    SLICE_X1Y48          FDRE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.852     1.222    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y48          FDRE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.107     1.300    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.156%)  route 0.171ns (54.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.560     0.901    ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X35Y12         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/Q
                         net (fo=2, routed)           0.171     1.213    ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[8]
    RAMB36_X2Y2          RAMB36E1                                     r  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.869     1.239    ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X2Y2          RAMB36E1                                     r  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
                         clock pessimism             -0.282     0.957    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.140    ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.274ns (61.798%)  route 0.169ns (38.202%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.557     0.898    ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y57         FDRE                                         r  ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y57         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4_reg[19]/Q
                         net (fo=2, routed)           0.169     1.231    ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/data8[13]
    SLICE_X22Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.276 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rdata[19]_i_3/O
                         net (fo=1, routed)           0.000     1.276    ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rdata[19]_i_3_n_0
    SLICE_X22Y57         MUXF7 (Prop_muxf7_I1_O)      0.065     1.341 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rdata_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.341    ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/reg_data_out[19]
    SLICE_X22Y57         FDRE                                         r  ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.826     1.196    ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y57         FDRE                                         r  ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y57         FDRE (Hold_fdre_C_D)         0.105     1.267    ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.410%)  route 0.262ns (55.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.567     0.908    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X6Y49          FDRE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[21]/Q
                         net (fo=1, routed)           0.262     1.333    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[21]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.378 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[21]_i_1__0/O
                         net (fo=1, routed)           0.000     1.378    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[21]_i_1__0_n_0
    SLICE_X6Y50          FDRE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.834     1.204    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X6Y50          FDRE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[21]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.120     1.295    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.359%)  route 0.192ns (57.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.561     0.902    ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y47         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=116, routed)         0.192     1.234    ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X21Y47         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.831     1.201    ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X21Y47         FDRE (Hold_fdre_C_R)        -0.018     1.149    ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.359%)  route 0.192ns (57.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.561     0.902    ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y47         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=116, routed)         0.192     1.234    ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X21Y47         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.831     1.201    ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X21Y47         FDRE (Hold_fdre_C_R)        -0.018     1.149    ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.248ns (53.801%)  route 0.213ns (46.199%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.558     0.899    ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y55         FDRE                                         r  ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y55         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2_reg[25]/Q
                         net (fo=2, routed)           0.213     1.253    ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/data10[9]
    SLICE_X19Y55         LUT5 (Prop_lut5_I1_O)        0.045     1.298 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rdata[25]_i_2/O
                         net (fo=1, routed)           0.000     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rdata[25]_i_2_n_0
    SLICE_X19Y55         MUXF7 (Prop_muxf7_I0_O)      0.062     1.360 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rdata_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     1.360    ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/reg_data_out[25]
    SLICE_X19Y55         FDRE                                         r  ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.830     1.200    ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y55         FDRE                                         r  ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X19Y55         FDRE (Hold_fdre_C_D)         0.105     1.271    ebaz4205_i/HDMI/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.919%)  route 0.171ns (51.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.559     0.900    ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X34Y13         FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[3]/Q
                         net (fo=2, routed)           0.171     1.235    ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg_n_0_[3]
    RAMB36_X2Y2          RAMB36E1                                     r  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.872     1.242    ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X2Y2          RAMB36E1                                     r  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKBWRCLK
                         clock pessimism             -0.282     0.960    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.143    ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.227ns (50.109%)  route 0.226ns (49.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.567     0.908    ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y48          FDRE                                         r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.128     1.036 r  ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.226     1.262    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[24]
    SLICE_X7Y50          LUT4 (Prop_lut4_I3_O)        0.099     1.361 r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000     1.361    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X7Y50          FDRE                                         r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.834     1.204    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X7Y50          FDRE                                         r  ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.092     1.267    ebaz4205_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2      ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2      ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_12/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y11     ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y11     ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y11     ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y11     ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y40     ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y40     ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y11     ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y11     ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y11     ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y11     ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y40     ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y40     ebaz4205_i/HDMI/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y74     ebaz4205_i/HDMI/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y73     ebaz4205_i/HDMI/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y98     ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y97     ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y96     ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y95     ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y92     ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y91     ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     BUFIO/I             n/a            1.666         2.000       0.334      BUFIO_X0Y5       ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFIO_inst/I
Min Period  n/a     BUFR/I              n/a            1.666         2.000       0.334      BUFR_X0Y5        ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.000       211.360    MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        1.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 0.965ns (10.763%)  route 8.001ns (89.237%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.456ns = ( 15.456 - 10.000 ) 
    Source Clock Delay      (SCD):    6.030ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.874     6.030    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X23Y76         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDRE (Prop_fdre_C_Q)         0.419     6.449 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=434, routed)         8.001    14.450    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_addr_out[0]
    SLICE_X28Y92         LUT6 (Prop_lut6_I4_O)        0.299    14.749 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_3__0/O
                         net (fo=1, routed)           0.000    14.749    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_3__0_n_0
    SLICE_X28Y92         MUXF7 (Prop_muxf7_I1_O)      0.247    14.996 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_i_1__0/O
                         net (fo=1, routed)           0.000    14.996    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_0
    SLICE_X28Y92         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.826    15.456    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X28Y92         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]/C
                         clock pessimism              0.550    16.006    
                         clock uncertainty           -0.066    15.940    
    SLICE_X28Y92         FDRE (Setup_fdre_C_D)        0.113    16.053    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]
  -------------------------------------------------------------------
                         required time                         16.053    
                         arrival time                         -14.996    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][11]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.928ns  (logic 0.605ns (7.631%)  route 7.323ns (92.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 15.460 - 10.000 ) 
    Source Clock Delay      (SCD):    6.040ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.884     6.040    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X31Y65         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456     6.496 f  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          2.962     9.458    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.149     9.607 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1133, routed)        4.361    13.968    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X22Y98         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.830    15.460    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y98         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][11]/C
                         clock pessimism              0.550    16.010    
                         clock uncertainty           -0.066    15.944    
    SLICE_X22Y98         FDRE (Setup_fdre_C_R)       -0.637    15.307    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][11]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                         -13.968    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][24]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.928ns  (logic 0.605ns (7.631%)  route 7.323ns (92.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 15.460 - 10.000 ) 
    Source Clock Delay      (SCD):    6.040ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.884     6.040    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X31Y65         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456     6.496 f  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          2.962     9.458    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.149     9.607 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1133, routed)        4.361    13.968    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X22Y98         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.830    15.460    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y98         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][24]/C
                         clock pessimism              0.550    16.010    
                         clock uncertainty           -0.066    15.944    
    SLICE_X22Y98         FDRE (Setup_fdre_C_R)       -0.637    15.307    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][24]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                         -13.968    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][27]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.928ns  (logic 0.605ns (7.631%)  route 7.323ns (92.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 15.460 - 10.000 ) 
    Source Clock Delay      (SCD):    6.040ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.884     6.040    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X31Y65         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456     6.496 f  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          2.962     9.458    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.149     9.607 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1133, routed)        4.361    13.968    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X22Y98         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.830    15.460    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y98         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][27]/C
                         clock pessimism              0.550    16.010    
                         clock uncertainty           -0.066    15.944    
    SLICE_X22Y98         FDRE (Setup_fdre_C_R)       -0.637    15.307    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][27]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                         -13.968    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][7]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.928ns  (logic 0.605ns (7.631%)  route 7.323ns (92.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 15.460 - 10.000 ) 
    Source Clock Delay      (SCD):    6.040ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.884     6.040    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X31Y65         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456     6.496 f  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          2.962     9.458    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.149     9.607 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1133, routed)        4.361    13.968    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X22Y98         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.830    15.460    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y98         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][7]/C
                         clock pessimism              0.550    16.010    
                         clock uncertainty           -0.066    15.944    
    SLICE_X22Y98         FDRE (Setup_fdre_C_R)       -0.637    15.307    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][7]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                         -13.968    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.368ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][11]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.899ns  (logic 0.605ns (7.659%)  route 7.294ns (92.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 15.460 - 10.000 ) 
    Source Clock Delay      (SCD):    6.040ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.884     6.040    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X31Y65         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456     6.496 f  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          2.962     9.458    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.149     9.607 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1133, routed)        4.332    13.939    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X23Y99         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.830    15.460    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X23Y99         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][11]/C
                         clock pessimism              0.550    16.010    
                         clock uncertainty           -0.066    15.944    
    SLICE_X23Y99         FDRE (Setup_fdre_C_R)       -0.637    15.307    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][11]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                         -13.939    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.368ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][24]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.899ns  (logic 0.605ns (7.659%)  route 7.294ns (92.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 15.460 - 10.000 ) 
    Source Clock Delay      (SCD):    6.040ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.884     6.040    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X31Y65         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456     6.496 f  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          2.962     9.458    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.149     9.607 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1133, routed)        4.332    13.939    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X23Y99         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.830    15.460    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X23Y99         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][24]/C
                         clock pessimism              0.550    16.010    
                         clock uncertainty           -0.066    15.944    
    SLICE_X23Y99         FDRE (Setup_fdre_C_R)       -0.637    15.307    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][24]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                         -13.939    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][11]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 0.605ns (7.764%)  route 7.187ns (92.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 15.460 - 10.000 ) 
    Source Clock Delay      (SCD):    6.040ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.884     6.040    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X31Y65         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456     6.496 f  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          2.962     9.458    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.149     9.607 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1133, routed)        4.225    13.832    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X25Y98         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.830    15.460    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X25Y98         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][11]/C
                         clock pessimism              0.550    16.010    
                         clock uncertainty           -0.066    15.944    
    SLICE_X25Y98         FDRE (Setup_fdre_C_R)       -0.637    15.307    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][11]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                         -13.832    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][24]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 0.605ns (7.764%)  route 7.187ns (92.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 15.460 - 10.000 ) 
    Source Clock Delay      (SCD):    6.040ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.884     6.040    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X31Y65         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456     6.496 f  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          2.962     9.458    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.149     9.607 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1133, routed)        4.225    13.832    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X25Y98         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.830    15.460    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X25Y98         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][24]/C
                         clock pessimism              0.550    16.010    
                         clock uncertainty           -0.066    15.944    
    SLICE_X25Y98         FDRE (Setup_fdre_C_R)       -0.637    15.307    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][24]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                         -13.832    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][27]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 0.605ns (7.764%)  route 7.187ns (92.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 15.460 - 10.000 ) 
    Source Clock Delay      (SCD):    6.040ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.666     2.974    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.884     6.040    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X31Y65         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456     6.496 f  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          2.962     9.458    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X36Y80         LUT1 (Prop_lut1_I0_O)        0.149     9.607 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1133, routed)        4.225    13.832    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X25Y98         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.477    12.669    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.830    15.460    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X25Y98         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][27]/C
                         clock pessimism              0.550    16.010    
                         clock uncertainty           -0.066    15.944    
    SLICE_X25Y98         FDRE (Setup_fdre_C_R)       -0.637    15.307    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][27]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                         -13.832    
  -------------------------------------------------------------------
                         slack                                  1.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][23]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][23]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.286     1.854    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X29Y87         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][23]/Q
                         net (fo=1, routed)           0.054     2.049    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_regs[58]
    SLICE_X28Y87         LUT3 (Prop_lut3_I2_O)        0.045     2.094 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][23]_i_1/O
                         net (fo=1, routed)           0.000     2.094    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][23]_0
    SLICE_X28Y87         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.323     2.390    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X28Y87         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][23]/C
                         clock pessimism             -0.523     1.867    
    SLICE_X28Y87         FDRE (Hold_fdre_C_D)         0.121     1.988    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][23]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][17]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.279     1.847    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X35Y71         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     1.988 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][17]/Q
                         net (fo=1, routed)           0.056     2.044    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49]_2[17]
    SLICE_X34Y71         LUT5 (Prop_lut5_I0_O)        0.045     2.089 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][17]_i_1/O
                         net (fo=1, routed)           0.000     2.089    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][17]_i_1_n_0
    SLICE_X34Y71         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.313     2.380    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X34Y71         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]/C
                         clock pessimism             -0.520     1.860    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.120     1.980    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][20]/C
                            (rising edge-triggered cell FDSE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][20]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.280     1.848    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X31Y79         FDSE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDSE (Prop_fdse_C_Q)         0.141     1.989 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][20]/Q
                         net (fo=2, routed)           0.066     2.055    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_regs[183]
    SLICE_X30Y79         LUT3 (Prop_lut3_I2_O)        0.045     2.100 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][20]_i_1/O
                         net (fo=1, routed)           0.000     2.100    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][20]_0
    SLICE_X30Y79         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.316     2.383    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X30Y79         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][20]/C
                         clock pessimism             -0.522     1.861    
    SLICE_X30Y79         FDRE (Hold_fdre_C_D)         0.121     1.982    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][20]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][1]/C
                            (rising edge-triggered cell FDSE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][1]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.258     1.826    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X39Y81         FDSE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDSE (Prop_fdse_C_Q)         0.141     1.967 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][1]/Q
                         net (fo=2, routed)           0.066     2.033    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][9][1]
    SLICE_X38Y81         LUT3 (Prop_lut3_I2_O)        0.045     2.078 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][1]_i_1/O
                         net (fo=1, routed)           0.000     2.078    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][1]_0
    SLICE_X38Y81         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.291     2.358    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X38Y81         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][1]/C
                         clock pessimism             -0.519     1.839    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.121     1.960    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][1]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][22]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][22]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.263     1.831    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X39Y88         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141     1.972 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][22]/Q
                         net (fo=2, routed)           0.066     2.038    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[982]
    SLICE_X38Y88         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.298     2.365    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X38Y88         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][22]/C
                         clock pessimism             -0.521     1.844    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.076     1.920    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][22]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.265     1.833    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y53         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     2.029    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X39Y53         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.300     2.367    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y53         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.534     1.833    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.076     1.909    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][34]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.278     1.846    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X23Y76         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDRE (Prop_fdre_C_Q)         0.141     1.987 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]/Q
                         net (fo=1, routed)           0.056     2.042    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[34]
    SLICE_X23Y76         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][34]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.312     2.379    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X23Y76         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][34]/C
                         clock pessimism             -0.533     1.846    
    SLICE_X23Y76         FDRE (Hold_fdre_C_D)         0.076     1.922    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][34]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.277     1.845    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X27Y75         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         FDRE (Prop_fdre_C_Q)         0.141     1.986 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][8]/Q
                         net (fo=1, routed)           0.056     2.041    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[8]
    SLICE_X27Y75         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.311     2.378    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X27Y75         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][8]/C
                         clock pessimism             -0.533     1.845    
    SLICE_X27Y75         FDRE (Hold_fdre_C_D)         0.076     1.921    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][18]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.281     1.849    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X33Y69         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141     1.990 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]/Q
                         net (fo=1, routed)           0.056     2.045    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[18]
    SLICE_X33Y69         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.316     2.383    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X33Y69         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][18]/C
                         clock pessimism             -0.534     1.849    
    SLICE_X33Y69         FDRE (Hold_fdre_C_D)         0.076     1.925    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][18]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.544     0.885    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.250     1.818    ebaz4205_i/HDMI/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y74         FDPE                                         r  ebaz4205_i/HDMI/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.959 r  ebaz4205_i/HDMI/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.014    ebaz4205_i/HDMI/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y74         FDPE                                         r  ebaz4205_i/HDMI/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.811     1.181    ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    ebaz4205_i/HDMI/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.284     2.351    ebaz4205_i/HDMI/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y74         FDPE                                         r  ebaz4205_i/HDMI/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.533     1.818    
    SLICE_X43Y74         FDPE (Hold_fdpe_C_D)         0.075     1.893    ebaz4205_i/HDMI/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_dynclk_0_PXL_CLK_O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { ebaz4205_i/HDMI/axi_dynclk_0/U0/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y74  ebaz4205_i/HDMI/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y73  ebaz4205_i/HDMI/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y98  ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y97  ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y96  ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y95  ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y92  ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X38Y76  ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X38Y76  ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X38Y76  ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X38Y76  ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X30Y75  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X30Y75  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X30Y75  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X30Y75  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X30Y75  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X30Y75  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y76  ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y76  ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y76  ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y76  ebaz4205_i/HDMI/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y75  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y75  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y75  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y75  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y75  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y75  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fbclk_out
  To Clock:  mmcm_fbclk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fbclk_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  ebaz4205_i/HDMI/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.559ns  (logic 4.368ns (37.789%)  route 7.191ns (62.211%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 18.392 - 15.625 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.754     3.062    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/CLK
    SLICE_X40Y5          FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456     3.518 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][12]/Q
                         net (fo=2, routed)           1.219     4.737    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/I2
    SLICE_X29Y5          LUT5 (Prop_lut5_I2_O)        0.150     4.887 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           1.122     6.009    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/o5lut_i[12]
    SLICE_X29Y5          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739     6.748 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/O[2]
                         net (fo=2, routed)           0.939     7.687    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[14].lutpairmode0.lutXo6/I2
    SLICE_X28Y5          LUT5 (Prop_lut5_I2_O)        0.331     8.018 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[14].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.873     8.891    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[15].lutpairmode0.lutXo6/I4
    SLICE_X28Y5          LUT6 (Prop_lut6_I4_O)        0.331     9.222 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[15].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     9.222    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[15]
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.598 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.598    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[3].carry_out[3]
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.817 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4/O[0]
                         net (fo=2, routed)           0.724    10.542    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/I3
    SLICE_X27Y7          LUT5 (Prop_lut5_I3_O)        0.321    10.863 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.843    11.705    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[17].lutpairmode0.lutXo6/I4
    SLICE_X27Y7          LUT6 (Prop_lut6_I4_O)        0.326    12.031 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[17].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000    12.031    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[17]
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.581 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.581    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].carry_out[3]
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.820 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[5].gen_carry4.yn.mcy00_CARRY4/O[2]
                         net (fo=1, routed)           1.470    14.291    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/input0_axis_tdata[13]
    SLICE_X41Y7          LUT3 (Prop_lut3_I1_O)        0.330    14.621 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata[13]_i_1/O
                         net (fo=1, routed)           0.000    14.621    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/p_0_in[13]
    SLICE_X41Y7          FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.575    18.392    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X41Y7          FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[13]/C
                         clock pessimism              0.269    18.661    
                         clock uncertainty           -0.237    18.424    
    SLICE_X41Y7          FDRE (Setup_fdre_C_D)        0.075    18.499    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[13]
  -------------------------------------------------------------------
                         required time                         18.499    
                         arrival time                         -14.621    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.139ns  (logic 4.555ns (40.892%)  route 6.584ns (59.108%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 18.312 - 15.625 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.754     3.062    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/CLK
    SLICE_X40Y5          FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456     3.518 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][12]/Q
                         net (fo=2, routed)           1.219     4.737    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/I2
    SLICE_X29Y5          LUT5 (Prop_lut5_I2_O)        0.150     4.887 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           1.122     6.009    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/o5lut_i[12]
    SLICE_X29Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709     6.718 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.718    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[3].carry_out[3]
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.957 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4/O[2]
                         net (fo=2, routed)           0.968     7.925    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[18].lutpairmode0.lutXo6/I2
    SLICE_X28Y6          LUT5 (Prop_lut5_I2_O)        0.331     8.256 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[18].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.898     9.153    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[19].lutpairmode0.lutXo6/I4
    SLICE_X28Y6          LUT6 (Prop_lut6_I4_O)        0.331     9.484 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[19].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     9.484    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[19]
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.860 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.860    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].carry_out[3]
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.079 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[5].gen_carry4.yn.mcy00_CARRY4/O[0]
                         net (fo=2, routed)           0.724    10.804    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[20].lutpairmode0.lutXo6/I3
    SLICE_X27Y8          LUT5 (Prop_lut5_I3_O)        0.321    11.125 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[20].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.705    11.830    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/I4
    SLICE_X27Y8          LUT6 (Prop_lut6_I4_O)        0.326    12.156 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000    12.156    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[21]
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.706 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[5].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.706    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[5].carry_out[3]
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.928 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.xcy00_CARRY4/O[0]
                         net (fo=1, routed)           0.948    13.876    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/input0_axis_tdata[15]
    SLICE_X27Y13         LUT3 (Prop_lut3_I1_O)        0.325    14.201 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata[15]_i_1/O
                         net (fo=1, routed)           0.000    14.201    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/p_0_in[15]
    SLICE_X27Y13         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.494    18.312    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X27Y13         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[15]/C
                         clock pessimism              0.230    18.542    
                         clock uncertainty           -0.237    18.305    
    SLICE_X27Y13         FDRE (Setup_fdre_C_D)        0.075    18.380    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[15]
  -------------------------------------------------------------------
                         required time                         18.380    
                         arrival time                         -14.201    
  -------------------------------------------------------------------
                         slack                                  4.179    

Slack (MET) :             4.189ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.202ns  (logic 4.436ns (39.602%)  route 6.766ns (60.398%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 18.392 - 15.625 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.754     3.062    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/CLK
    SLICE_X40Y5          FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456     3.518 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][12]/Q
                         net (fo=2, routed)           1.219     4.737    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/I2
    SLICE_X29Y5          LUT5 (Prop_lut5_I2_O)        0.150     4.887 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           1.122     6.009    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/o5lut_i[12]
    SLICE_X29Y5          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739     6.748 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/O[2]
                         net (fo=2, routed)           0.939     7.687    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[14].lutpairmode0.lutXo6/I2
    SLICE_X28Y5          LUT5 (Prop_lut5_I2_O)        0.331     8.018 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[14].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.873     8.891    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[15].lutpairmode0.lutXo6/I4
    SLICE_X28Y5          LUT6 (Prop_lut6_I4_O)        0.331     9.222 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[15].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     9.222    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[15]
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.598 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.598    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[3].carry_out[3]
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.817 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4/O[0]
                         net (fo=2, routed)           0.724    10.542    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/I3
    SLICE_X27Y7          LUT5 (Prop_lut5_I3_O)        0.321    10.863 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.843    11.705    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[17].lutpairmode0.lutXo6/I4
    SLICE_X27Y7          LUT6 (Prop_lut6_I4_O)        0.326    12.031 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[17].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000    12.031    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[17]
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.581 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.581    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].carry_out[3]
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.915 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[5].gen_carry4.yn.mcy00_CARRY4/O[1]
                         net (fo=1, routed)           1.045    13.961    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/input0_axis_tdata[12]
    SLICE_X41Y7          LUT3 (Prop_lut3_I1_O)        0.303    14.264 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata[12]_i_1/O
                         net (fo=1, routed)           0.000    14.264    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/p_0_in[12]
    SLICE_X41Y7          FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.575    18.392    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X41Y7          FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[12]/C
                         clock pessimism              0.269    18.661    
                         clock uncertainty           -0.237    18.424    
    SLICE_X41Y7          FDRE (Setup_fdre_C_D)        0.029    18.453    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                         18.453    
                         arrival time                         -14.264    
  -------------------------------------------------------------------
                         slack                                  4.189    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.076ns  (logic 4.351ns (39.283%)  route 6.725ns (60.717%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 18.314 - 15.625 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.754     3.062    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/CLK
    SLICE_X40Y5          FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456     3.518 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][12]/Q
                         net (fo=2, routed)           1.219     4.737    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/I2
    SLICE_X29Y5          LUT5 (Prop_lut5_I2_O)        0.150     4.887 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           1.122     6.009    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/o5lut_i[12]
    SLICE_X29Y5          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739     6.748 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/O[2]
                         net (fo=2, routed)           0.939     7.687    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[14].lutpairmode0.lutXo6/I2
    SLICE_X28Y5          LUT5 (Prop_lut5_I2_O)        0.331     8.018 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[14].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.873     8.891    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[15].lutpairmode0.lutXo6/I4
    SLICE_X28Y5          LUT6 (Prop_lut6_I4_O)        0.331     9.222 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[15].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     9.222    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[15]
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.598 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.598    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[3].carry_out[3]
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.817 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4/O[0]
                         net (fo=2, routed)           0.724    10.542    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/I3
    SLICE_X27Y7          LUT5 (Prop_lut5_I3_O)        0.321    10.863 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.843    11.705    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[17].lutpairmode0.lutXo6/I4
    SLICE_X27Y7          LUT6 (Prop_lut6_I4_O)        0.326    12.031 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[17].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000    12.031    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[17]
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.581 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.581    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].carry_out[3]
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.804 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[5].gen_carry4.yn.mcy00_CARRY4/O[0]
                         net (fo=1, routed)           1.005    13.809    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/input0_axis_tdata[11]
    SLICE_X29Y9          LUT3 (Prop_lut3_I1_O)        0.329    14.138 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata[11]_i_1/O
                         net (fo=1, routed)           0.000    14.138    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/p_0_in[11]
    SLICE_X29Y9          FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.497    18.315    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X29Y9          FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[11]/C
                         clock pessimism              0.230    18.545    
                         clock uncertainty           -0.237    18.308    
    SLICE_X29Y9          FDRE (Setup_fdre_C_D)        0.075    18.383    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                         18.383    
                         arrival time                         -14.138    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.984ns  (logic 4.418ns (40.221%)  route 6.566ns (59.779%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 18.312 - 15.625 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.754     3.062    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/CLK
    SLICE_X40Y5          FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456     3.518 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][12]/Q
                         net (fo=2, routed)           1.219     4.737    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/I2
    SLICE_X29Y5          LUT5 (Prop_lut5_I2_O)        0.150     4.887 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           1.122     6.009    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/o5lut_i[12]
    SLICE_X29Y5          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739     6.748 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/O[2]
                         net (fo=2, routed)           0.939     7.687    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[14].lutpairmode0.lutXo6/I2
    SLICE_X28Y5          LUT5 (Prop_lut5_I2_O)        0.331     8.018 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[14].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.873     8.891    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[15].lutpairmode0.lutXo6/I4
    SLICE_X28Y5          LUT6 (Prop_lut6_I4_O)        0.331     9.222 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[15].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     9.222    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[15]
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.598 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.598    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[3].carry_out[3]
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.817 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4/O[0]
                         net (fo=2, routed)           0.724    10.542    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/I3
    SLICE_X27Y7          LUT5 (Prop_lut5_I3_O)        0.321    10.863 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.843    11.705    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[17].lutpairmode0.lutXo6/I4
    SLICE_X27Y7          LUT6 (Prop_lut6_I4_O)        0.326    12.031 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[17].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000    12.031    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[17]
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.581 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.581    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].carry_out[3]
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.894 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[5].gen_carry4.yn.mcy00_CARRY4/O[3]
                         net (fo=1, routed)           0.846    13.740    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/input0_axis_tdata[14]
    SLICE_X27Y13         LUT3 (Prop_lut3_I1_O)        0.306    14.046 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata[14]_i_1/O
                         net (fo=1, routed)           0.000    14.046    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/p_0_in[14]
    SLICE_X27Y13         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.494    18.312    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X27Y13         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[14]/C
                         clock pessimism              0.230    18.542    
                         clock uncertainty           -0.237    18.305    
    SLICE_X27Y13         FDRE (Setup_fdre_C_D)        0.032    18.337    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[14]
  -------------------------------------------------------------------
                         required time                         18.337    
                         arrival time                         -14.046    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.302ns  (required time - arrival time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.134ns  (logic 4.159ns (37.353%)  route 6.975ns (62.647%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 18.392 - 15.625 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.754     3.062    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/CLK
    SLICE_X40Y5          FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456     3.518 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/pipe_reg1.shift_part_q_reg[7][12]/Q
                         net (fo=2, routed)           1.219     4.737    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/I2
    SLICE_X29Y5          LUT5 (Prop_lut5_I2_O)        0.150     4.887 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           1.122     6.009    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/o5lut_i[12]
    SLICE_X29Y5          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739     6.748 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/O[2]
                         net (fo=2, routed)           0.939     7.687    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[14].lutpairmode0.lutXo6/I2
    SLICE_X28Y5          LUT5 (Prop_lut5_I2_O)        0.331     8.018 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[14].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.873     8.891    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[15].lutpairmode0.lutXo6/I4
    SLICE_X28Y5          LUT6 (Prop_lut6_I4_O)        0.331     9.222 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[15].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000     9.222    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[15]
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.598 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[3].gen_carry4.yn.mcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.598    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[3].carry_out[3]
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.817 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4/O[0]
                         net (fo=2, routed)           0.724    10.542    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/I3
    SLICE_X27Y7          LUT5 (Prop_lut5_I3_O)        0.321    10.863 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.843    11.705    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[17].lutpairmode0.lutXo6/I4
    SLICE_X27Y7          LUT6 (Prop_lut6_I4_O)        0.326    12.031 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[17].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.000    12.031    ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[17]
    SLICE_X27Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.611 r  ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4/O[2]
                         net (fo=1, routed)           1.255    13.866    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/input0_axis_tdata[9]
    SLICE_X41Y7          LUT3 (Prop_lut3_I1_O)        0.330    14.196 r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata[9]_i_1/O
                         net (fo=1, routed)           0.000    14.196    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/p_0_in[9]
    SLICE_X41Y7          FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.575    18.392    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X41Y7          FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]/C
                         clock pessimism              0.269    18.661    
                         clock uncertainty           -0.237    18.424    
    SLICE_X41Y7          FDRE (Setup_fdre_C_D)        0.075    18.499    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/output_axis_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                         18.499    
                         arrival time                         -14.196    
  -------------------------------------------------------------------
                         slack                                  4.302    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.111ns  (logic 4.658ns (41.923%)  route 6.453ns (58.077%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT2=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 18.302 - 15.625 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.642     2.950    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/aclk
    SLICE_X21Y75         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.456     3.406 f  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[0]/Q
                         net (fo=45, routed)          3.298     6.704    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X21Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.828 f  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[0].ppsub.stageLSB.ma1/O
                         net (fo=2, routed)           0.530     7.359    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[0].ppsub.stageLSB.ma_sig
    SLICE_X20Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.483 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[0].ppsub.stageLSB.muxcy1_i_1/O
                         net (fo=1, routed)           0.000     7.483    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[0].ppsub.stageLSB.muxcy1_i_1_n_0
    SLICE_X20Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.996 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.996    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[7]_3
    SLICE_X20Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.215 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[4].ppsub.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.810     9.025    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[7]_7[4]
    SLICE_X19Y84         LUT2 (Prop_lut2_I1_O)        0.295     9.320 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.320    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0_i_4_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.852 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.852    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.186 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1/O[1]
                         net (fo=1, routed)           0.796    10.982    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[9]
    SLICE_X17Y85         LUT2 (Prop_lut2_I1_O)        0.303    11.285 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_i_1/O
                         net (fo=1, routed)           0.000    11.285    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_i_1_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.686 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.686    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.908 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/O[0]
                         net (fo=3, routed)           1.018    12.926    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[12]
    SLICE_X16Y84         LUT2 (Prop_lut2_I0_O)        0.299    13.225 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.225    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_5_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.738 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.738    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.061 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[1]
                         net (fo=1, routed)           0.000    14.061    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[21]
    SLICE_X16Y85         FDRE                                         r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.485    18.302    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X16Y85         FDRE                                         r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/C
                         clock pessimism              0.230    18.532    
                         clock uncertainty           -0.237    18.295    
    SLICE_X16Y85         FDRE (Setup_fdre_C_D)        0.109    18.404    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                         -14.061    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.351ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.103ns  (logic 4.650ns (41.881%)  route 6.453ns (58.119%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT2=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 18.302 - 15.625 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.642     2.950    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/aclk
    SLICE_X21Y75         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.456     3.406 f  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[0]/Q
                         net (fo=45, routed)          3.298     6.704    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X21Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.828 f  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[0].ppsub.stageLSB.ma1/O
                         net (fo=2, routed)           0.530     7.359    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[0].ppsub.stageLSB.ma_sig
    SLICE_X20Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.483 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[0].ppsub.stageLSB.muxcy1_i_1/O
                         net (fo=1, routed)           0.000     7.483    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[0].ppsub.stageLSB.muxcy1_i_1_n_0
    SLICE_X20Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.996 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.996    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[7]_3
    SLICE_X20Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.215 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[4].ppsub.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.810     9.025    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[7]_7[4]
    SLICE_X19Y84         LUT2 (Prop_lut2_I1_O)        0.295     9.320 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.320    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0_i_4_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.852 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.852    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.186 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1/O[1]
                         net (fo=1, routed)           0.796    10.982    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[9]
    SLICE_X17Y85         LUT2 (Prop_lut2_I1_O)        0.303    11.285 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_i_1/O
                         net (fo=1, routed)           0.000    11.285    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_i_1_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.686 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.686    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.908 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/O[0]
                         net (fo=3, routed)           1.018    12.926    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[12]
    SLICE_X16Y84         LUT2 (Prop_lut2_I0_O)        0.299    13.225 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.225    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_5_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.738 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.738    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.053 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[3]
                         net (fo=1, routed)           0.000    14.053    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[23]
    SLICE_X16Y85         FDRE                                         r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.485    18.302    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X16Y85         FDRE                                         r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/C
                         clock pessimism              0.230    18.532    
                         clock uncertainty           -0.237    18.295    
    SLICE_X16Y85         FDRE (Setup_fdre_C_D)        0.109    18.404    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                         -14.053    
  -------------------------------------------------------------------
                         slack                                  4.351    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.027ns  (logic 4.574ns (41.481%)  route 6.453ns (58.519%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT2=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 18.302 - 15.625 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.642     2.950    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/aclk
    SLICE_X21Y75         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.456     3.406 f  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[0]/Q
                         net (fo=45, routed)          3.298     6.704    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X21Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.828 f  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[0].ppsub.stageLSB.ma1/O
                         net (fo=2, routed)           0.530     7.359    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[0].ppsub.stageLSB.ma_sig
    SLICE_X20Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.483 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[0].ppsub.stageLSB.muxcy1_i_1/O
                         net (fo=1, routed)           0.000     7.483    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[0].ppsub.stageLSB.muxcy1_i_1_n_0
    SLICE_X20Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.996 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.996    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[7]_3
    SLICE_X20Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.215 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[4].ppsub.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.810     9.025    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[7]_7[4]
    SLICE_X19Y84         LUT2 (Prop_lut2_I1_O)        0.295     9.320 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.320    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0_i_4_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.852 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.852    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.186 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1/O[1]
                         net (fo=1, routed)           0.796    10.982    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[9]
    SLICE_X17Y85         LUT2 (Prop_lut2_I1_O)        0.303    11.285 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_i_1/O
                         net (fo=1, routed)           0.000    11.285    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_i_1_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.686 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.686    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.908 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/O[0]
                         net (fo=3, routed)           1.018    12.926    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[12]
    SLICE_X16Y84         LUT2 (Prop_lut2_I0_O)        0.299    13.225 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.225    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_5_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.738 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.738    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.977 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[2]
                         net (fo=1, routed)           0.000    13.977    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[22]
    SLICE_X16Y85         FDRE                                         r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.485    18.302    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X16Y85         FDRE                                         r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]/C
                         clock pessimism              0.230    18.532    
                         clock uncertainty           -0.237    18.295    
    SLICE_X16Y85         FDRE (Setup_fdre_C_D)        0.109    18.404    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                         -13.977    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.007ns  (logic 4.554ns (41.374%)  route 6.453ns (58.626%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT2=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 18.302 - 15.625 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.642     2.950    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/aclk
    SLICE_X21Y75         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.456     3.406 f  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[0]/Q
                         net (fo=45, routed)          3.298     6.704    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X21Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.828 f  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[0].ppsub.stageLSB.ma1/O
                         net (fo=2, routed)           0.530     7.359    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[0].ppsub.stageLSB.ma_sig
    SLICE_X20Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.483 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[0].ppsub.stageLSB.muxcy1_i_1/O
                         net (fo=1, routed)           0.000     7.483    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[0].ppsub.stageLSB.muxcy1_i_1_n_0
    SLICE_X20Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.996 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.996    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[7]_3
    SLICE_X20Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.215 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[7].carrychain[4].ppsub.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.810     9.025    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[7]_7[4]
    SLICE_X19Y84         LUT2 (Prop_lut2_I1_O)        0.295     9.320 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.320    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0_i_4_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.852 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.852    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.186 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__1/O[1]
                         net (fo=1, routed)           0.796    10.982    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[9]
    SLICE_X17Y85         LUT2 (Prop_lut2_I1_O)        0.303    11.285 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_i_1/O
                         net (fo=1, routed)           0.000    11.285    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_i_1_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.686 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.686    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.908 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/O[0]
                         net (fo=3, routed)           1.018    12.926    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[12]
    SLICE_X16Y84         LUT2 (Prop_lut2_I0_O)        0.299    13.225 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.225    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_i_5_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.738 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.738    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.957 r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[0]
                         net (fo=1, routed)           0.000    13.957    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[20]
    SLICE_X16Y85         FDRE                                         r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.485    18.302    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X16Y85         FDRE                                         r  ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/C
                         clock pessimism              0.230    18.532    
                         clock uncertainty           -0.237    18.295    
    SLICE_X16Y85         FDRE (Setup_fdre_C_D)        0.109    18.404    ebaz4205_i/AM_demodulator/I_square/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                         -13.957    
  -------------------------------------------------------------------
                         slack                                  4.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ebaz4205_i/ps7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/axi_interface_DEC_RATE_Q/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.934%)  route 0.241ns (63.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.560     0.901    ebaz4205_i/ps7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X15Y37         FDRE                                         r  ebaz4205_i/ps7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebaz4205_i/ps7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.241     1.282    ebaz4205_i/FILTER/axi_interface_DEC_RATE_Q/inst/dds_axi_interface_logic_inst/ctrl_s_axi_wdata[5]
    SLICE_X23Y35         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_Q/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.823     1.193    ebaz4205_i/FILTER/axi_interface_DEC_RATE_Q/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X23Y35         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_Q/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[5]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X23Y35         FDRE (Hold_fdre_C_D)         0.071     1.230    ebaz4205_i/FILTER/axi_interface_DEC_RATE_Q/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ebaz4205_i/ps7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/axi_interface_DEC_RATE_Q/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.062%)  route 0.250ns (63.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.563     0.904    ebaz4205_i/ps7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X14Y43         FDRE                                         r  ebaz4205_i/ps7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebaz4205_i/ps7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.250     1.294    ebaz4205_i/FILTER/axi_interface_DEC_RATE_Q/inst/dds_axi_interface_logic_inst/ctrl_s_axi_wdata[31]
    SLICE_X25Y44         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_Q/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.828     1.198    ebaz4205_i/FILTER/axi_interface_DEC_RATE_Q/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X25Y44         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_Q/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[31]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X25Y44         FDRE (Hold_fdre_C_D)         0.078     1.242    ebaz4205_i/FILTER/axi_interface_DEC_RATE_Q/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_interface_DEC_RATE_I/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/axi_interface_DEC_RATE_I/inst/dds_axi_interface_logic_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.744%)  route 0.230ns (55.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.590     0.931    ebaz4205_i/FILTER/axi_interface_DEC_RATE_I/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X37Y46         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_I/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_I/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[2]/Q
                         net (fo=2, routed)           0.230     1.301    ebaz4205_i/FILTER/axi_interface_DEC_RATE_I/inst/dds_axi_interface_logic_inst/slv_reg_0[2]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.045     1.346 r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_I/inst/dds_axi_interface_logic_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.346    ebaz4205_i/FILTER/axi_interface_DEC_RATE_I/inst/dds_axi_interface_logic_inst/axi_rdata[2]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_I/inst/dds_axi_interface_logic_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.861     1.231    ebaz4205_i/FILTER/axi_interface_DEC_RATE_I/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X41Y51         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_I/inst/dds_axi_interface_logic_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.091     1.293    ebaz4205_i/FILTER/axi_interface_DEC_RATE_I/inst/dds_axi_interface_logic_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/CIC_I_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[24].i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/CIC_I_1024/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][18]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.135%)  route 0.272ns (65.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.593     0.934    ebaz4205_i/FILTER/CIC_I_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/aclk
    SLICE_X41Y48         FDRE                                         r  ebaz4205_i/FILTER/CIC_I_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[24].i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ebaz4205_i/FILTER/CIC_I_1024/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[24].i_reg/Q
                         net (fo=2, routed)           0.272     1.347    ebaz4205_i/FILTER/CIC_I_1024/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/int_out[18]
    SLICE_X38Y54         SRL16E                                       r  ebaz4205_i/FILTER/CIC_I_1024/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][18]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.858     1.228    ebaz4205_i/FILTER/CIC_I_1024/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/aclk
    SLICE_X38Y54         SRL16E                                       r  ebaz4205_i/FILTER/CIC_I_1024/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][18]_srl2/CLK
                         clock pessimism             -0.029     1.199    
    SLICE_X38Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.293    ebaz4205_i/FILTER/CIC_I_1024/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][18]_srl2
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ebaz4205_i/ps7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/axi_interface_DEC_RATE_Q/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.063%)  route 0.250ns (63.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.563     0.904    ebaz4205_i/ps7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X14Y43         FDRE                                         r  ebaz4205_i/ps7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebaz4205_i/ps7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.250     1.294    ebaz4205_i/FILTER/axi_interface_DEC_RATE_Q/inst/dds_axi_interface_logic_inst/ctrl_s_axi_wdata[30]
    SLICE_X25Y44         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_Q/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.828     1.198    ebaz4205_i/FILTER/axi_interface_DEC_RATE_Q/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X25Y44         FDRE                                         r  ebaz4205_i/FILTER/axi_interface_DEC_RATE_Q/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[30]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X25Y44         FDRE (Hold_fdre_C_D)         0.076     1.240    ebaz4205_i/FILTER/axi_interface_DEC_RATE_Q/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ebaz4205_i/ps7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.864%)  route 0.252ns (64.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.560     0.901    ebaz4205_i/ps7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X17Y57         FDRE                                         r  ebaz4205_i/ps7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y57         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebaz4205_i/ps7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.252     1.294    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/s_axi_wdata[30]
    SLICE_X23Y61         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.825     1.195    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X23Y61         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X23Y61         FDRE (Hold_fdre_C_D)         0.078     1.239    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ebaz4205_i/ps7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.129%)  route 0.249ns (63.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.562     0.903    ebaz4205_i/ps7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X14Y40         FDRE                                         r  ebaz4205_i/ps7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebaz4205_i/ps7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]/Q
                         net (fo=1, routed)           0.249     1.293    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_s_axi_wdata[11]
    SLICE_X24Y38         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.826     1.196    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X24Y38         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[11]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X24Y38         FDRE (Hold_fdre_C_D)         0.076     1.238    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/slv_reg_0_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[14][4]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.712%)  route 0.234ns (61.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.558     0.899    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_delay_line/g_buff.i_buff/aclk
    SLICE_X20Y39         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.148     1.046 r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/Q
                         net (fo=2, routed)           0.234     1.281    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[15][4]_0
    SLICE_X24Y39         SRL16E                                       r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[14][4]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.826     1.196    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_cascade_dly/aclk
    SLICE_X24Y39         SRL16E                                       r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[14][4]_srl15/CLK
                         clock pessimism             -0.034     1.162    
    SLICE_X24Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.226    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[14][4]_srl15
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/ps7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.831%)  route 0.253ns (64.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.557     0.898    ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/ctrl_s_axi_aclk
    SLICE_X23Y37         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0/inst/dds_axi_interface_logic_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.253     1.291    ebaz4205_i/ps7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_in[8]
    SLICE_X21Y42         FDRE                                         r  ebaz4205_i/ps7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.829     1.199    ebaz4205_i/ps7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X21Y42         FDRE                                         r  ebaz4205_i/ps7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.071     1.236    ebaz4205_i/ps7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[12][4]_srl13/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.712%)  route 0.234ns (61.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.556     0.897    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_delay_line/g_buff.i_buff/aclk
    SLICE_X20Y35         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.148     1.045 r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/Q
                         net (fo=2, routed)           0.234     1.279    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[13][4]_0
    SLICE_X24Y35         SRL16E                                       r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[12][4]_srl13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.823     1.193    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_cascade_dly/aclk
    SLICE_X24Y35         SRL16E                                       r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[12][4]_srl13/CLK
                         clock pessimism             -0.034     1.159    
    SLICE_X24Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.223    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_cascade_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[12][4]_srl13
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 7.812 }
Period(ns):         15.625
Sources:            { ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB18_X1Y6  ebaz4205_i/ADC_TestGen/TestGen/RF_test_10MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB18_X2Y0  ebaz4205_i/ADC_TestGen/TestGen/dds_compiler_1KHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y5  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y8  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y4  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y1  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y6  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y1  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y7  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y0  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_15/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.813       6.563      SLICE_X16Y2  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X16Y2  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.813       6.563      SLICE_X16Y2  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X16Y2  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.813       6.563      SLICE_X16Y2  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X16Y2  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.813       6.563      SLICE_X16Y2  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X16Y2  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.813       6.563      SLICE_X16Y2  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X16Y2  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X16Y2  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X16Y2  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X16Y2  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X16Y2  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X16Y2  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X16Y2  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X16Y2  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X16Y2  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X16Y2  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.812       6.562      SLICE_X16Y2  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_phase_mem/gen_dram.ram_reg_0_3_11_11/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        0.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 3.572ns (56.650%)  route 2.733ns (43.350%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 9.620 - 6.875 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.724     3.032    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X0Y0           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.478     3.510 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/Q
                         net (fo=6, routed)           0.756     4.266    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/Q[1]
    SLICE_X1Y1           LUT4 (Prop_lut4_I2_O)        0.298     4.564 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.arvalid_en0_carry_i_8/O
                         net (fo=1, routed)           0.000     4.564    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_69
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.096 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.096    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.367 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry__0/CO[0]
                         net (fo=14, routed)          0.629     5.996    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/CO[0]
    SLICE_X3Y2           LUT5 (Prop_lut5_I1_O)        0.399     6.395 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/i__carry_i_1/O
                         net (fo=5, routed)           0.777     7.172    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space1
    SLICE_X4Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.823     7.995 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.995    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.112 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.112    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__0_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.435 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.571     9.006    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space[9]
    SLICE_X3Y2           LUT3 (Prop_lut3_I1_O)        0.331     9.337 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_2/O
                         net (fo=1, routed)           0.000     9.337    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_1_in[9]
    SLICE_X3Y2           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.552     9.619    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X3Y2           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/C
                         clock pessimism              0.230     9.850    
                         clock uncertainty           -0.109     9.741    
    SLICE_X3Y2           FDPE (Setup_fdpe_C_D)        0.075     9.816    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]
  -------------------------------------------------------------------
                         required time                          9.816    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 3.451ns (55.025%)  route 2.821ns (44.975%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 9.620 - 6.875 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.724     3.032    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X0Y0           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.478     3.510 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/Q
                         net (fo=6, routed)           0.756     4.266    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/Q[1]
    SLICE_X1Y1           LUT4 (Prop_lut4_I2_O)        0.298     4.564 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.arvalid_en0_carry_i_8/O
                         net (fo=1, routed)           0.000     4.564    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_69
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.096 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.096    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.367 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry__0/CO[0]
                         net (fo=14, routed)          0.629     5.996    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/CO[0]
    SLICE_X3Y2           LUT5 (Prop_lut5_I1_O)        0.399     6.395 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/i__carry_i_1/O
                         net (fo=5, routed)           0.777     7.172    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space1
    SLICE_X4Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.823     7.995 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.995    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.310 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.658     8.969    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space[7]
    SLICE_X5Y1           LUT3 (Prop_lut3_I1_O)        0.335     9.304 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_1/O
                         net (fo=1, routed)           0.000     9.304    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_1_in[7]
    SLICE_X5Y1           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.552     9.619    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X5Y1           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/C
                         clock pessimism              0.230     9.850    
                         clock uncertainty           -0.109     9.741    
    SLICE_X5Y1           FDCE (Setup_fdce_C_D)        0.075     9.816    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]
  -------------------------------------------------------------------
                         required time                          9.816    
                         arrival time                          -9.304    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 3.238ns (52.923%)  route 2.880ns (47.077%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 9.615 - 6.875 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.724     3.032    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X0Y0           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.478     3.510 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/Q
                         net (fo=6, routed)           0.756     4.266    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/Q[1]
    SLICE_X1Y1           LUT4 (Prop_lut4_I2_O)        0.298     4.564 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.arvalid_en0_carry_i_8/O
                         net (fo=1, routed)           0.000     4.564    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_69
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.096 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.096    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.367 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry__0/CO[0]
                         net (fo=14, routed)          0.629     5.996    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/CO[0]
    SLICE_X3Y2           LUT5 (Prop_lut5_I1_O)        0.399     6.395 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/i__carry_i_1/O
                         net (fo=5, routed)           0.777     7.172    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space1
    SLICE_X4Y0           CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.928     8.100 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.718     8.818    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space[3]
    SLICE_X1Y0           LUT3 (Prop_lut3_I1_O)        0.332     9.150 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[3]_i_1/O
                         net (fo=1, routed)           0.000     9.150    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_1_in[3]
    SLICE_X1Y0           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.548     9.615    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X1Y0           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/C
                         clock pessimism              0.269     9.885    
                         clock uncertainty           -0.109     9.776    
    SLICE_X1Y0           FDCE (Setup_fdce_C_D)        0.075     9.851    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]
  -------------------------------------------------------------------
                         required time                          9.851    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 3.315ns (54.948%)  route 2.718ns (45.052%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 9.620 - 6.875 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.724     3.032    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X0Y0           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.478     3.510 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/Q
                         net (fo=6, routed)           0.756     4.266    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/Q[1]
    SLICE_X1Y1           LUT4 (Prop_lut4_I2_O)        0.298     4.564 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.arvalid_en0_carry_i_8/O
                         net (fo=1, routed)           0.000     4.564    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_69
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.096 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.096    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.367 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry__0/CO[0]
                         net (fo=14, routed)          0.629     5.996    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/CO[0]
    SLICE_X3Y2           LUT5 (Prop_lut5_I1_O)        0.399     6.395 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/i__carry_i_1/O
                         net (fo=5, routed)           0.777     7.172    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space1
    SLICE_X4Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.823     7.995 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.995    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.214 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.556     8.770    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space[4]
    SLICE_X5Y1           LUT3 (Prop_lut3_I1_O)        0.295     9.065 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[4]_i_1/O
                         net (fo=1, routed)           0.000     9.065    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_1_in[4]
    SLICE_X5Y1           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.552     9.619    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X5Y1           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/C
                         clock pessimism              0.230     9.850    
                         clock uncertainty           -0.109     9.741    
    SLICE_X5Y1           FDCE (Setup_fdce_C_D)        0.029     9.770    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]
  -------------------------------------------------------------------
                         required time                          9.770    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 3.430ns (57.134%)  route 2.573ns (42.866%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 9.620 - 6.875 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.724     3.032    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X0Y0           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.478     3.510 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/Q
                         net (fo=6, routed)           0.756     4.266    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/Q[1]
    SLICE_X1Y1           LUT4 (Prop_lut4_I2_O)        0.298     4.564 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.arvalid_en0_carry_i_8/O
                         net (fo=1, routed)           0.000     4.564    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_69
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.096 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.096    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.367 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry__0/CO[0]
                         net (fo=14, routed)          0.629     5.996    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/CO[0]
    SLICE_X3Y2           LUT5 (Prop_lut5_I1_O)        0.399     6.395 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/i__carry_i_1/O
                         net (fo=5, routed)           0.777     7.172    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space1
    SLICE_X4Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.823     7.995 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.995    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.318 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.411     8.729    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space[5]
    SLICE_X5Y1           LUT3 (Prop_lut3_I1_O)        0.306     9.035 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[5]_i_1/O
                         net (fo=1, routed)           0.000     9.035    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_1_in[5]
    SLICE_X5Y1           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.552     9.619    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X5Y1           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/C
                         clock pessimism              0.230     9.850    
                         clock uncertainty           -0.109     9.741    
    SLICE_X5Y1           FDCE (Setup_fdce_C_D)        0.031     9.772    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]
  -------------------------------------------------------------------
                         required time                          9.772    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.993ns  (logic 3.432ns (57.268%)  route 2.561ns (42.732%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 9.620 - 6.875 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.724     3.032    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X0Y0           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.478     3.510 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/Q
                         net (fo=6, routed)           0.756     4.266    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/Q[1]
    SLICE_X1Y1           LUT4 (Prop_lut4_I2_O)        0.298     4.564 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.arvalid_en0_carry_i_8/O
                         net (fo=1, routed)           0.000     4.564    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_69
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.096 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.096    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.367 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry__0/CO[0]
                         net (fo=14, routed)          0.629     5.996    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/CO[0]
    SLICE_X3Y2           LUT5 (Prop_lut5_I1_O)        0.399     6.395 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/i__carry_i_1/O
                         net (fo=5, routed)           0.777     7.172    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space1
    SLICE_X4Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.823     7.995 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.995    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.112 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.112    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__0_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.331 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.399     8.730    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space[8]
    SLICE_X3Y2           LUT3 (Prop_lut3_I1_O)        0.295     9.025 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[8]_i_1/O
                         net (fo=1, routed)           0.000     9.025    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_1_in[8]
    SLICE_X3Y2           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.552     9.619    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X3Y2           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/C
                         clock pessimism              0.230     9.850    
                         clock uncertainty           -0.109     9.741    
    SLICE_X3Y2           FDCE (Setup_fdce_C_D)        0.032     9.773    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 3.367ns (55.879%)  route 2.659ns (44.121%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 9.620 - 6.875 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.724     3.032    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X0Y0           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.478     3.510 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/Q
                         net (fo=6, routed)           0.756     4.266    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/Q[1]
    SLICE_X1Y1           LUT4 (Prop_lut4_I2_O)        0.298     4.564 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.arvalid_en0_carry_i_8/O
                         net (fo=1, routed)           0.000     4.564    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_69
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.096 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.096    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.367 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry__0/CO[0]
                         net (fo=14, routed)          0.629     5.996    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/CO[0]
    SLICE_X3Y2           LUT5 (Prop_lut5_I1_O)        0.399     6.395 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/i__carry_i_1/O
                         net (fo=5, routed)           0.777     7.172    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space1
    SLICE_X4Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.823     7.995 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.995    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.234 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.496     8.731    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space[6]
    SLICE_X5Y1           LUT3 (Prop_lut3_I1_O)        0.327     9.058 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[6]_i_1/O
                         net (fo=1, routed)           0.000     9.058    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_1_in[6]
    SLICE_X5Y1           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.552     9.619    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X5Y1           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]/C
                         clock pessimism              0.230     9.850    
                         clock uncertainty           -0.109     9.741    
    SLICE_X5Y1           FDCE (Setup_fdce_C_D)        0.075     9.816    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]
  -------------------------------------------------------------------
                         required time                          9.816    
                         arrival time                          -9.058    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 3.145ns (53.580%)  route 2.725ns (46.420%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 9.615 - 6.875 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.724     3.032    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X0Y0           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.478     3.510 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/Q
                         net (fo=6, routed)           0.756     4.266    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/Q[1]
    SLICE_X1Y1           LUT4 (Prop_lut4_I2_O)        0.298     4.564 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.arvalid_en0_carry_i_8/O
                         net (fo=1, routed)           0.000     4.564    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_69
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.096 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.096    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.367 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.arvalid_en0_carry__0/CO[0]
                         net (fo=14, routed)          0.629     5.996    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/CO[0]
    SLICE_X3Y2           LUT5 (Prop_lut5_I1_O)        0.399     6.395 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/i__carry_i_1/O
                         net (fo=5, routed)           0.777     7.172    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space1
    SLICE_X4Y0           CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.866     8.038 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.563     8.601    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space[2]
    SLICE_X1Y0           LUT3 (Prop_lut3_I1_O)        0.301     8.902 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[2]_i_1/O
                         net (fo=1, routed)           0.000     8.902    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_1_in[2]
    SLICE_X1Y0           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.548     9.615    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X1Y0           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[2]/C
                         clock pessimism              0.269     9.885    
                         clock uncertainty           -0.109     9.776    
    SLICE_X1Y0           FDCE (Setup_fdce_C_D)        0.032     9.808    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[2]
  -------------------------------------------------------------------
                         required time                          9.808    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 1.151ns (21.594%)  route 4.179ns (78.405%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 9.605 - 6.875 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.675     2.983    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X33Y49         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     3.439 f  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/Q
                         net (fo=6, routed)           0.697     4.136    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X30Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.260 f  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.797     5.058    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/wr_rst_busy_i
    SLICE_X23Y48         LUT2 (Prop_lut2_I0_O)        0.120     5.178 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.980     6.158    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_tready
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.327     6.485 r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup_i_1/O
                         net (fo=6, routed)           0.915     7.400    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X0Y44          LUT4 (Prop_lut4_I2_O)        0.124     7.524 r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1_REGCEB_cooolgate_en_gate_4/O
                         net (fo=1, routed)           0.789     8.313    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1_REGCEB_cooolgate_en_sig_3
    RAMB36_X0Y7          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.538     9.605    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y7          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.130     9.735    
                         clock uncertainty           -0.109     9.626    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360     9.266    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -8.313    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 1.177ns (23.244%)  route 3.887ns (76.756%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.608 - 6.875 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.675     2.983    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_clk
    SLICE_X33Y49         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     3.439 f  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_int_reg/Q
                         net (fo=6, routed)           0.697     4.136    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X30Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.260 f  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.797     5.058    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/wr_rst_busy_i
    SLICE_X23Y48         LUT2 (Prop_lut2_I0_O)        0.120     5.178 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.980     6.158    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_tready
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.327     6.485 r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup_i_1/O
                         net (fo=6, routed)           0.763     7.248    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X8Y43          LUT4 (Prop_lut4_I2_O)        0.150     7.398 r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2_REGCEB_cooolgate_en_gate_6/O
                         net (fo=1, routed)           0.648     8.047    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2_REGCEB_cooolgate_en_sig_4
    RAMB36_X0Y8          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.541     9.608    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y8          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
                         clock pessimism              0.130     9.738    
                         clock uncertainty           -0.109     9.629    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.584     9.045    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  0.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.898%)  route 0.166ns (54.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.563     0.904    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X7Y37          FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/Q
                         net (fo=7, routed)           0.166     1.211    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[5]
    RAMB36_X0Y7          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.874     1.244    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y7          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.281     0.963    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.146    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.290%)  route 0.170ns (54.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.565     0.906    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X7Y42          FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/Q
                         net (fo=7, routed)           0.170     1.217    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[6]
    RAMB36_X0Y8          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.875     1.245    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y8          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.281     0.964    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.147    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.489%)  route 0.256ns (64.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.562     0.903    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y9          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y9          FDCE (Prop_fdce_C_Q)         0.141     1.044 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=5, routed)           0.256     1.300    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A1
    SLICE_X16Y9          RAMD32                                       r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.830     1.200    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X16Y9          RAMD32                                       r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.284     0.916    
    SLICE_X16Y9          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.225    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.489%)  route 0.256ns (64.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.562     0.903    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y9          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y9          FDCE (Prop_fdce_C_Q)         0.141     1.044 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=5, routed)           0.256     1.300    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A1
    SLICE_X16Y9          RAMD32                                       r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.830     1.200    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X16Y9          RAMD32                                       r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.284     0.916    
    SLICE_X16Y9          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.225    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.356ns (79.459%)  route 0.092ns (20.541%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.564     0.905    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X31Y49         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=7, routed)           0.091     1.137    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/Q[0]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.298 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.299    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1__1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.353 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.353    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1__1_n_7
    SLICE_X31Y50         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.831     1.201    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X31Y50         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.277    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.947%)  route 0.180ns (56.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.562     0.903    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X7Y36          FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=7, routed)           0.180     1.223    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[1]
    RAMB36_X0Y7          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.874     1.244    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y7          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.281     0.963    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.146    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.093%)  route 0.179ns (55.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.565     0.906    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X7Y42          FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/Q
                         net (fo=7, routed)           0.179     1.225    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[7]
    RAMB36_X0Y8          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.875     1.245    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y8          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.281     0.964    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.147    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.863%)  route 0.180ns (56.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.563     0.904    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X7Y37          FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/Q
                         net (fo=7, routed)           0.180     1.225    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[6]
    RAMB36_X0Y7          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.874     1.244    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y7          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.281     0.963    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.146    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.795%)  route 0.181ns (56.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.564     0.905    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X7Y38          FDRE                                         r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/Q
                         net (fo=7, routed)           0.181     1.226    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[9]
    RAMB36_X0Y7          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.874     1.244    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y7          RAMB36E1                                     r  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.281     0.963    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.146    ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.570%)  route 0.198ns (58.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.566     0.907    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X13Y4          FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDCE (Prop_fdce_C_Q)         0.141     1.048 r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=82, routed)          0.198     1.246    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/ADDRD3
    SLICE_X12Y5          RAMD32                                       r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.834     1.204    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X12Y5          RAMD32                                       r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X12Y5          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.163    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 3.438 }
Period(ns):         6.875
Sources:            { ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.875       3.931      RAMB36_X0Y3  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.875       3.931      RAMB36_X0Y3  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.875       3.931      RAMB36_X0Y6  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.875       3.931      RAMB36_X0Y7  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.875       3.931      RAMB36_X0Y8  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.875       3.931      RAMB36_X0Y9  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.875       4.299      RAMB36_X0Y6  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.875       4.299      RAMB36_X0Y7  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.875       4.299      RAMB36_X0Y8  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.875       4.299      RAMB36_X0Y9  ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.438       2.188      SLICE_X16Y9  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X16Y9  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.438       2.188      SLICE_X16Y9  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X16Y9  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.437       2.187      SLICE_X4Y5   ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.437       2.187      SLICE_X4Y5   ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.437       2.187      SLICE_X4Y5   ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.437       2.187      SLICE_X4Y5   ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.437       2.187      SLICE_X4Y5   ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.437       2.187      SLICE_X4Y5   ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.438       2.188      SLICE_X16Y9  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X16Y9  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.438       2.188      SLICE_X16Y9  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X16Y9  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X4Y5   ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X4Y5   ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X4Y5   ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X4Y5   ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X4Y5   ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.438       2.187      SLICE_X4Y5   ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :           33  Failing Endpoints,  Worst Slack      -31.946ns,  Total Violation     -441.588ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -31.946ns  (required time - arrival time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        31.966ns  (logic 6.160ns (19.271%)  route 25.806ns (80.729%))
  Logic Levels:           46  (LUT4=3 LUT5=21 LUT6=22)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 112.689 - 110.000 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 112.346 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.663   112.346    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X17Y94         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y94         FDRE (Prop_fdre_C_Q)         0.456   112.802 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/Q
                         net (fo=34, routed)          1.094   113.896    ebaz4205_i/AM_demodulator/sqrt32_0/P[30]
    SLICE_X17Y94         LUT6 (Prop_lut6_I1_O)        0.124   114.020 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[13]_INST_0/O
                         net (fo=18, routed)          0.301   114.321    ebaz4205_i/AM_demodulator/sqrt32_0/U[13]
    SLICE_X17Y94         LUT6 (Prop_lut6_I3_O)        0.124   114.445 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0_i_2/O
                         net (fo=8, routed)           0.609   115.054    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1227
    SLICE_X19Y94         LUT6 (Prop_lut6_I5_O)        0.124   115.178 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0/O
                         net (fo=58, routed)          0.700   115.878    ebaz4205_i/AM_demodulator/sqrt32_0/U[12]
    SLICE_X19Y95         LUT6 (Prop_lut6_I2_O)        0.124   116.002 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_3/O
                         net (fo=5, routed)           0.757   116.760    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1227
    SLICE_X16Y96         LUT6 (Prop_lut6_I3_O)        0.124   116.884 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.420   117.303    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1123
    SLICE_X18Y96         LUT5 (Prop_lut5_I2_O)        0.124   117.427 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_4/O
                         net (fo=3, routed)           0.374   117.802    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1024
    SLICE_X18Y97         LUT6 (Prop_lut6_I5_O)        0.124   117.926 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0/O
                         net (fo=41, routed)          0.870   118.795    ebaz4205_i/AM_demodulator/sqrt32_0/U[10]
    SLICE_X18Y97         LUT4 (Prop_lut4_I2_O)        0.124   118.919 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0_i_2/O
                         net (fo=3, routed)           0.827   119.747    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1025
    SLICE_X20Y96         LUT6 (Prop_lut6_I2_O)        0.124   119.871 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0/O
                         net (fo=34, routed)          0.389   120.260    ebaz4205_i/AM_demodulator/sqrt32_0/U[9]
    SLICE_X21Y96         LUT6 (Prop_lut6_I3_O)        0.124   120.384 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_7/O
                         net (fo=3, routed)           0.630   121.014    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0819
    SLICE_X21Y95         LUT5 (Prop_lut5_I0_O)        0.124   121.138 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_4/O
                         net (fo=3, routed)           0.322   121.460    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0821
    SLICE_X18Y95         LUT5 (Prop_lut5_I0_O)        0.124   121.584 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_3/O
                         net (fo=9, routed)           0.510   122.094    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0823
    SLICE_X18Y93         LUT6 (Prop_lut6_I5_O)        0.124   122.218 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_9/O
                         net (fo=2, routed)           0.582   122.799    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0716
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   122.923 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.433   123.357    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0718
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   123.481 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_3/O
                         net (fo=4, routed)           0.332   123.812    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0720
    SLICE_X21Y93         LUT5 (Prop_lut5_I0_O)        0.124   123.936 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.624   124.560    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0722
    SLICE_X21Y93         LUT6 (Prop_lut6_I5_O)        0.124   124.684 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0/O
                         net (fo=27, routed)          0.519   125.203    ebaz4205_i/AM_demodulator/sqrt32_0/U[7]
    SLICE_X18Y94         LUT4 (Prop_lut4_I2_O)        0.124   125.327 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_10/O
                         net (fo=2, routed)           0.561   125.888    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0718
    SLICE_X21Y92         LUT5 (Prop_lut5_I4_O)        0.124   126.012 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_5/O
                         net (fo=5, routed)           0.626   126.638    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0618
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   126.762 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_4/O
                         net (fo=3, routed)           0.439   127.200    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0620
    SLICE_X18Y92         LUT6 (Prop_lut6_I0_O)        0.124   127.324 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_17/O
                         net (fo=3, routed)           0.765   128.090    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0622
    SLICE_X18Y95         LUT6 (Prop_lut6_I1_O)        0.124   128.214 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_12/O
                         net (fo=3, routed)           0.579   128.793    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0513
    SLICE_X17Y95         LUT5 (Prop_lut5_I0_O)        0.124   128.917 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_9/O
                         net (fo=5, routed)           0.861   129.778    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0515
    SLICE_X15Y95         LUT6 (Prop_lut6_I3_O)        0.124   129.902 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_comp_1/O
                         net (fo=27, routed)          0.549   130.451    ebaz4205_i/AM_demodulator/sqrt32_0/U[5]
    SLICE_X15Y94         LUT6 (Prop_lut6_I3_O)        0.124   130.575 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_14/O
                         net (fo=3, routed)           0.742   131.318    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0512
    SLICE_X14Y96         LUT5 (Prop_lut5_I2_O)        0.124   131.442 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_10/O
                         net (fo=3, routed)           0.183   131.625    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0413
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.124   131.749 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_7/O
                         net (fo=4, routed)           0.322   132.071    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0415
    SLICE_X14Y95         LUT5 (Prop_lut5_I0_O)        0.124   132.195 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_4/O
                         net (fo=6, routed)           0.515   132.710    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0417
    SLICE_X17Y97         LUT6 (Prop_lut6_I3_O)        0.124   132.834 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_17_comp/O
                         net (fo=3, routed)           0.331   133.165    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0410
    SLICE_X14Y97         LUT5 (Prop_lut5_I4_O)        0.124   133.289 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.444   133.733    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0310
    SLICE_X14Y97         LUT5 (Prop_lut5_I0_O)        0.124   133.857 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_9/O
                         net (fo=3, routed)           0.303   134.159    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0312
    SLICE_X15Y97         LUT5 (Prop_lut5_I0_O)        0.124   134.283 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.996   135.279    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0314
    SLICE_X13Y95         LUT6 (Prop_lut6_I3_O)        0.124   135.403 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_comp/O
                         net (fo=18, routed)          0.434   135.837    ebaz4205_i/AM_demodulator/sqrt32_0/U[3]
    SLICE_X14Y95         LUT6 (Prop_lut6_I2_O)        0.124   135.961 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_15/O
                         net (fo=5, routed)           0.638   136.599    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0309
    SLICE_X12Y95         LUT5 (Prop_lut5_I2_O)        0.124   136.723 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_11/O
                         net (fo=4, routed)           0.337   137.060    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0210
    SLICE_X11Y96         LUT5 (Prop_lut5_I0_O)        0.124   137.184 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_8/O
                         net (fo=3, routed)           0.564   137.748    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0212
    SLICE_X13Y96         LUT6 (Prop_lut6_I3_O)        0.124   137.872 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_comp_3/O
                         net (fo=19, routed)          0.699   138.571    ebaz4205_i/AM_demodulator/sqrt32_0/U[2]
    SLICE_X12Y94         LUT6 (Prop_lut6_I2_O)        0.124   138.695 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_20/O
                         net (fo=2, routed)           0.670   139.365    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0207
    SLICE_X12Y93         LUT5 (Prop_lut5_I4_O)        0.124   139.489 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_15/O
                         net (fo=5, routed)           0.831   140.320    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0107
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.124   140.444 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_9_comp/O
                         net (fo=4, routed)           0.420   140.864    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0111
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124   140.988 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_6/O
                         net (fo=4, routed)           0.478   141.465    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0113
    SLICE_X10Y96         LUT5 (Prop_lut5_I0_O)        0.124   141.589 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_4/O
                         net (fo=2, routed)           0.317   141.906    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0115
    SLICE_X10Y95         LUT4 (Prop_lut4_I0_O)        0.124   142.030 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.291   142.321    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0116
    SLICE_X11Y97         LUT6 (Prop_lut6_I5_O)        0.124   142.445 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[0]_INST_0_i_2_comp_1/O
                         net (fo=2, routed)           0.721   143.166    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0015
    SLICE_X10Y97         LUT5 (Prop_lut5_I2_O)        0.124   143.290 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[0]_INST_0_i_6_comp/O
                         net (fo=1, routed)           0.575   143.866    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0013_repN
    SLICE_X11Y95         LUT6 (Prop_lut6_I2_O)        0.124   143.990 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[0]_INST_0_comp/O
                         net (fo=2, routed)           0.322   144.311    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_tdata[0]
    SLICE_X13Y95         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.497   112.689    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X13Y95         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[0]/C
                         clock pessimism              0.000   112.689    
                         clock uncertainty           -0.281   112.408    
    SLICE_X13Y95         FDRE (Setup_fdre_C_D)       -0.043   112.365    ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[0]
  -------------------------------------------------------------------
                         required time                        112.365    
                         arrival time                        -144.312    
  -------------------------------------------------------------------
                         slack                                -31.946    

Slack (VIOLATED) :        -31.551ns  (required time - arrival time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        31.644ns  (logic 6.160ns (19.467%)  route 25.484ns (80.533%))
  Logic Levels:           46  (LUT4=3 LUT5=21 LUT6=22)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 112.689 - 110.000 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 112.346 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.663   112.346    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X17Y94         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y94         FDRE (Prop_fdre_C_Q)         0.456   112.802 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/Q
                         net (fo=34, routed)          1.094   113.896    ebaz4205_i/AM_demodulator/sqrt32_0/P[30]
    SLICE_X17Y94         LUT6 (Prop_lut6_I1_O)        0.124   114.020 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[13]_INST_0/O
                         net (fo=18, routed)          0.301   114.321    ebaz4205_i/AM_demodulator/sqrt32_0/U[13]
    SLICE_X17Y94         LUT6 (Prop_lut6_I3_O)        0.124   114.445 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0_i_2/O
                         net (fo=8, routed)           0.609   115.054    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1227
    SLICE_X19Y94         LUT6 (Prop_lut6_I5_O)        0.124   115.178 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0/O
                         net (fo=58, routed)          0.700   115.878    ebaz4205_i/AM_demodulator/sqrt32_0/U[12]
    SLICE_X19Y95         LUT6 (Prop_lut6_I2_O)        0.124   116.002 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_3/O
                         net (fo=5, routed)           0.757   116.760    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1227
    SLICE_X16Y96         LUT6 (Prop_lut6_I3_O)        0.124   116.884 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.420   117.303    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1123
    SLICE_X18Y96         LUT5 (Prop_lut5_I2_O)        0.124   117.427 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_4/O
                         net (fo=3, routed)           0.374   117.802    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1024
    SLICE_X18Y97         LUT6 (Prop_lut6_I5_O)        0.124   117.926 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0/O
                         net (fo=41, routed)          0.870   118.795    ebaz4205_i/AM_demodulator/sqrt32_0/U[10]
    SLICE_X18Y97         LUT4 (Prop_lut4_I2_O)        0.124   118.919 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0_i_2/O
                         net (fo=3, routed)           0.827   119.747    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1025
    SLICE_X20Y96         LUT6 (Prop_lut6_I2_O)        0.124   119.871 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0/O
                         net (fo=34, routed)          0.389   120.260    ebaz4205_i/AM_demodulator/sqrt32_0/U[9]
    SLICE_X21Y96         LUT6 (Prop_lut6_I3_O)        0.124   120.384 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_7/O
                         net (fo=3, routed)           0.630   121.014    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0819
    SLICE_X21Y95         LUT5 (Prop_lut5_I0_O)        0.124   121.138 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_4/O
                         net (fo=3, routed)           0.322   121.460    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0821
    SLICE_X18Y95         LUT5 (Prop_lut5_I0_O)        0.124   121.584 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_3/O
                         net (fo=9, routed)           0.510   122.094    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0823
    SLICE_X18Y93         LUT6 (Prop_lut6_I5_O)        0.124   122.218 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_9/O
                         net (fo=2, routed)           0.582   122.799    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0716
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   122.923 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.433   123.357    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0718
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   123.481 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_3/O
                         net (fo=4, routed)           0.332   123.812    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0720
    SLICE_X21Y93         LUT5 (Prop_lut5_I0_O)        0.124   123.936 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.624   124.560    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0722
    SLICE_X21Y93         LUT6 (Prop_lut6_I5_O)        0.124   124.684 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0/O
                         net (fo=27, routed)          0.519   125.203    ebaz4205_i/AM_demodulator/sqrt32_0/U[7]
    SLICE_X18Y94         LUT4 (Prop_lut4_I2_O)        0.124   125.327 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_10/O
                         net (fo=2, routed)           0.561   125.888    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0718
    SLICE_X21Y92         LUT5 (Prop_lut5_I4_O)        0.124   126.012 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_5/O
                         net (fo=5, routed)           0.626   126.638    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0618
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   126.762 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_4/O
                         net (fo=3, routed)           0.439   127.200    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0620
    SLICE_X18Y92         LUT6 (Prop_lut6_I0_O)        0.124   127.324 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_17/O
                         net (fo=3, routed)           0.765   128.090    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0622
    SLICE_X18Y95         LUT6 (Prop_lut6_I1_O)        0.124   128.214 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_12/O
                         net (fo=3, routed)           0.579   128.793    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0513
    SLICE_X17Y95         LUT5 (Prop_lut5_I0_O)        0.124   128.917 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_9/O
                         net (fo=5, routed)           0.861   129.778    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0515
    SLICE_X15Y95         LUT6 (Prop_lut6_I3_O)        0.124   129.902 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_comp_1/O
                         net (fo=27, routed)          0.549   130.451    ebaz4205_i/AM_demodulator/sqrt32_0/U[5]
    SLICE_X15Y94         LUT6 (Prop_lut6_I3_O)        0.124   130.575 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_14/O
                         net (fo=3, routed)           0.742   131.318    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0512
    SLICE_X14Y96         LUT5 (Prop_lut5_I2_O)        0.124   131.442 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_10/O
                         net (fo=3, routed)           0.183   131.625    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0413
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.124   131.749 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_7/O
                         net (fo=4, routed)           0.322   132.071    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0415
    SLICE_X14Y95         LUT5 (Prop_lut5_I0_O)        0.124   132.195 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_4/O
                         net (fo=6, routed)           0.515   132.710    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0417
    SLICE_X17Y97         LUT6 (Prop_lut6_I3_O)        0.124   132.834 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_17_comp/O
                         net (fo=3, routed)           0.331   133.165    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0410
    SLICE_X14Y97         LUT5 (Prop_lut5_I4_O)        0.124   133.289 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.444   133.733    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0310
    SLICE_X14Y97         LUT5 (Prop_lut5_I0_O)        0.124   133.857 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_9/O
                         net (fo=3, routed)           0.303   134.159    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0312
    SLICE_X15Y97         LUT5 (Prop_lut5_I0_O)        0.124   134.283 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.996   135.279    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0314
    SLICE_X13Y95         LUT6 (Prop_lut6_I3_O)        0.124   135.403 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_comp/O
                         net (fo=18, routed)          0.434   135.837    ebaz4205_i/AM_demodulator/sqrt32_0/U[3]
    SLICE_X14Y95         LUT6 (Prop_lut6_I2_O)        0.124   135.961 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_15/O
                         net (fo=5, routed)           0.638   136.599    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0309
    SLICE_X12Y95         LUT5 (Prop_lut5_I2_O)        0.124   136.723 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_11/O
                         net (fo=4, routed)           0.337   137.060    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0210
    SLICE_X11Y96         LUT5 (Prop_lut5_I0_O)        0.124   137.184 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_8/O
                         net (fo=3, routed)           0.564   137.748    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0212
    SLICE_X13Y96         LUT6 (Prop_lut6_I3_O)        0.124   137.872 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_comp_3/O
                         net (fo=19, routed)          0.699   138.571    ebaz4205_i/AM_demodulator/sqrt32_0/U[2]
    SLICE_X12Y94         LUT6 (Prop_lut6_I2_O)        0.124   138.695 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_20/O
                         net (fo=2, routed)           0.670   139.365    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0207
    SLICE_X12Y93         LUT5 (Prop_lut5_I4_O)        0.124   139.489 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_15/O
                         net (fo=5, routed)           0.831   140.320    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0107
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.124   140.444 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_9_comp/O
                         net (fo=4, routed)           0.420   140.864    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0111
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124   140.988 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_6/O
                         net (fo=4, routed)           0.478   141.465    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0113
    SLICE_X10Y96         LUT5 (Prop_lut5_I0_O)        0.124   141.589 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_4/O
                         net (fo=2, routed)           0.317   141.906    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0115
    SLICE_X10Y95         LUT4 (Prop_lut4_I0_O)        0.124   142.030 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.291   142.321    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0116
    SLICE_X11Y97         LUT6 (Prop_lut6_I5_O)        0.124   142.445 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[0]_INST_0_i_2_comp_1/O
                         net (fo=2, routed)           0.721   143.166    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0015
    SLICE_X10Y97         LUT5 (Prop_lut5_I2_O)        0.124   143.290 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[0]_INST_0_i_6_comp/O
                         net (fo=1, routed)           0.575   143.866    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0013_repN
    SLICE_X11Y95         LUT6 (Prop_lut6_I2_O)        0.124   143.990 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[0]_INST_0_comp/O
                         net (fo=2, routed)           0.000   143.990    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_tdata[16]
    SLICE_X11Y95         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.497   112.689    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X11Y95         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[16]/C
                         clock pessimism              0.000   112.689    
                         clock uncertainty           -0.281   112.408    
    SLICE_X11Y95         FDRE (Setup_fdre_C_D)        0.031   112.439    ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[16]
  -------------------------------------------------------------------
                         required time                        112.439    
                         arrival time                        -143.990    
  -------------------------------------------------------------------
                         slack                                -31.551    

Slack (VIOLATED) :        -28.902ns  (required time - arrival time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        28.934ns  (logic 5.540ns (19.147%)  route 23.394ns (80.853%))
  Logic Levels:           41  (LUT4=2 LUT5=18 LUT6=21)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 112.689 - 110.000 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 112.346 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.663   112.346    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X17Y94         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y94         FDRE (Prop_fdre_C_Q)         0.456   112.802 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/Q
                         net (fo=34, routed)          1.094   113.896    ebaz4205_i/AM_demodulator/sqrt32_0/P[30]
    SLICE_X17Y94         LUT6 (Prop_lut6_I1_O)        0.124   114.020 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[13]_INST_0/O
                         net (fo=18, routed)          0.301   114.321    ebaz4205_i/AM_demodulator/sqrt32_0/U[13]
    SLICE_X17Y94         LUT6 (Prop_lut6_I3_O)        0.124   114.445 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0_i_2/O
                         net (fo=8, routed)           0.609   115.054    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1227
    SLICE_X19Y94         LUT6 (Prop_lut6_I5_O)        0.124   115.178 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0/O
                         net (fo=58, routed)          0.700   115.878    ebaz4205_i/AM_demodulator/sqrt32_0/U[12]
    SLICE_X19Y95         LUT6 (Prop_lut6_I2_O)        0.124   116.002 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_3/O
                         net (fo=5, routed)           0.757   116.760    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1227
    SLICE_X16Y96         LUT6 (Prop_lut6_I3_O)        0.124   116.884 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.420   117.303    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1123
    SLICE_X18Y96         LUT5 (Prop_lut5_I2_O)        0.124   117.427 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_4/O
                         net (fo=3, routed)           0.374   117.802    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1024
    SLICE_X18Y97         LUT6 (Prop_lut6_I5_O)        0.124   117.926 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0/O
                         net (fo=41, routed)          0.870   118.795    ebaz4205_i/AM_demodulator/sqrt32_0/U[10]
    SLICE_X18Y97         LUT4 (Prop_lut4_I2_O)        0.124   118.919 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0_i_2/O
                         net (fo=3, routed)           0.827   119.747    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1025
    SLICE_X20Y96         LUT6 (Prop_lut6_I2_O)        0.124   119.871 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0/O
                         net (fo=34, routed)          0.389   120.260    ebaz4205_i/AM_demodulator/sqrt32_0/U[9]
    SLICE_X21Y96         LUT6 (Prop_lut6_I3_O)        0.124   120.384 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_7/O
                         net (fo=3, routed)           0.630   121.014    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0819
    SLICE_X21Y95         LUT5 (Prop_lut5_I0_O)        0.124   121.138 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_4/O
                         net (fo=3, routed)           0.322   121.460    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0821
    SLICE_X18Y95         LUT5 (Prop_lut5_I0_O)        0.124   121.584 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_3/O
                         net (fo=9, routed)           0.510   122.094    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0823
    SLICE_X18Y93         LUT6 (Prop_lut6_I5_O)        0.124   122.218 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_9/O
                         net (fo=2, routed)           0.582   122.799    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0716
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   122.923 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.433   123.357    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0718
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   123.481 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_3/O
                         net (fo=4, routed)           0.332   123.812    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0720
    SLICE_X21Y93         LUT5 (Prop_lut5_I0_O)        0.124   123.936 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.624   124.560    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0722
    SLICE_X21Y93         LUT6 (Prop_lut6_I5_O)        0.124   124.684 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0/O
                         net (fo=27, routed)          0.519   125.203    ebaz4205_i/AM_demodulator/sqrt32_0/U[7]
    SLICE_X18Y94         LUT4 (Prop_lut4_I2_O)        0.124   125.327 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_10/O
                         net (fo=2, routed)           0.561   125.888    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0718
    SLICE_X21Y92         LUT5 (Prop_lut5_I4_O)        0.124   126.012 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_5/O
                         net (fo=5, routed)           0.626   126.638    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0618
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   126.762 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_4/O
                         net (fo=3, routed)           0.439   127.200    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0620
    SLICE_X18Y92         LUT6 (Prop_lut6_I0_O)        0.124   127.324 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_17/O
                         net (fo=3, routed)           0.765   128.090    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0622
    SLICE_X18Y95         LUT6 (Prop_lut6_I1_O)        0.124   128.214 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_12/O
                         net (fo=3, routed)           0.579   128.793    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0513
    SLICE_X17Y95         LUT5 (Prop_lut5_I0_O)        0.124   128.917 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_9/O
                         net (fo=5, routed)           0.861   129.778    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0515
    SLICE_X15Y95         LUT6 (Prop_lut6_I3_O)        0.124   129.902 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_comp_1/O
                         net (fo=27, routed)          0.549   130.451    ebaz4205_i/AM_demodulator/sqrt32_0/U[5]
    SLICE_X15Y94         LUT6 (Prop_lut6_I3_O)        0.124   130.575 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_14/O
                         net (fo=3, routed)           0.742   131.318    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0512
    SLICE_X14Y96         LUT5 (Prop_lut5_I2_O)        0.124   131.442 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_10/O
                         net (fo=3, routed)           0.183   131.625    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0413
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.124   131.749 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_7/O
                         net (fo=4, routed)           0.322   132.071    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0415
    SLICE_X14Y95         LUT5 (Prop_lut5_I0_O)        0.124   132.195 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_4/O
                         net (fo=6, routed)           0.515   132.710    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0417
    SLICE_X17Y97         LUT6 (Prop_lut6_I3_O)        0.124   132.834 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_17_comp/O
                         net (fo=3, routed)           0.331   133.165    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0410
    SLICE_X14Y97         LUT5 (Prop_lut5_I4_O)        0.124   133.289 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.444   133.733    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0310
    SLICE_X14Y97         LUT5 (Prop_lut5_I0_O)        0.124   133.857 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_9/O
                         net (fo=3, routed)           0.303   134.159    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0312
    SLICE_X15Y97         LUT5 (Prop_lut5_I0_O)        0.124   134.283 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.996   135.279    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0314
    SLICE_X13Y95         LUT6 (Prop_lut6_I3_O)        0.124   135.403 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_comp/O
                         net (fo=18, routed)          0.434   135.837    ebaz4205_i/AM_demodulator/sqrt32_0/U[3]
    SLICE_X14Y95         LUT6 (Prop_lut6_I2_O)        0.124   135.961 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_15/O
                         net (fo=5, routed)           0.638   136.599    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0309
    SLICE_X12Y95         LUT5 (Prop_lut5_I2_O)        0.124   136.723 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_11/O
                         net (fo=4, routed)           0.337   137.060    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0210
    SLICE_X11Y96         LUT5 (Prop_lut5_I0_O)        0.124   137.184 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_8/O
                         net (fo=3, routed)           0.564   137.748    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0212
    SLICE_X13Y96         LUT6 (Prop_lut6_I3_O)        0.124   137.872 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_comp_3/O
                         net (fo=19, routed)          0.699   138.571    ebaz4205_i/AM_demodulator/sqrt32_0/U[2]
    SLICE_X12Y94         LUT6 (Prop_lut6_I2_O)        0.124   138.695 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_20/O
                         net (fo=2, routed)           0.670   139.365    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0207
    SLICE_X12Y93         LUT5 (Prop_lut5_I4_O)        0.124   139.489 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_15/O
                         net (fo=5, routed)           0.831   140.320    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0107
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.124   140.444 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_9_comp/O
                         net (fo=4, routed)           0.451   140.895    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0111
    SLICE_X11Y96         LUT6 (Prop_lut6_I3_O)        0.124   141.019 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_comp_1/O
                         net (fo=19, routed)          0.261   141.280    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_tdata[1]
    SLICE_X10Y96         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.497   112.689    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X10Y96         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[1]/C
                         clock pessimism              0.000   112.689    
                         clock uncertainty           -0.281   112.408    
    SLICE_X10Y96         FDRE (Setup_fdre_C_D)       -0.030   112.378    ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[1]
  -------------------------------------------------------------------
                         required time                        112.378    
                         arrival time                        -141.280    
  -------------------------------------------------------------------
                         slack                                -28.902    

Slack (VIOLATED) :        -28.580ns  (required time - arrival time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        28.673ns  (logic 5.540ns (19.321%)  route 23.133ns (80.678%))
  Logic Levels:           41  (LUT4=2 LUT5=18 LUT6=21)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 112.689 - 110.000 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 112.346 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.663   112.346    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X17Y94         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y94         FDRE (Prop_fdre_C_Q)         0.456   112.802 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/Q
                         net (fo=34, routed)          1.094   113.896    ebaz4205_i/AM_demodulator/sqrt32_0/P[30]
    SLICE_X17Y94         LUT6 (Prop_lut6_I1_O)        0.124   114.020 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[13]_INST_0/O
                         net (fo=18, routed)          0.301   114.321    ebaz4205_i/AM_demodulator/sqrt32_0/U[13]
    SLICE_X17Y94         LUT6 (Prop_lut6_I3_O)        0.124   114.445 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0_i_2/O
                         net (fo=8, routed)           0.609   115.054    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1227
    SLICE_X19Y94         LUT6 (Prop_lut6_I5_O)        0.124   115.178 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0/O
                         net (fo=58, routed)          0.700   115.878    ebaz4205_i/AM_demodulator/sqrt32_0/U[12]
    SLICE_X19Y95         LUT6 (Prop_lut6_I2_O)        0.124   116.002 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_3/O
                         net (fo=5, routed)           0.757   116.760    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1227
    SLICE_X16Y96         LUT6 (Prop_lut6_I3_O)        0.124   116.884 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.420   117.303    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1123
    SLICE_X18Y96         LUT5 (Prop_lut5_I2_O)        0.124   117.427 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_4/O
                         net (fo=3, routed)           0.374   117.802    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1024
    SLICE_X18Y97         LUT6 (Prop_lut6_I5_O)        0.124   117.926 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0/O
                         net (fo=41, routed)          0.870   118.795    ebaz4205_i/AM_demodulator/sqrt32_0/U[10]
    SLICE_X18Y97         LUT4 (Prop_lut4_I2_O)        0.124   118.919 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0_i_2/O
                         net (fo=3, routed)           0.827   119.747    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1025
    SLICE_X20Y96         LUT6 (Prop_lut6_I2_O)        0.124   119.871 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0/O
                         net (fo=34, routed)          0.389   120.260    ebaz4205_i/AM_demodulator/sqrt32_0/U[9]
    SLICE_X21Y96         LUT6 (Prop_lut6_I3_O)        0.124   120.384 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_7/O
                         net (fo=3, routed)           0.630   121.014    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0819
    SLICE_X21Y95         LUT5 (Prop_lut5_I0_O)        0.124   121.138 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_4/O
                         net (fo=3, routed)           0.322   121.460    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0821
    SLICE_X18Y95         LUT5 (Prop_lut5_I0_O)        0.124   121.584 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_3/O
                         net (fo=9, routed)           0.510   122.094    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0823
    SLICE_X18Y93         LUT6 (Prop_lut6_I5_O)        0.124   122.218 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_9/O
                         net (fo=2, routed)           0.582   122.799    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0716
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   122.923 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.433   123.357    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0718
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   123.481 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_3/O
                         net (fo=4, routed)           0.332   123.812    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0720
    SLICE_X21Y93         LUT5 (Prop_lut5_I0_O)        0.124   123.936 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.624   124.560    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0722
    SLICE_X21Y93         LUT6 (Prop_lut6_I5_O)        0.124   124.684 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0/O
                         net (fo=27, routed)          0.519   125.203    ebaz4205_i/AM_demodulator/sqrt32_0/U[7]
    SLICE_X18Y94         LUT4 (Prop_lut4_I2_O)        0.124   125.327 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_10/O
                         net (fo=2, routed)           0.561   125.888    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0718
    SLICE_X21Y92         LUT5 (Prop_lut5_I4_O)        0.124   126.012 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_5/O
                         net (fo=5, routed)           0.626   126.638    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0618
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   126.762 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_4/O
                         net (fo=3, routed)           0.439   127.200    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0620
    SLICE_X18Y92         LUT6 (Prop_lut6_I0_O)        0.124   127.324 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_17/O
                         net (fo=3, routed)           0.765   128.090    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0622
    SLICE_X18Y95         LUT6 (Prop_lut6_I1_O)        0.124   128.214 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_12/O
                         net (fo=3, routed)           0.579   128.793    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0513
    SLICE_X17Y95         LUT5 (Prop_lut5_I0_O)        0.124   128.917 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_9/O
                         net (fo=5, routed)           0.861   129.778    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0515
    SLICE_X15Y95         LUT6 (Prop_lut6_I3_O)        0.124   129.902 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_comp_1/O
                         net (fo=27, routed)          0.549   130.451    ebaz4205_i/AM_demodulator/sqrt32_0/U[5]
    SLICE_X15Y94         LUT6 (Prop_lut6_I3_O)        0.124   130.575 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_14/O
                         net (fo=3, routed)           0.742   131.318    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0512
    SLICE_X14Y96         LUT5 (Prop_lut5_I2_O)        0.124   131.442 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_10/O
                         net (fo=3, routed)           0.183   131.625    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0413
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.124   131.749 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_7/O
                         net (fo=4, routed)           0.322   132.071    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0415
    SLICE_X14Y95         LUT5 (Prop_lut5_I0_O)        0.124   132.195 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_4/O
                         net (fo=6, routed)           0.515   132.710    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0417
    SLICE_X17Y97         LUT6 (Prop_lut6_I3_O)        0.124   132.834 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_17_comp/O
                         net (fo=3, routed)           0.331   133.165    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0410
    SLICE_X14Y97         LUT5 (Prop_lut5_I4_O)        0.124   133.289 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.444   133.733    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0310
    SLICE_X14Y97         LUT5 (Prop_lut5_I0_O)        0.124   133.857 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_9/O
                         net (fo=3, routed)           0.303   134.159    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0312
    SLICE_X15Y97         LUT5 (Prop_lut5_I0_O)        0.124   134.283 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.996   135.279    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0314
    SLICE_X13Y95         LUT6 (Prop_lut6_I3_O)        0.124   135.403 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_comp/O
                         net (fo=18, routed)          0.434   135.837    ebaz4205_i/AM_demodulator/sqrt32_0/U[3]
    SLICE_X14Y95         LUT6 (Prop_lut6_I2_O)        0.124   135.961 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_15/O
                         net (fo=5, routed)           0.638   136.599    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0309
    SLICE_X12Y95         LUT5 (Prop_lut5_I2_O)        0.124   136.723 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_11/O
                         net (fo=4, routed)           0.337   137.060    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0210
    SLICE_X11Y96         LUT5 (Prop_lut5_I0_O)        0.124   137.184 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_8/O
                         net (fo=3, routed)           0.564   137.748    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0212
    SLICE_X13Y96         LUT6 (Prop_lut6_I3_O)        0.124   137.872 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_comp_3/O
                         net (fo=19, routed)          0.699   138.571    ebaz4205_i/AM_demodulator/sqrt32_0/U[2]
    SLICE_X12Y94         LUT6 (Prop_lut6_I2_O)        0.124   138.695 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_20/O
                         net (fo=2, routed)           0.670   139.365    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0207
    SLICE_X12Y93         LUT5 (Prop_lut5_I4_O)        0.124   139.489 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_15/O
                         net (fo=5, routed)           0.831   140.320    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0107
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.124   140.444 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_9_comp/O
                         net (fo=4, routed)           0.451   140.895    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0111
    SLICE_X11Y96         LUT6 (Prop_lut6_I3_O)        0.124   141.019 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_comp_1/O
                         net (fo=19, routed)          0.000   141.019    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_tdata[17]
    SLICE_X11Y96         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.497   112.689    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X11Y96         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[17]/C
                         clock pessimism              0.000   112.689    
                         clock uncertainty           -0.281   112.408    
    SLICE_X11Y96         FDRE (Setup_fdre_C_D)        0.031   112.439    ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[17]
  -------------------------------------------------------------------
                         required time                        112.439    
                         arrival time                        -141.019    
  -------------------------------------------------------------------
                         slack                                -28.580    

Slack (VIOLATED) :        -26.208ns  (required time - arrival time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        26.225ns  (logic 5.044ns (19.234%)  route 21.181ns (80.766%))
  Logic Levels:           37  (LUT4=2 LUT5=17 LUT6=18)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 112.689 - 110.000 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 112.346 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.663   112.346    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X17Y94         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y94         FDRE (Prop_fdre_C_Q)         0.456   112.802 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/Q
                         net (fo=34, routed)          1.094   113.896    ebaz4205_i/AM_demodulator/sqrt32_0/P[30]
    SLICE_X17Y94         LUT6 (Prop_lut6_I1_O)        0.124   114.020 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[13]_INST_0/O
                         net (fo=18, routed)          0.301   114.321    ebaz4205_i/AM_demodulator/sqrt32_0/U[13]
    SLICE_X17Y94         LUT6 (Prop_lut6_I3_O)        0.124   114.445 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0_i_2/O
                         net (fo=8, routed)           0.609   115.054    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1227
    SLICE_X19Y94         LUT6 (Prop_lut6_I5_O)        0.124   115.178 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0/O
                         net (fo=58, routed)          0.700   115.878    ebaz4205_i/AM_demodulator/sqrt32_0/U[12]
    SLICE_X19Y95         LUT6 (Prop_lut6_I2_O)        0.124   116.002 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_3/O
                         net (fo=5, routed)           0.757   116.760    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1227
    SLICE_X16Y96         LUT6 (Prop_lut6_I3_O)        0.124   116.884 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.420   117.303    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1123
    SLICE_X18Y96         LUT5 (Prop_lut5_I2_O)        0.124   117.427 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_4/O
                         net (fo=3, routed)           0.374   117.802    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1024
    SLICE_X18Y97         LUT6 (Prop_lut6_I5_O)        0.124   117.926 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0/O
                         net (fo=41, routed)          0.870   118.795    ebaz4205_i/AM_demodulator/sqrt32_0/U[10]
    SLICE_X18Y97         LUT4 (Prop_lut4_I2_O)        0.124   118.919 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0_i_2/O
                         net (fo=3, routed)           0.827   119.747    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1025
    SLICE_X20Y96         LUT6 (Prop_lut6_I2_O)        0.124   119.871 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0/O
                         net (fo=34, routed)          0.389   120.260    ebaz4205_i/AM_demodulator/sqrt32_0/U[9]
    SLICE_X21Y96         LUT6 (Prop_lut6_I3_O)        0.124   120.384 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_7/O
                         net (fo=3, routed)           0.630   121.014    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0819
    SLICE_X21Y95         LUT5 (Prop_lut5_I0_O)        0.124   121.138 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_4/O
                         net (fo=3, routed)           0.322   121.460    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0821
    SLICE_X18Y95         LUT5 (Prop_lut5_I0_O)        0.124   121.584 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_3/O
                         net (fo=9, routed)           0.510   122.094    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0823
    SLICE_X18Y93         LUT6 (Prop_lut6_I5_O)        0.124   122.218 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_9/O
                         net (fo=2, routed)           0.582   122.799    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0716
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   122.923 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.433   123.357    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0718
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   123.481 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_3/O
                         net (fo=4, routed)           0.332   123.812    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0720
    SLICE_X21Y93         LUT5 (Prop_lut5_I0_O)        0.124   123.936 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.624   124.560    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0722
    SLICE_X21Y93         LUT6 (Prop_lut6_I5_O)        0.124   124.684 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0/O
                         net (fo=27, routed)          0.519   125.203    ebaz4205_i/AM_demodulator/sqrt32_0/U[7]
    SLICE_X18Y94         LUT4 (Prop_lut4_I2_O)        0.124   125.327 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_10/O
                         net (fo=2, routed)           0.561   125.888    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0718
    SLICE_X21Y92         LUT5 (Prop_lut5_I4_O)        0.124   126.012 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_5/O
                         net (fo=5, routed)           0.626   126.638    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0618
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   126.762 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_4/O
                         net (fo=3, routed)           0.439   127.200    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0620
    SLICE_X18Y92         LUT6 (Prop_lut6_I0_O)        0.124   127.324 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_17/O
                         net (fo=3, routed)           0.765   128.090    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0622
    SLICE_X18Y95         LUT6 (Prop_lut6_I1_O)        0.124   128.214 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_12/O
                         net (fo=3, routed)           0.579   128.793    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0513
    SLICE_X17Y95         LUT5 (Prop_lut5_I0_O)        0.124   128.917 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_9/O
                         net (fo=5, routed)           0.861   129.778    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0515
    SLICE_X15Y95         LUT6 (Prop_lut6_I3_O)        0.124   129.902 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_comp_1/O
                         net (fo=27, routed)          0.549   130.451    ebaz4205_i/AM_demodulator/sqrt32_0/U[5]
    SLICE_X15Y94         LUT6 (Prop_lut6_I3_O)        0.124   130.575 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_14/O
                         net (fo=3, routed)           0.742   131.318    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0512
    SLICE_X14Y96         LUT5 (Prop_lut5_I2_O)        0.124   131.442 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_10/O
                         net (fo=3, routed)           0.183   131.625    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0413
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.124   131.749 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_7/O
                         net (fo=4, routed)           0.322   132.071    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0415
    SLICE_X14Y95         LUT5 (Prop_lut5_I0_O)        0.124   132.195 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_4/O
                         net (fo=6, routed)           0.515   132.710    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0417
    SLICE_X17Y97         LUT6 (Prop_lut6_I3_O)        0.124   132.834 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_17_comp/O
                         net (fo=3, routed)           0.331   133.165    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0410
    SLICE_X14Y97         LUT5 (Prop_lut5_I4_O)        0.124   133.289 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.444   133.733    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0310
    SLICE_X14Y97         LUT5 (Prop_lut5_I0_O)        0.124   133.857 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_9/O
                         net (fo=3, routed)           0.303   134.159    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0312
    SLICE_X15Y97         LUT5 (Prop_lut5_I0_O)        0.124   134.283 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.996   135.279    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0314
    SLICE_X13Y95         LUT6 (Prop_lut6_I3_O)        0.124   135.403 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_comp/O
                         net (fo=18, routed)          0.434   135.837    ebaz4205_i/AM_demodulator/sqrt32_0/U[3]
    SLICE_X14Y95         LUT6 (Prop_lut6_I2_O)        0.124   135.961 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_15/O
                         net (fo=5, routed)           0.638   136.599    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0309
    SLICE_X12Y95         LUT5 (Prop_lut5_I2_O)        0.124   136.723 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_11/O
                         net (fo=4, routed)           0.337   137.060    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0210
    SLICE_X11Y96         LUT5 (Prop_lut5_I0_O)        0.124   137.184 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_8/O
                         net (fo=3, routed)           0.564   137.748    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0212
    SLICE_X13Y96         LUT6 (Prop_lut6_I3_O)        0.124   137.872 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_comp_3/O
                         net (fo=19, routed)          0.699   138.571    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_tdata[18]
    SLICE_X12Y96         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.497   112.689    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X12Y96         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[18]/C
                         clock pessimism              0.000   112.689    
                         clock uncertainty           -0.281   112.408    
    SLICE_X12Y96         FDRE (Setup_fdre_C_D)       -0.045   112.363    ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[18]
  -------------------------------------------------------------------
                         required time                        112.363    
                         arrival time                        -138.571    
  -------------------------------------------------------------------
                         slack                                -26.208    

Slack (VIOLATED) :        -26.149ns  (required time - arrival time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        26.168ns  (logic 5.044ns (19.275%)  route 21.124ns (80.725%))
  Logic Levels:           37  (LUT4=2 LUT5=17 LUT6=18)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 112.689 - 110.000 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 112.346 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.663   112.346    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X17Y94         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y94         FDRE (Prop_fdre_C_Q)         0.456   112.802 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/Q
                         net (fo=34, routed)          1.094   113.896    ebaz4205_i/AM_demodulator/sqrt32_0/P[30]
    SLICE_X17Y94         LUT6 (Prop_lut6_I1_O)        0.124   114.020 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[13]_INST_0/O
                         net (fo=18, routed)          0.301   114.321    ebaz4205_i/AM_demodulator/sqrt32_0/U[13]
    SLICE_X17Y94         LUT6 (Prop_lut6_I3_O)        0.124   114.445 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0_i_2/O
                         net (fo=8, routed)           0.609   115.054    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1227
    SLICE_X19Y94         LUT6 (Prop_lut6_I5_O)        0.124   115.178 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0/O
                         net (fo=58, routed)          0.700   115.878    ebaz4205_i/AM_demodulator/sqrt32_0/U[12]
    SLICE_X19Y95         LUT6 (Prop_lut6_I2_O)        0.124   116.002 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_3/O
                         net (fo=5, routed)           0.757   116.760    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1227
    SLICE_X16Y96         LUT6 (Prop_lut6_I3_O)        0.124   116.884 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.420   117.303    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1123
    SLICE_X18Y96         LUT5 (Prop_lut5_I2_O)        0.124   117.427 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_4/O
                         net (fo=3, routed)           0.374   117.802    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1024
    SLICE_X18Y97         LUT6 (Prop_lut6_I5_O)        0.124   117.926 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0/O
                         net (fo=41, routed)          0.870   118.795    ebaz4205_i/AM_demodulator/sqrt32_0/U[10]
    SLICE_X18Y97         LUT4 (Prop_lut4_I2_O)        0.124   118.919 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0_i_2/O
                         net (fo=3, routed)           0.827   119.747    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1025
    SLICE_X20Y96         LUT6 (Prop_lut6_I2_O)        0.124   119.871 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0/O
                         net (fo=34, routed)          0.389   120.260    ebaz4205_i/AM_demodulator/sqrt32_0/U[9]
    SLICE_X21Y96         LUT6 (Prop_lut6_I3_O)        0.124   120.384 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_7/O
                         net (fo=3, routed)           0.630   121.014    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0819
    SLICE_X21Y95         LUT5 (Prop_lut5_I0_O)        0.124   121.138 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_4/O
                         net (fo=3, routed)           0.322   121.460    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0821
    SLICE_X18Y95         LUT5 (Prop_lut5_I0_O)        0.124   121.584 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_3/O
                         net (fo=9, routed)           0.510   122.094    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0823
    SLICE_X18Y93         LUT6 (Prop_lut6_I5_O)        0.124   122.218 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_9/O
                         net (fo=2, routed)           0.582   122.799    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0716
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   122.923 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.433   123.357    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0718
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   123.481 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_3/O
                         net (fo=4, routed)           0.332   123.812    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0720
    SLICE_X21Y93         LUT5 (Prop_lut5_I0_O)        0.124   123.936 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.624   124.560    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0722
    SLICE_X21Y93         LUT6 (Prop_lut6_I5_O)        0.124   124.684 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0/O
                         net (fo=27, routed)          0.519   125.203    ebaz4205_i/AM_demodulator/sqrt32_0/U[7]
    SLICE_X18Y94         LUT4 (Prop_lut4_I2_O)        0.124   125.327 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_10/O
                         net (fo=2, routed)           0.561   125.888    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0718
    SLICE_X21Y92         LUT5 (Prop_lut5_I4_O)        0.124   126.012 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_5/O
                         net (fo=5, routed)           0.626   126.638    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0618
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   126.762 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_4/O
                         net (fo=3, routed)           0.439   127.200    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0620
    SLICE_X18Y92         LUT6 (Prop_lut6_I0_O)        0.124   127.324 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_17/O
                         net (fo=3, routed)           0.765   128.090    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0622
    SLICE_X18Y95         LUT6 (Prop_lut6_I1_O)        0.124   128.214 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_12/O
                         net (fo=3, routed)           0.579   128.793    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0513
    SLICE_X17Y95         LUT5 (Prop_lut5_I0_O)        0.124   128.917 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_9/O
                         net (fo=5, routed)           0.861   129.778    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0515
    SLICE_X15Y95         LUT6 (Prop_lut6_I3_O)        0.124   129.902 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_comp_1/O
                         net (fo=27, routed)          0.549   130.451    ebaz4205_i/AM_demodulator/sqrt32_0/U[5]
    SLICE_X15Y94         LUT6 (Prop_lut6_I3_O)        0.124   130.575 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_14/O
                         net (fo=3, routed)           0.742   131.318    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0512
    SLICE_X14Y96         LUT5 (Prop_lut5_I2_O)        0.124   131.442 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_10/O
                         net (fo=3, routed)           0.183   131.625    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0413
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.124   131.749 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_7/O
                         net (fo=4, routed)           0.322   132.071    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0415
    SLICE_X14Y95         LUT5 (Prop_lut5_I0_O)        0.124   132.195 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_4/O
                         net (fo=6, routed)           0.515   132.710    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0417
    SLICE_X17Y97         LUT6 (Prop_lut6_I3_O)        0.124   132.834 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_17_comp/O
                         net (fo=3, routed)           0.331   133.165    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0410
    SLICE_X14Y97         LUT5 (Prop_lut5_I4_O)        0.124   133.289 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.444   133.733    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0310
    SLICE_X14Y97         LUT5 (Prop_lut5_I0_O)        0.124   133.857 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_9/O
                         net (fo=3, routed)           0.303   134.159    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0312
    SLICE_X15Y97         LUT5 (Prop_lut5_I0_O)        0.124   134.283 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.996   135.279    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0314
    SLICE_X13Y95         LUT6 (Prop_lut6_I3_O)        0.124   135.403 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_comp/O
                         net (fo=18, routed)          0.434   135.837    ebaz4205_i/AM_demodulator/sqrt32_0/U[3]
    SLICE_X14Y95         LUT6 (Prop_lut6_I2_O)        0.124   135.961 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_15/O
                         net (fo=5, routed)           0.638   136.599    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0309
    SLICE_X12Y95         LUT5 (Prop_lut5_I2_O)        0.124   136.723 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_11/O
                         net (fo=4, routed)           0.337   137.060    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0210
    SLICE_X11Y96         LUT5 (Prop_lut5_I0_O)        0.124   137.184 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_i_8/O
                         net (fo=3, routed)           0.564   137.748    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0212
    SLICE_X13Y96         LUT6 (Prop_lut6_I3_O)        0.124   137.872 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_comp_3/O
                         net (fo=19, routed)          0.642   138.514    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_tdata[2]
    SLICE_X13Y96         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.497   112.689    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X13Y96         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[2]/C
                         clock pessimism              0.000   112.689    
                         clock uncertainty           -0.281   112.408    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)       -0.043   112.365    ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[2]
  -------------------------------------------------------------------
                         required time                        112.365    
                         arrival time                        -138.514    
  -------------------------------------------------------------------
                         slack                                -26.149    

Slack (VIOLATED) :        -23.453ns  (required time - arrival time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        23.502ns  (logic 4.548ns (19.351%)  route 18.954ns (80.649%))
  Logic Levels:           33  (LUT4=2 LUT5=15 LUT6=16)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 112.689 - 110.000 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 112.346 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.663   112.346    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X17Y94         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y94         FDRE (Prop_fdre_C_Q)         0.456   112.802 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/Q
                         net (fo=34, routed)          1.094   113.896    ebaz4205_i/AM_demodulator/sqrt32_0/P[30]
    SLICE_X17Y94         LUT6 (Prop_lut6_I1_O)        0.124   114.020 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[13]_INST_0/O
                         net (fo=18, routed)          0.301   114.321    ebaz4205_i/AM_demodulator/sqrt32_0/U[13]
    SLICE_X17Y94         LUT6 (Prop_lut6_I3_O)        0.124   114.445 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0_i_2/O
                         net (fo=8, routed)           0.609   115.054    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1227
    SLICE_X19Y94         LUT6 (Prop_lut6_I5_O)        0.124   115.178 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0/O
                         net (fo=58, routed)          0.700   115.878    ebaz4205_i/AM_demodulator/sqrt32_0/U[12]
    SLICE_X19Y95         LUT6 (Prop_lut6_I2_O)        0.124   116.002 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_3/O
                         net (fo=5, routed)           0.757   116.760    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1227
    SLICE_X16Y96         LUT6 (Prop_lut6_I3_O)        0.124   116.884 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.420   117.303    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1123
    SLICE_X18Y96         LUT5 (Prop_lut5_I2_O)        0.124   117.427 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_4/O
                         net (fo=3, routed)           0.374   117.802    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1024
    SLICE_X18Y97         LUT6 (Prop_lut6_I5_O)        0.124   117.926 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0/O
                         net (fo=41, routed)          0.870   118.795    ebaz4205_i/AM_demodulator/sqrt32_0/U[10]
    SLICE_X18Y97         LUT4 (Prop_lut4_I2_O)        0.124   118.919 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0_i_2/O
                         net (fo=3, routed)           0.827   119.747    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1025
    SLICE_X20Y96         LUT6 (Prop_lut6_I2_O)        0.124   119.871 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0/O
                         net (fo=34, routed)          0.389   120.260    ebaz4205_i/AM_demodulator/sqrt32_0/U[9]
    SLICE_X21Y96         LUT6 (Prop_lut6_I3_O)        0.124   120.384 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_7/O
                         net (fo=3, routed)           0.630   121.014    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0819
    SLICE_X21Y95         LUT5 (Prop_lut5_I0_O)        0.124   121.138 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_4/O
                         net (fo=3, routed)           0.322   121.460    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0821
    SLICE_X18Y95         LUT5 (Prop_lut5_I0_O)        0.124   121.584 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_3/O
                         net (fo=9, routed)           0.510   122.094    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0823
    SLICE_X18Y93         LUT6 (Prop_lut6_I5_O)        0.124   122.218 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_9/O
                         net (fo=2, routed)           0.582   122.799    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0716
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   122.923 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.433   123.357    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0718
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   123.481 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_3/O
                         net (fo=4, routed)           0.332   123.812    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0720
    SLICE_X21Y93         LUT5 (Prop_lut5_I0_O)        0.124   123.936 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.624   124.560    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0722
    SLICE_X21Y93         LUT6 (Prop_lut6_I5_O)        0.124   124.684 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0/O
                         net (fo=27, routed)          0.519   125.203    ebaz4205_i/AM_demodulator/sqrt32_0/U[7]
    SLICE_X18Y94         LUT4 (Prop_lut4_I2_O)        0.124   125.327 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_10/O
                         net (fo=2, routed)           0.561   125.888    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0718
    SLICE_X21Y92         LUT5 (Prop_lut5_I4_O)        0.124   126.012 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_5/O
                         net (fo=5, routed)           0.626   126.638    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0618
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   126.762 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_4/O
                         net (fo=3, routed)           0.439   127.200    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0620
    SLICE_X18Y92         LUT6 (Prop_lut6_I0_O)        0.124   127.324 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_17/O
                         net (fo=3, routed)           0.765   128.090    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0622
    SLICE_X18Y95         LUT6 (Prop_lut6_I1_O)        0.124   128.214 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_12/O
                         net (fo=3, routed)           0.579   128.793    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0513
    SLICE_X17Y95         LUT5 (Prop_lut5_I0_O)        0.124   128.917 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_9/O
                         net (fo=5, routed)           0.861   129.778    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0515
    SLICE_X15Y95         LUT6 (Prop_lut6_I3_O)        0.124   129.902 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_comp_1/O
                         net (fo=27, routed)          0.549   130.451    ebaz4205_i/AM_demodulator/sqrt32_0/U[5]
    SLICE_X15Y94         LUT6 (Prop_lut6_I3_O)        0.124   130.575 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_14/O
                         net (fo=3, routed)           0.742   131.318    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0512
    SLICE_X14Y96         LUT5 (Prop_lut5_I2_O)        0.124   131.442 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_10/O
                         net (fo=3, routed)           0.183   131.625    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0413
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.124   131.749 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_7/O
                         net (fo=4, routed)           0.322   132.071    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0415
    SLICE_X14Y95         LUT5 (Prop_lut5_I0_O)        0.124   132.195 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_4/O
                         net (fo=6, routed)           0.515   132.710    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0417
    SLICE_X17Y97         LUT6 (Prop_lut6_I3_O)        0.124   132.834 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_17_comp/O
                         net (fo=3, routed)           0.331   133.165    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0410
    SLICE_X14Y97         LUT5 (Prop_lut5_I4_O)        0.124   133.289 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.444   133.733    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0310
    SLICE_X14Y97         LUT5 (Prop_lut5_I0_O)        0.124   133.857 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_9/O
                         net (fo=3, routed)           0.303   134.159    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0312
    SLICE_X15Y97         LUT5 (Prop_lut5_I0_O)        0.124   134.283 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.996   135.279    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0314
    SLICE_X13Y95         LUT6 (Prop_lut6_I3_O)        0.124   135.403 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_comp/O
                         net (fo=18, routed)          0.445   135.848    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_tdata[19]
    SLICE_X10Y95         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.497   112.689    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X10Y95         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[19]/C
                         clock pessimism              0.000   112.689    
                         clock uncertainty           -0.281   112.408    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)       -0.013   112.395    ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[19]
  -------------------------------------------------------------------
                         required time                        112.395    
                         arrival time                        -135.848    
  -------------------------------------------------------------------
                         slack                                -23.453    

Slack (VIOLATED) :        -22.964ns  (required time - arrival time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        23.057ns  (logic 4.548ns (19.725%)  route 18.509ns (80.275%))
  Logic Levels:           33  (LUT4=2 LUT5=15 LUT6=16)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 112.689 - 110.000 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 112.346 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.663   112.346    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X17Y94         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y94         FDRE (Prop_fdre_C_Q)         0.456   112.802 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/Q
                         net (fo=34, routed)          1.094   113.896    ebaz4205_i/AM_demodulator/sqrt32_0/P[30]
    SLICE_X17Y94         LUT6 (Prop_lut6_I1_O)        0.124   114.020 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[13]_INST_0/O
                         net (fo=18, routed)          0.301   114.321    ebaz4205_i/AM_demodulator/sqrt32_0/U[13]
    SLICE_X17Y94         LUT6 (Prop_lut6_I3_O)        0.124   114.445 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0_i_2/O
                         net (fo=8, routed)           0.609   115.054    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1227
    SLICE_X19Y94         LUT6 (Prop_lut6_I5_O)        0.124   115.178 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0/O
                         net (fo=58, routed)          0.700   115.878    ebaz4205_i/AM_demodulator/sqrt32_0/U[12]
    SLICE_X19Y95         LUT6 (Prop_lut6_I2_O)        0.124   116.002 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_3/O
                         net (fo=5, routed)           0.757   116.760    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1227
    SLICE_X16Y96         LUT6 (Prop_lut6_I3_O)        0.124   116.884 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.420   117.303    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1123
    SLICE_X18Y96         LUT5 (Prop_lut5_I2_O)        0.124   117.427 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_4/O
                         net (fo=3, routed)           0.374   117.802    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1024
    SLICE_X18Y97         LUT6 (Prop_lut6_I5_O)        0.124   117.926 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0/O
                         net (fo=41, routed)          0.870   118.795    ebaz4205_i/AM_demodulator/sqrt32_0/U[10]
    SLICE_X18Y97         LUT4 (Prop_lut4_I2_O)        0.124   118.919 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0_i_2/O
                         net (fo=3, routed)           0.827   119.747    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1025
    SLICE_X20Y96         LUT6 (Prop_lut6_I2_O)        0.124   119.871 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0/O
                         net (fo=34, routed)          0.389   120.260    ebaz4205_i/AM_demodulator/sqrt32_0/U[9]
    SLICE_X21Y96         LUT6 (Prop_lut6_I3_O)        0.124   120.384 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_7/O
                         net (fo=3, routed)           0.630   121.014    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0819
    SLICE_X21Y95         LUT5 (Prop_lut5_I0_O)        0.124   121.138 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_4/O
                         net (fo=3, routed)           0.322   121.460    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0821
    SLICE_X18Y95         LUT5 (Prop_lut5_I0_O)        0.124   121.584 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_3/O
                         net (fo=9, routed)           0.510   122.094    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0823
    SLICE_X18Y93         LUT6 (Prop_lut6_I5_O)        0.124   122.218 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_9/O
                         net (fo=2, routed)           0.582   122.799    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0716
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   122.923 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.433   123.357    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0718
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   123.481 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_3/O
                         net (fo=4, routed)           0.332   123.812    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0720
    SLICE_X21Y93         LUT5 (Prop_lut5_I0_O)        0.124   123.936 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.624   124.560    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0722
    SLICE_X21Y93         LUT6 (Prop_lut6_I5_O)        0.124   124.684 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0/O
                         net (fo=27, routed)          0.519   125.203    ebaz4205_i/AM_demodulator/sqrt32_0/U[7]
    SLICE_X18Y94         LUT4 (Prop_lut4_I2_O)        0.124   125.327 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_10/O
                         net (fo=2, routed)           0.561   125.888    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0718
    SLICE_X21Y92         LUT5 (Prop_lut5_I4_O)        0.124   126.012 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_5/O
                         net (fo=5, routed)           0.626   126.638    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0618
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   126.762 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_4/O
                         net (fo=3, routed)           0.439   127.200    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0620
    SLICE_X18Y92         LUT6 (Prop_lut6_I0_O)        0.124   127.324 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_17/O
                         net (fo=3, routed)           0.765   128.090    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0622
    SLICE_X18Y95         LUT6 (Prop_lut6_I1_O)        0.124   128.214 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_12/O
                         net (fo=3, routed)           0.579   128.793    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0513
    SLICE_X17Y95         LUT5 (Prop_lut5_I0_O)        0.124   128.917 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_9/O
                         net (fo=5, routed)           0.861   129.778    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0515
    SLICE_X15Y95         LUT6 (Prop_lut6_I3_O)        0.124   129.902 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_comp_1/O
                         net (fo=27, routed)          0.549   130.451    ebaz4205_i/AM_demodulator/sqrt32_0/U[5]
    SLICE_X15Y94         LUT6 (Prop_lut6_I3_O)        0.124   130.575 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_14/O
                         net (fo=3, routed)           0.742   131.318    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0512
    SLICE_X14Y96         LUT5 (Prop_lut5_I2_O)        0.124   131.442 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_10/O
                         net (fo=3, routed)           0.183   131.625    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0413
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.124   131.749 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_7/O
                         net (fo=4, routed)           0.322   132.071    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0415
    SLICE_X14Y95         LUT5 (Prop_lut5_I0_O)        0.124   132.195 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_4/O
                         net (fo=6, routed)           0.515   132.710    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0417
    SLICE_X17Y97         LUT6 (Prop_lut6_I3_O)        0.124   132.834 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_17_comp/O
                         net (fo=3, routed)           0.331   133.165    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0410
    SLICE_X14Y97         LUT5 (Prop_lut5_I4_O)        0.124   133.289 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.444   133.733    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0310
    SLICE_X14Y97         LUT5 (Prop_lut5_I0_O)        0.124   133.857 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_9/O
                         net (fo=3, routed)           0.303   134.159    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0312
    SLICE_X15Y97         LUT5 (Prop_lut5_I0_O)        0.124   134.283 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.996   135.279    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0314
    SLICE_X13Y95         LUT6 (Prop_lut6_I3_O)        0.124   135.403 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_comp/O
                         net (fo=18, routed)          0.000   135.403    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_tdata[3]
    SLICE_X13Y95         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.497   112.689    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X13Y95         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[3]/C
                         clock pessimism              0.000   112.689    
                         clock uncertainty           -0.281   112.408    
    SLICE_X13Y95         FDRE (Setup_fdre_C_D)        0.031   112.439    ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[3]
  -------------------------------------------------------------------
                         required time                        112.439    
                         arrival time                        -135.403    
  -------------------------------------------------------------------
                         slack                                -22.964    

Slack (VIOLATED) :        -21.059ns  (required time - arrival time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        21.075ns  (logic 4.052ns (19.227%)  route 17.023ns (80.773%))
  Logic Levels:           29  (LUT4=2 LUT5=12 LUT6=15)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 112.683 - 110.000 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 112.346 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.663   112.346    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X17Y94         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y94         FDRE (Prop_fdre_C_Q)         0.456   112.802 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/Q
                         net (fo=34, routed)          1.094   113.896    ebaz4205_i/AM_demodulator/sqrt32_0/P[30]
    SLICE_X17Y94         LUT6 (Prop_lut6_I1_O)        0.124   114.020 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[13]_INST_0/O
                         net (fo=18, routed)          0.301   114.321    ebaz4205_i/AM_demodulator/sqrt32_0/U[13]
    SLICE_X17Y94         LUT6 (Prop_lut6_I3_O)        0.124   114.445 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0_i_2/O
                         net (fo=8, routed)           0.609   115.054    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1227
    SLICE_X19Y94         LUT6 (Prop_lut6_I5_O)        0.124   115.178 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0/O
                         net (fo=58, routed)          0.700   115.878    ebaz4205_i/AM_demodulator/sqrt32_0/U[12]
    SLICE_X19Y95         LUT6 (Prop_lut6_I2_O)        0.124   116.002 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_3/O
                         net (fo=5, routed)           0.757   116.760    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1227
    SLICE_X16Y96         LUT6 (Prop_lut6_I3_O)        0.124   116.884 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.420   117.303    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1123
    SLICE_X18Y96         LUT5 (Prop_lut5_I2_O)        0.124   117.427 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_4/O
                         net (fo=3, routed)           0.374   117.802    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1024
    SLICE_X18Y97         LUT6 (Prop_lut6_I5_O)        0.124   117.926 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0/O
                         net (fo=41, routed)          0.870   118.795    ebaz4205_i/AM_demodulator/sqrt32_0/U[10]
    SLICE_X18Y97         LUT4 (Prop_lut4_I2_O)        0.124   118.919 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0_i_2/O
                         net (fo=3, routed)           0.827   119.747    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1025
    SLICE_X20Y96         LUT6 (Prop_lut6_I2_O)        0.124   119.871 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0/O
                         net (fo=34, routed)          0.389   120.260    ebaz4205_i/AM_demodulator/sqrt32_0/U[9]
    SLICE_X21Y96         LUT6 (Prop_lut6_I3_O)        0.124   120.384 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_7/O
                         net (fo=3, routed)           0.630   121.014    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0819
    SLICE_X21Y95         LUT5 (Prop_lut5_I0_O)        0.124   121.138 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_4/O
                         net (fo=3, routed)           0.322   121.460    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0821
    SLICE_X18Y95         LUT5 (Prop_lut5_I0_O)        0.124   121.584 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_3/O
                         net (fo=9, routed)           0.510   122.094    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0823
    SLICE_X18Y93         LUT6 (Prop_lut6_I5_O)        0.124   122.218 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_9/O
                         net (fo=2, routed)           0.582   122.799    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0716
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   122.923 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.433   123.357    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0718
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   123.481 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_3/O
                         net (fo=4, routed)           0.332   123.812    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0720
    SLICE_X21Y93         LUT5 (Prop_lut5_I0_O)        0.124   123.936 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.624   124.560    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0722
    SLICE_X21Y93         LUT6 (Prop_lut6_I5_O)        0.124   124.684 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0/O
                         net (fo=27, routed)          0.519   125.203    ebaz4205_i/AM_demodulator/sqrt32_0/U[7]
    SLICE_X18Y94         LUT4 (Prop_lut4_I2_O)        0.124   125.327 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_10/O
                         net (fo=2, routed)           0.561   125.888    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0718
    SLICE_X21Y92         LUT5 (Prop_lut5_I4_O)        0.124   126.012 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_5/O
                         net (fo=5, routed)           0.626   126.638    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0618
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   126.762 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_4/O
                         net (fo=3, routed)           0.439   127.200    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0620
    SLICE_X18Y92         LUT6 (Prop_lut6_I0_O)        0.124   127.324 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_17/O
                         net (fo=3, routed)           0.765   128.090    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0622
    SLICE_X18Y95         LUT6 (Prop_lut6_I1_O)        0.124   128.214 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_12/O
                         net (fo=3, routed)           0.579   128.793    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0513
    SLICE_X17Y95         LUT5 (Prop_lut5_I0_O)        0.124   128.917 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_9/O
                         net (fo=5, routed)           0.861   129.778    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0515
    SLICE_X15Y95         LUT6 (Prop_lut6_I3_O)        0.124   129.902 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_comp_1/O
                         net (fo=27, routed)          0.549   130.451    ebaz4205_i/AM_demodulator/sqrt32_0/U[5]
    SLICE_X15Y94         LUT6 (Prop_lut6_I3_O)        0.124   130.575 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_14/O
                         net (fo=3, routed)           0.742   131.318    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0512
    SLICE_X14Y96         LUT5 (Prop_lut5_I2_O)        0.124   131.442 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_10/O
                         net (fo=3, routed)           0.183   131.625    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0413
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.124   131.749 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_7/O
                         net (fo=4, routed)           0.322   132.071    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0415
    SLICE_X14Y95         LUT5 (Prop_lut5_I0_O)        0.124   132.195 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_4/O
                         net (fo=6, routed)           0.347   132.542    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0417
    SLICE_X15Y97         LUT6 (Prop_lut6_I3_O)        0.124   132.666 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_comp/O
                         net (fo=28, routed)          0.754   133.421    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_tdata[4]
    SLICE_X17Y97         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.491   112.683    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X17Y97         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[4]/C
                         clock pessimism              0.000   112.683    
                         clock uncertainty           -0.281   112.402    
    SLICE_X17Y97         FDRE (Setup_fdre_C_D)       -0.040   112.362    ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[4]
  -------------------------------------------------------------------
                         required time                        112.362    
                         arrival time                        -133.421    
  -------------------------------------------------------------------
                         slack                                -21.059    

Slack (VIOLATED) :        -20.954ns  (required time - arrival time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        20.964ns  (logic 4.052ns (19.328%)  route 16.912ns (80.672%))
  Logic Levels:           29  (LUT4=2 LUT5=12 LUT6=15)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 112.684 - 110.000 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 112.346 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.663   112.346    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X17Y94         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y94         FDRE (Prop_fdre_C_Q)         0.456   112.802 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/Q
                         net (fo=34, routed)          1.094   113.896    ebaz4205_i/AM_demodulator/sqrt32_0/P[30]
    SLICE_X17Y94         LUT6 (Prop_lut6_I1_O)        0.124   114.020 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[13]_INST_0/O
                         net (fo=18, routed)          0.301   114.321    ebaz4205_i/AM_demodulator/sqrt32_0/U[13]
    SLICE_X17Y94         LUT6 (Prop_lut6_I3_O)        0.124   114.445 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0_i_2/O
                         net (fo=8, routed)           0.609   115.054    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1227
    SLICE_X19Y94         LUT6 (Prop_lut6_I5_O)        0.124   115.178 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0/O
                         net (fo=58, routed)          0.700   115.878    ebaz4205_i/AM_demodulator/sqrt32_0/U[12]
    SLICE_X19Y95         LUT6 (Prop_lut6_I2_O)        0.124   116.002 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_3/O
                         net (fo=5, routed)           0.757   116.760    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1227
    SLICE_X16Y96         LUT6 (Prop_lut6_I3_O)        0.124   116.884 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.420   117.303    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1123
    SLICE_X18Y96         LUT5 (Prop_lut5_I2_O)        0.124   117.427 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0_i_4/O
                         net (fo=3, routed)           0.374   117.802    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1024
    SLICE_X18Y97         LUT6 (Prop_lut6_I5_O)        0.124   117.926 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[10]_INST_0/O
                         net (fo=41, routed)          0.870   118.795    ebaz4205_i/AM_demodulator/sqrt32_0/U[10]
    SLICE_X18Y97         LUT4 (Prop_lut4_I2_O)        0.124   118.919 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0_i_2/O
                         net (fo=3, routed)           0.827   119.747    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1025
    SLICE_X20Y96         LUT6 (Prop_lut6_I2_O)        0.124   119.871 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[9]_INST_0/O
                         net (fo=34, routed)          0.389   120.260    ebaz4205_i/AM_demodulator/sqrt32_0/U[9]
    SLICE_X21Y96         LUT6 (Prop_lut6_I3_O)        0.124   120.384 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_7/O
                         net (fo=3, routed)           0.630   121.014    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0819
    SLICE_X21Y95         LUT5 (Prop_lut5_I0_O)        0.124   121.138 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_4/O
                         net (fo=3, routed)           0.322   121.460    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0821
    SLICE_X18Y95         LUT5 (Prop_lut5_I0_O)        0.124   121.584 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[8]_INST_0_i_3/O
                         net (fo=9, routed)           0.510   122.094    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0823
    SLICE_X18Y93         LUT6 (Prop_lut6_I5_O)        0.124   122.218 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_9/O
                         net (fo=2, routed)           0.582   122.799    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0716
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   122.923 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.433   123.357    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0718
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   123.481 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_3/O
                         net (fo=4, routed)           0.332   123.812    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0720
    SLICE_X21Y93         LUT5 (Prop_lut5_I0_O)        0.124   123.936 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0_i_2/O
                         net (fo=7, routed)           0.624   124.560    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0722
    SLICE_X21Y93         LUT6 (Prop_lut6_I5_O)        0.124   124.684 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[7]_INST_0/O
                         net (fo=27, routed)          0.519   125.203    ebaz4205_i/AM_demodulator/sqrt32_0/U[7]
    SLICE_X18Y94         LUT4 (Prop_lut4_I2_O)        0.124   125.327 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_10/O
                         net (fo=2, routed)           0.561   125.888    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0718
    SLICE_X21Y92         LUT5 (Prop_lut5_I4_O)        0.124   126.012 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_5/O
                         net (fo=5, routed)           0.626   126.638    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0618
    SLICE_X19Y93         LUT5 (Prop_lut5_I0_O)        0.124   126.762 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_4/O
                         net (fo=3, routed)           0.439   127.200    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0620
    SLICE_X18Y92         LUT6 (Prop_lut6_I0_O)        0.124   127.324 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_17/O
                         net (fo=3, routed)           0.765   128.090    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0622
    SLICE_X18Y95         LUT6 (Prop_lut6_I1_O)        0.124   128.214 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_12/O
                         net (fo=3, routed)           0.579   128.793    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0513
    SLICE_X17Y95         LUT5 (Prop_lut5_I0_O)        0.124   128.917 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_9/O
                         net (fo=5, routed)           0.861   129.778    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0515
    SLICE_X15Y95         LUT6 (Prop_lut6_I3_O)        0.124   129.902 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_comp_1/O
                         net (fo=27, routed)          0.549   130.451    ebaz4205_i/AM_demodulator/sqrt32_0/U[5]
    SLICE_X15Y94         LUT6 (Prop_lut6_I3_O)        0.124   130.575 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_14/O
                         net (fo=3, routed)           0.742   131.318    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0512
    SLICE_X14Y96         LUT5 (Prop_lut5_I2_O)        0.124   131.442 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_10/O
                         net (fo=3, routed)           0.183   131.625    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0413
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.124   131.749 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_7/O
                         net (fo=4, routed)           0.322   132.071    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0415
    SLICE_X14Y95         LUT5 (Prop_lut5_I0_O)        0.124   132.195 f  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_4/O
                         net (fo=6, routed)           0.347   132.542    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0417
    SLICE_X15Y97         LUT6 (Prop_lut6_I3_O)        0.124   132.666 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_comp/O
                         net (fo=28, routed)          0.644   133.310    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_tdata[20]
    SLICE_X15Y97         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.492   112.684    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X15Y97         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[20]/C
                         clock pessimism              0.000   112.684    
                         clock uncertainty           -0.281   112.403    
    SLICE_X15Y97         FDRE (Setup_fdre_C_D)       -0.047   112.356    ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[20]
  -------------------------------------------------------------------
                         required time                        112.356    
                         arrival time                        -133.310    
  -------------------------------------------------------------------
                         slack                                -20.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.128ns (18.750%)  route 0.555ns (81.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.558     0.899    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X26Y16         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y16         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg/Q
                         net (fo=2, routed)           0.555     1.581    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished
    SLICE_X22Y23         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.813     1.183    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X22Y23         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/C
                         clock pessimism              0.000     1.183    
                         clock uncertainty            0.281     1.464    
    SLICE_X22Y23         FDRE (Hold_fdre_C_D)         0.007     1.471    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.209ns (24.321%)  route 0.650ns (75.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.560     0.901    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X16Y92         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y92         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/Q
                         net (fo=9, routed)           0.277     1.341    ebaz4205_i/AM_demodulator/sqrt32_0/P[27]
    SLICE_X17Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.386 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[13]_INST_0/O
                         net (fo=18, routed)          0.374     1.760    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_tdata[13]
    SLICE_X10Y92         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.832     1.202    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X10Y92         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[13]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.281     1.483    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.075     1.558    ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.209ns (24.321%)  route 0.650ns (75.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.560     0.901    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X16Y92         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y92         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/Q
                         net (fo=9, routed)           0.277     1.341    ebaz4205_i/AM_demodulator/sqrt32_0/P[27]
    SLICE_X17Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.386 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[13]_INST_0/O
                         net (fo=18, routed)          0.374     1.760    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_tdata[29]
    SLICE_X10Y92         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.832     1.202    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X10Y92         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[29]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.281     1.483    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.063     1.546    ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.231ns (25.214%)  route 0.685ns (74.786%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.561     0.902    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X17Y94         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y94         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/Q
                         net (fo=34, routed)          0.409     1.452    ebaz4205_i/AM_demodulator/sqrt32_0/P[30]
    SLICE_X19Y95         LUT5 (Prop_lut5_I0_O)        0.045     1.497 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.276     1.773    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0622
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.045     1.818 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_comp_1/O
                         net (fo=27, routed)          0.000     1.818    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_tdata[21]
    SLICE_X15Y95         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.830     1.200    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X15Y95         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[21]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.281     1.481    
    SLICE_X15Y95         FDRE (Hold_fdre_C_D)         0.092     1.573    ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.584%)  route 0.718ns (79.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.561     0.902    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X19Y94         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y94         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/Q
                         net (fo=34, routed)          0.312     1.355    ebaz4205_i/AM_demodulator/sqrt32_0/P[31]
    SLICE_X17Y94         LUT4 (Prop_lut4_I0_O)        0.045     1.400 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[14]_INST_0/O
                         net (fo=47, routed)          0.405     1.805    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_tdata[14]
    SLICE_X10Y92         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.832     1.202    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X10Y92         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[14]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.281     1.483    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.052     1.535    ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.186ns (20.333%)  route 0.729ns (79.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.561     0.902    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X17Y94         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y94         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/Q
                         net (fo=34, routed)          0.286     1.329    ebaz4205_i/AM_demodulator/sqrt32_0/P[30]
    SLICE_X19Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.374 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0/O
                         net (fo=58, routed)          0.443     1.816    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_tdata[28]
    SLICE_X10Y92         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.832     1.202    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X10Y92         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[28]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.281     1.483    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.063     1.546    ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.186ns (20.330%)  route 0.729ns (79.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.561     0.902    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X17Y94         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y94         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/Q
                         net (fo=34, routed)          0.286     1.329    ebaz4205_i/AM_demodulator/sqrt32_0/P[30]
    SLICE_X19Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.374 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[12]_INST_0/O
                         net (fo=58, routed)          0.443     1.816    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_tdata[12]
    SLICE_X11Y92         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.832     1.202    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X11Y92         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[12]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.281     1.483    
    SLICE_X11Y92         FDRE (Hold_fdre_C_D)         0.047     1.530    ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.186ns (17.673%)  route 0.866ns (82.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.561     0.902    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X19Y94         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y94         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/Q
                         net (fo=34, routed)          0.312     1.355    ebaz4205_i/AM_demodulator/sqrt32_0/P[31]
    SLICE_X17Y94         LUT4 (Prop_lut4_I0_O)        0.045     1.400 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[14]_INST_0/O
                         net (fo=47, routed)          0.554     1.954    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_tdata[30]
    SLICE_X10Y92         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.832     1.202    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X10Y92         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[30]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.281     1.483    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.060     1.543    ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.321ns (29.622%)  route 0.763ns (70.378%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.564     0.905    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X11Y94         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]_replica/Q
                         net (fo=3, routed)           0.339     1.385    ebaz4205_i/AM_demodulator/sqrt32_0/S[29]_repN_alias
    SLICE_X10Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.430 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.089     1.519    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0217
    SLICE_X10Y96         LUT5 (Prop_lut5_I2_O)        0.045     1.564 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.122     1.686    ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0218
    SLICE_X10Y97         LUT5 (Prop_lut5_I4_O)        0.045     1.731 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_4_comp/O
                         net (fo=1, routed)           0.212     1.943    ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0115_repN
    SLICE_X11Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.988 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_comp_1/O
                         net (fo=19, routed)          0.000     1.988    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_tdata[17]
    SLICE_X11Y96         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.833     1.203    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X11Y96         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[17]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.281     1.484    
    SLICE_X11Y96         FDRE (Hold_fdre_C_D)         0.092     1.576    ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.186ns (17.043%)  route 0.905ns (82.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.561     0.902    ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X17Y94         FDRE                                         r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y94         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/Q
                         net (fo=34, routed)          0.663     1.706    ebaz4205_i/AM_demodulator/sqrt32_0/P[30]
    SLICE_X11Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.751 r  ebaz4205_i/AM_demodulator/sqrt32_0/U[15]_INST_0/O
                         net (fo=2, routed)           0.242     1.993    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_tdata[31]
    SLICE_X11Y92         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.832     1.202    ebaz4205_i/I2S/I2S_Transmitter_0/inst/s00_axis_aclk
    SLICE_X11Y92         FDRE                                         r  ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[31]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.281     1.483    
    SLICE_X11Y92         FDRE (Hold_fdre_C_D)         0.076     1.559    ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.434    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack       14.065ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.065ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (MaxDelay Path 15.625ns)
  Data Path Delay:        1.295ns  (logic 0.419ns (32.357%)  route 0.876ns (67.643%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]/C
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]/Q
                         net (fo=1, routed)           0.876     1.295    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[7]
    SLICE_X37Y72         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.625    15.625    
    SLICE_X37Y72         FDRE (Setup_fdre_C_D)       -0.265    15.360    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -1.295    
  -------------------------------------------------------------------
                         slack                                 14.065    

Slack (MET) :             14.083ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (MaxDelay Path 15.625ns)
  Data Path Delay:        1.274ns  (logic 0.419ns (32.879%)  route 0.855ns (67.121%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/C
    SLICE_X23Y67         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/Q
                         net (fo=1, routed)           0.855     1.274    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[27]
    SLICE_X31Y71         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.625    15.625    
    SLICE_X31Y71         FDRE (Setup_fdre_C_D)       -0.268    15.357    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                          -1.274    
  -------------------------------------------------------------------
                         slack                                 14.083    

Slack (MET) :             14.094ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (MaxDelay Path 15.625ns)
  Data Path Delay:        1.470ns  (logic 0.518ns (35.241%)  route 0.952ns (64.759%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[17]/C
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[17]/Q
                         net (fo=1, routed)           0.952     1.470    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[17]
    SLICE_X34Y65         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.625    15.625    
    SLICE_X34Y65         FDRE (Setup_fdre_C_D)       -0.061    15.564    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][17]
  -------------------------------------------------------------------
                         required time                         15.564    
                         arrival time                          -1.470    
  -------------------------------------------------------------------
                         slack                                 14.094    

Slack (MET) :             14.174ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (MaxDelay Path 15.625ns)
  Data Path Delay:        1.186ns  (logic 0.419ns (35.325%)  route 0.767ns (64.675%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[28]/C
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[28]/Q
                         net (fo=1, routed)           0.767     1.186    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[28]
    SLICE_X25Y61         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.625    15.625    
    SLICE_X25Y61         FDRE (Setup_fdre_C_D)       -0.265    15.360    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][28]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                 14.174    

Slack (MET) :             14.186ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (MaxDelay Path 15.625ns)
  Data Path Delay:        1.344ns  (logic 0.456ns (33.925%)  route 0.888ns (66.075%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[25]/C
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[25]/Q
                         net (fo=1, routed)           0.888     1.344    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[25]
    SLICE_X22Y74         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.625    15.625    
    SLICE_X22Y74         FDRE (Setup_fdre_C_D)       -0.095    15.530    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][25]
  -------------------------------------------------------------------
                         required time                         15.530    
                         arrival time                          -1.344    
  -------------------------------------------------------------------
                         slack                                 14.186    

Slack (MET) :             14.192ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (MaxDelay Path 15.625ns)
  Data Path Delay:        1.166ns  (logic 0.419ns (35.928%)  route 0.747ns (64.072%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y61                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/C
    SLICE_X23Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/Q
                         net (fo=1, routed)           0.747     1.166    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[30]
    SLICE_X31Y64         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.625    15.625    
    SLICE_X31Y64         FDRE (Setup_fdre_C_D)       -0.267    15.358    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                 14.192    

Slack (MET) :             14.224ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (MaxDelay Path 15.625ns)
  Data Path Delay:        1.308ns  (logic 0.456ns (34.870%)  route 0.852ns (65.130%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y75                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
    SLICE_X17Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/Q
                         net (fo=1, routed)           0.852     1.308    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[37]
    SLICE_X27Y75         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.625    15.625    
    SLICE_X27Y75         FDRE (Setup_fdre_C_D)       -0.093    15.532    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]
  -------------------------------------------------------------------
                         required time                         15.532    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                 14.224    

Slack (MET) :             14.230ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (MaxDelay Path 15.625ns)
  Data Path Delay:        1.302ns  (logic 0.456ns (35.034%)  route 0.846ns (64.966%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y70                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/C
    SLICE_X22Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/Q
                         net (fo=1, routed)           0.846     1.302    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[24]
    SLICE_X23Y76         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.625    15.625    
    SLICE_X23Y76         FDRE (Setup_fdre_C_D)       -0.093    15.532    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]
  -------------------------------------------------------------------
                         required time                         15.532    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                 14.230    

Slack (MET) :             14.239ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (MaxDelay Path 15.625ns)
  Data Path Delay:        1.325ns  (logic 0.456ns (34.420%)  route 0.869ns (65.580%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[5]/C
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[5]/Q
                         net (fo=1, routed)           0.869     1.325    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[5]
    SLICE_X35Y75         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.625    15.625    
    SLICE_X35Y75         FDRE (Setup_fdre_C_D)       -0.061    15.564    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         15.564    
                         arrival time                          -1.325    
  -------------------------------------------------------------------
                         slack                                 14.239    

Slack (MET) :             14.240ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (MaxDelay Path 15.625ns)
  Data Path Delay:        1.324ns  (logic 0.456ns (34.437%)  route 0.868ns (65.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.625ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y72                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[20]/C
    SLICE_X26Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[20]/Q
                         net (fo=1, routed)           0.868     1.324    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[20]
    SLICE_X27Y78         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.625    15.625    
    SLICE_X27Y78         FDRE (Setup_fdre_C_D)       -0.061    15.564    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][20]
  -------------------------------------------------------------------
                         required time                         15.564    
                         arrival time                          -1.324    
  -------------------------------------------------------------------
                         slack                                 14.240    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        5.247ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.385ns  (logic 0.478ns (34.505%)  route 0.907ns (65.495%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.907     1.385    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X36Y52         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)       -0.243     6.632    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.632    
                         arrival time                          -1.385    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.403ns  (logic 0.456ns (32.495%)  route 0.947ns (67.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.947     1.403    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[11]
    SLICE_X37Y54         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X37Y54         FDRE (Setup_fdre_C_D)       -0.105     6.770    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          6.770    
                         arrival time                          -1.403    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.379ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.401ns  (logic 0.518ns (36.978%)  route 0.883ns (63.022%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.883     1.401    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[4]
    SLICE_X25Y51         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X25Y51         FDRE (Setup_fdre_C_D)       -0.095     6.780    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                  5.379    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.192ns  (logic 0.419ns (35.159%)  route 0.773ns (64.841%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.773     1.192    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X22Y50         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X22Y50         FDRE (Setup_fdre_C_D)       -0.270     6.605    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.313ns  (logic 0.456ns (34.732%)  route 0.857ns (65.268%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.857     1.313    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[10]
    SLICE_X26Y52         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X26Y52         FDRE (Setup_fdre_C_D)       -0.095     6.780    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -1.313    
  -------------------------------------------------------------------
                         slack                                  5.467    

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.263ns  (logic 0.518ns (41.009%)  route 0.745ns (58.991%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.745     1.263    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X36Y51         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X36Y51         FDRE (Setup_fdre_C_D)       -0.093     6.782    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.782    
                         arrival time                          -1.263    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.122ns  (logic 0.419ns (37.349%)  route 0.703ns (62.651%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.703     1.122    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X30Y54         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X30Y54         FDRE (Setup_fdre_C_D)       -0.222     6.653    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.068ns  (logic 0.478ns (44.742%)  route 0.590ns (55.258%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.590     1.068    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X27Y50         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X27Y50         FDRE (Setup_fdre_C_D)       -0.266     6.609    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.609    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.059ns  (logic 0.419ns (39.560%)  route 0.640ns (60.440%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.640     1.059    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X40Y52         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)       -0.268     6.607    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.607    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.875ns  (MaxDelay Path 6.875ns)
  Data Path Delay:        1.230ns  (logic 0.456ns (37.070%)  route 0.774ns (62.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.875ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.774     1.230    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[2]
    SLICE_X23Y51         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.875     6.875    
    SLICE_X23Y51         FDRE (Setup_fdre_C_D)       -0.095     6.780    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -1.230    
  -------------------------------------------------------------------
                         slack                                  5.550    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :           66  Failing Endpoints,  Worst Slack       -7.752ns,  Total Violation     -416.698ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.752ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        7.871ns  (logic 4.576ns (58.138%)  route 3.295ns (41.862%))
  Logic Levels:           11  (CARRY4=7 LUT2=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 143.303 - 140.625 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 142.965 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.657   142.965    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y66         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.456   143.421 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=61, routed)          1.426   144.847    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X13Y65         LUT2 (Prop_lut2_I0_O)        0.124   144.971 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.xorcy0_i_1/O
                         net (fo=1, routed)           0.000   144.971    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.lut_sig
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   145.577 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.595   146.172    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X12Y65         LUT2 (Prop_lut2_I0_O)        0.306   146.478 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000   146.478    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   147.011 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000   147.011    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   147.334 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.571   147.905    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X11Y66         LUT2 (Prop_lut2_I0_O)        0.306   148.211 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1/O
                         net (fo=1, routed)           0.000   148.211    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   148.612 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry/CO[3]
                         net (fo=1, routed)           0.000   148.612    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   148.946 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0/O[1]
                         net (fo=2, routed)           0.703   149.649    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[5]
    SLICE_X9Y69          LUT2 (Prop_lut2_I0_O)        0.303   149.952 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3/O
                         net (fo=1, routed)           0.000   149.952    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   150.502 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry/CO[3]
                         net (fo=1, routed)           0.000   150.502    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   150.836 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry__0/O[1]
                         net (fo=1, routed)           0.000   150.836    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[13]
    SLICE_X9Y70          FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.486   143.303    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X9Y70          FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[13]/C
                         clock pessimism              0.000   143.303    
                         clock uncertainty           -0.281   143.022    
    SLICE_X9Y70          FDRE (Setup_fdre_C_D)        0.062   143.084    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[13]
  -------------------------------------------------------------------
                         required time                        143.084    
                         arrival time                        -150.836    
  -------------------------------------------------------------------
                         slack                                 -7.752    

Slack (VIOLATED) :        -7.731ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        7.850ns  (logic 4.555ns (58.026%)  route 3.295ns (41.974%))
  Logic Levels:           11  (CARRY4=7 LUT2=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 143.303 - 140.625 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 142.965 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.657   142.965    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y66         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.456   143.421 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=61, routed)          1.426   144.847    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X13Y65         LUT2 (Prop_lut2_I0_O)        0.124   144.971 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.xorcy0_i_1/O
                         net (fo=1, routed)           0.000   144.971    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.lut_sig
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   145.577 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.595   146.172    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X12Y65         LUT2 (Prop_lut2_I0_O)        0.306   146.478 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000   146.478    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   147.011 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000   147.011    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   147.334 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.571   147.905    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X11Y66         LUT2 (Prop_lut2_I0_O)        0.306   148.211 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1/O
                         net (fo=1, routed)           0.000   148.211    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   148.612 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry/CO[3]
                         net (fo=1, routed)           0.000   148.612    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   148.946 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0/O[1]
                         net (fo=2, routed)           0.703   149.649    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[5]
    SLICE_X9Y69          LUT2 (Prop_lut2_I0_O)        0.303   149.952 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3/O
                         net (fo=1, routed)           0.000   149.952    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   150.502 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry/CO[3]
                         net (fo=1, routed)           0.000   150.502    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   150.815 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry__0/O[3]
                         net (fo=1, routed)           0.000   150.815    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[15]
    SLICE_X9Y70          FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.486   143.303    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X9Y70          FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/C
                         clock pessimism              0.000   143.303    
                         clock uncertainty           -0.281   143.022    
    SLICE_X9Y70          FDRE (Setup_fdre_C_D)        0.062   143.084    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]
  -------------------------------------------------------------------
                         required time                        143.084    
                         arrival time                        -150.815    
  -------------------------------------------------------------------
                         slack                                 -7.731    

Slack (VIOLATED) :        -7.657ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        7.776ns  (logic 4.481ns (57.627%)  route 3.295ns (42.373%))
  Logic Levels:           11  (CARRY4=7 LUT2=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 143.303 - 140.625 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 142.965 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.657   142.965    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y66         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.456   143.421 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=61, routed)          1.426   144.847    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X13Y65         LUT2 (Prop_lut2_I0_O)        0.124   144.971 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.xorcy0_i_1/O
                         net (fo=1, routed)           0.000   144.971    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.lut_sig
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   145.577 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.595   146.172    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X12Y65         LUT2 (Prop_lut2_I0_O)        0.306   146.478 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000   146.478    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   147.011 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000   147.011    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   147.334 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.571   147.905    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X11Y66         LUT2 (Prop_lut2_I0_O)        0.306   148.211 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1/O
                         net (fo=1, routed)           0.000   148.211    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   148.612 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry/CO[3]
                         net (fo=1, routed)           0.000   148.612    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   148.946 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0/O[1]
                         net (fo=2, routed)           0.703   149.649    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[5]
    SLICE_X9Y69          LUT2 (Prop_lut2_I0_O)        0.303   149.952 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3/O
                         net (fo=1, routed)           0.000   149.952    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   150.502 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry/CO[3]
                         net (fo=1, routed)           0.000   150.502    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   150.741 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry__0/O[2]
                         net (fo=1, routed)           0.000   150.741    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[14]
    SLICE_X9Y70          FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.486   143.303    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X9Y70          FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]/C
                         clock pessimism              0.000   143.303    
                         clock uncertainty           -0.281   143.022    
    SLICE_X9Y70          FDRE (Setup_fdre_C_D)        0.062   143.084    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]
  -------------------------------------------------------------------
                         required time                        143.084    
                         arrival time                        -150.741    
  -------------------------------------------------------------------
                         slack                                 -7.657    

Slack (VIOLATED) :        -7.641ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        7.760ns  (logic 4.465ns (57.539%)  route 3.295ns (42.461%))
  Logic Levels:           11  (CARRY4=7 LUT2=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 143.303 - 140.625 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 142.965 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.657   142.965    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y66         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.456   143.421 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=61, routed)          1.426   144.847    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X13Y65         LUT2 (Prop_lut2_I0_O)        0.124   144.971 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.xorcy0_i_1/O
                         net (fo=1, routed)           0.000   144.971    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.lut_sig
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   145.577 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.595   146.172    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X12Y65         LUT2 (Prop_lut2_I0_O)        0.306   146.478 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000   146.478    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   147.011 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000   147.011    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   147.334 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.571   147.905    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X11Y66         LUT2 (Prop_lut2_I0_O)        0.306   148.211 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1/O
                         net (fo=1, routed)           0.000   148.211    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   148.612 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry/CO[3]
                         net (fo=1, routed)           0.000   148.612    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   148.946 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0/O[1]
                         net (fo=2, routed)           0.703   149.649    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[5]
    SLICE_X9Y69          LUT2 (Prop_lut2_I0_O)        0.303   149.952 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3/O
                         net (fo=1, routed)           0.000   149.952    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_i_3_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   150.502 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry/CO[3]
                         net (fo=1, routed)           0.000   150.502    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   150.725 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry__0/O[0]
                         net (fo=1, routed)           0.000   150.725    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[12]
    SLICE_X9Y70          FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.486   143.303    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X9Y70          FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[12]/C
                         clock pessimism              0.000   143.303    
                         clock uncertainty           -0.281   143.022    
    SLICE_X9Y70          FDRE (Setup_fdre_C_D)        0.062   143.084    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[12]
  -------------------------------------------------------------------
                         required time                        143.084    
                         arrival time                        -150.725    
  -------------------------------------------------------------------
                         slack                                 -7.641    

Slack (VIOLATED) :        -7.632ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        7.822ns  (logic 4.832ns (61.774%)  route 2.990ns (38.226%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 143.389 - 140.625 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 142.981 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.673   142.981    ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X29Y8          FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.419   143.400 r  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=18, routed)          1.256   144.656    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/B[9]
    SLICE_X39Y6          LUT4 (Prop_lut4_I1_O)        0.299   144.955 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[9].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000   144.955    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[9].ppadd.b_is_even.stageN.lut_sig
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.505 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   145.505    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_11
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   145.839 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.544   146.383    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[13]
    SLICE_X38Y7          LUT2 (Prop_lut2_I0_O)        0.303   146.686 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__1_i_1/O
                         net (fo=1, routed)           0.000   146.686    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__1_i_1_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   147.062 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__1/CO[3]
                         net (fo=1, routed)           0.000   147.062    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__1_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   147.385 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__2/O[1]
                         net (fo=4, routed)           0.587   147.972    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X37Y8          LUT2 (Prop_lut2_I0_O)        0.306   148.278 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_2/O
                         net (fo=1, routed)           0.000   148.278    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_2_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   148.679 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2/CO[3]
                         net (fo=1, routed)           0.000   148.679    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   149.013 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__3/O[1]
                         net (fo=2, routed)           0.603   149.616    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[17]
    SLICE_X41Y11         LUT2 (Prop_lut2_I0_O)        0.303   149.919 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_i_3/O
                         net (fo=1, routed)           0.000   149.919    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_i_3_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   150.469 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2/CO[3]
                         net (fo=1, routed)           0.000   150.469    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   150.803 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__3/O[1]
                         net (fo=1, routed)           0.000   150.803    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]
    SLICE_X41Y12         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.572   143.390    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X41Y12         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/C
                         clock pessimism              0.000   143.390    
                         clock uncertainty           -0.281   143.109    
    SLICE_X41Y12         FDRE (Setup_fdre_C_D)        0.062   143.171    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]
  -------------------------------------------------------------------
                         required time                        143.171    
                         arrival time                        -150.803    
  -------------------------------------------------------------------
                         slack                                 -7.632    

Slack (VIOLATED) :        -7.600ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        7.712ns  (logic 4.446ns (57.652%)  route 3.266ns (42.348%))
  Logic Levels:           10  (CARRY4=7 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 143.299 - 140.625 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 142.968 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.660   142.968    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y64         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.456   143.424 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=45, routed)          1.424   144.848    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X15Y61         LUT4 (Prop_lut4_I1_O)        0.124   144.972 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000   144.972    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X15Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.522 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   145.522    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   145.856 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.570   146.425    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[5]
    SLICE_X14Y61         LUT2 (Prop_lut2_I0_O)        0.303   146.728 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000   146.728    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   147.129 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000   147.129    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   147.442 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.591   148.034    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[7]
    SLICE_X18Y63         LUT2 (Prop_lut2_I0_O)        0.306   148.340 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0_i_3/O
                         net (fo=1, routed)           0.000   148.340    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0_i_3_n_0
    SLICE_X18Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   148.890 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0/CO[3]
                         net (fo=1, routed)           0.000   148.890    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0_n_0
    SLICE_X18Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   149.224 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__1/O[1]
                         net (fo=2, routed)           0.681   149.905    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[9]
    SLICE_X18Y67         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.775   150.680 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry__0/O[3]
                         net (fo=1, routed)           0.000   150.680    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[15]
    SLICE_X18Y67         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.482   143.299    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X18Y67         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/C
                         clock pessimism              0.000   143.299    
                         clock uncertainty           -0.281   143.018    
    SLICE_X18Y67         FDRE (Setup_fdre_C_D)        0.062   143.080    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]
  -------------------------------------------------------------------
                         required time                        143.080    
                         arrival time                        -150.680    
  -------------------------------------------------------------------
                         slack                                 -7.600    

Slack (VIOLATED) :        -7.560ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        7.672ns  (logic 4.560ns (59.437%)  route 3.112ns (40.563%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 143.299 - 140.625 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 142.968 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.660   142.968    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y64         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.456   143.424 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=45, routed)          1.424   144.848    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X15Y61         LUT4 (Prop_lut4_I1_O)        0.124   144.972 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000   144.972    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X15Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.522 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   145.522    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   145.856 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.570   146.425    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[5]
    SLICE_X14Y61         LUT2 (Prop_lut2_I0_O)        0.303   146.728 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000   146.728    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   147.129 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000   147.129    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   147.463 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.437   147.900    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X18Y62         LUT2 (Prop_lut2_I0_O)        0.303   148.203 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1/O
                         net (fo=1, routed)           0.000   148.203    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_i_1_n_0
    SLICE_X18Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   148.604 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry/CO[3]
                         net (fo=1, routed)           0.000   148.604    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry_n_0
    SLICE_X18Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   148.938 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0/O[1]
                         net (fo=2, routed)           0.682   149.620    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[5]
    SLICE_X18Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686   150.306 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry/CO[3]
                         net (fo=1, routed)           0.000   150.306    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   150.640 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry__0/O[1]
                         net (fo=1, routed)           0.000   150.640    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[13]
    SLICE_X18Y67         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.482   143.299    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X18Y67         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[13]/C
                         clock pessimism              0.000   143.299    
                         clock uncertainty           -0.281   143.018    
    SLICE_X18Y67         FDRE (Setup_fdre_C_D)        0.062   143.080    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[13]
  -------------------------------------------------------------------
                         required time                        143.080    
                         arrival time                        -150.640    
  -------------------------------------------------------------------
                         slack                                 -7.560    

Slack (VIOLATED) :        -7.543ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        7.660ns  (logic 4.665ns (60.899%)  route 2.995ns (39.101%))
  Logic Levels:           13  (CARRY4=9 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 143.311 - 140.625 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 142.975 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.667   142.975    ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/aclk
    SLICE_X23Y9          FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y9          FDRE (Prop_fdre_C_Q)         0.456   143.431 r  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=18, routed)          0.881   144.312    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/B[3]
    SLICE_X19Y8          LUT4 (Prop_lut4_I1_O)        0.124   144.436 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000   144.436    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.lut_sig
    SLICE_X19Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   144.837 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   144.837    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   145.171 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.580   145.751    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[5]
    SLICE_X21Y9          LUT2 (Prop_lut2_I0_O)        0.303   146.054 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry_i_1/O
                         net (fo=1, routed)           0.000   146.054    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry_i_1_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   146.455 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry/CO[3]
                         net (fo=1, routed)           0.000   146.455    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.569 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000   146.569    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_n_0
    SLICE_X21Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   146.882 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__1/O[3]
                         net (fo=1, routed)           0.748   147.630    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[11]
    SLICE_X24Y12         LUT2 (Prop_lut2_I1_O)        0.306   147.936 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_4/O
                         net (fo=1, routed)           0.000   147.936    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_4_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   148.469 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2/CO[3]
                         net (fo=1, routed)           0.000   148.469    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   148.688 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__3/O[0]
                         net (fo=2, routed)           0.787   149.474    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[16]
    SLICE_X29Y14         LUT2 (Prop_lut2_I0_O)        0.295   149.769 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_i_4/O
                         net (fo=1, routed)           0.000   149.769    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_i_4_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   150.301 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2/CO[3]
                         net (fo=1, routed)           0.000   150.301    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   150.635 r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__3/O[1]
                         net (fo=1, routed)           0.000   150.635    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]
    SLICE_X29Y15         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.493   143.311    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X29Y15         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/C
                         clock pessimism              0.000   143.311    
                         clock uncertainty           -0.281   143.030    
    SLICE_X29Y15         FDRE (Setup_fdre_C_D)        0.062   143.092    ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]
  -------------------------------------------------------------------
                         required time                        143.092    
                         arrival time                        -150.635    
  -------------------------------------------------------------------
                         slack                                 -7.543    

Slack (VIOLATED) :        -7.541ns  (required time - arrival time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        7.653ns  (logic 4.387ns (57.325%)  route 3.266ns (42.675%))
  Logic Levels:           10  (CARRY4=7 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 143.299 - 140.625 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 142.968 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.660   142.968    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y64         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.456   143.424 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=45, routed)          1.424   144.848    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X15Y61         LUT4 (Prop_lut4_I1_O)        0.124   144.972 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000   144.972    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X15Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.522 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   145.522    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   145.856 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.570   146.425    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[5]
    SLICE_X14Y61         LUT2 (Prop_lut2_I0_O)        0.303   146.728 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000   146.728    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_1_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   147.129 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000   147.129    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   147.442 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.591   148.034    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[7]
    SLICE_X18Y63         LUT2 (Prop_lut2_I0_O)        0.306   148.340 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0_i_3/O
                         net (fo=1, routed)           0.000   148.340    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0_i_3_n_0
    SLICE_X18Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   148.890 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0/CO[3]
                         net (fo=1, routed)           0.000   148.890    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__0_n_0
    SLICE_X18Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   149.224 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__67_carry__1/O[1]
                         net (fo=2, routed)           0.681   149.905    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[9]
    SLICE_X18Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.716   150.621 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__117_carry__0/O[2]
                         net (fo=1, routed)           0.000   150.621    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[14]
    SLICE_X18Y67         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.482   143.299    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X18Y67         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]/C
                         clock pessimism              0.000   143.299    
                         clock uncertainty           -0.281   143.018    
    SLICE_X18Y67         FDRE (Setup_fdre_C_D)        0.062   143.080    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[14]
  -------------------------------------------------------------------
                         required time                        143.080    
                         arrival time                        -150.621    
  -------------------------------------------------------------------
                         slack                                 -7.541    

Slack (VIOLATED) :        -7.537ns  (required time - arrival time)
  Source:                 ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        7.727ns  (logic 4.737ns (61.304%)  route 2.990ns (38.696%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 143.389 - 140.625 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 142.981 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.673   142.981    ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X29Y8          FDRE                                         r  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.419   143.400 r  ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=18, routed)          1.256   144.656    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/B[9]
    SLICE_X39Y6          LUT4 (Prop_lut4_I1_O)        0.299   144.955 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[9].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000   144.955    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[9].ppadd.b_is_even.stageN.lut_sig
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.505 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   145.505    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_11
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   145.839 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.544   146.383    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[13]
    SLICE_X38Y7          LUT2 (Prop_lut2_I0_O)        0.303   146.686 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__1_i_1/O
                         net (fo=1, routed)           0.000   146.686    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__1_i_1_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   147.062 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__1/CO[3]
                         net (fo=1, routed)           0.000   147.062    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__1_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   147.385 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__2/O[1]
                         net (fo=4, routed)           0.587   147.972    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X37Y8          LUT2 (Prop_lut2_I0_O)        0.306   148.278 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_2/O
                         net (fo=1, routed)           0.000   148.278    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_2_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   148.679 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2/CO[3]
                         net (fo=1, routed)           0.000   148.679    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   149.013 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__3/O[1]
                         net (fo=2, routed)           0.603   149.616    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[17]
    SLICE_X41Y11         LUT2 (Prop_lut2_I0_O)        0.303   149.919 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_i_3/O
                         net (fo=1, routed)           0.000   149.919    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_i_3_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   150.469 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2/CO[3]
                         net (fo=1, routed)           0.000   150.469    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   150.708 r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__3/O[2]
                         net (fo=1, routed)           0.000   150.708    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[18]
    SLICE_X41Y12         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        1.572   143.390    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X41Y12         FDRE                                         r  ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/C
                         clock pessimism              0.000   143.390    
                         clock uncertainty           -0.281   143.109    
    SLICE_X41Y12         FDRE (Setup_fdre_C_D)        0.062   143.171    ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]
  -------------------------------------------------------------------
                         required time                        143.171    
                         arrival time                        -150.708    
  -------------------------------------------------------------------
                         slack                                 -7.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/start_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.369%)  route 0.587ns (80.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.548     0.889    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X21Y23         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_busy_reg/Q
                         net (fo=3, routed)           0.587     1.616    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_busy
    SLICE_X27Y19         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/start_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.821     1.191    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X27Y19         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/start_sync_ff1_reg/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.281     1.472    
    SLICE_X27Y19         FDRE (Hold_fdre_C_D)         0.059     1.531    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/start_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/ADC_TestGen/axis_mux_0/inst/select_input_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.142%)  route 0.596ns (80.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.559     0.900    ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y41         FDRE                                         r  ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=2, routed)           0.596     1.636    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/select_input
    SLICE_X23Y15         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/select_input_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.822     1.192    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/clk
    SLICE_X23Y15         FDRE                                         r  ebaz4205_i/ADC_TestGen/axis_mux_0/inst/select_input_sync_ff1_reg/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.281     1.473    
    SLICE_X23Y15         FDRE (Hold_fdre_C_D)         0.070     1.543    ebaz4205_i/ADC_TestGen/axis_mux_0/inst/select_input_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.251ns (31.567%)  route 0.544ns (68.433%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.556     0.897    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y66         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=61, routed)          0.544     1.582    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X15Y61         LUT4 (Prop_lut4_I3_O)        0.045     1.627 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     1.627    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X15Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.692 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.692    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[1]
    SLICE_X15Y61         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.828     1.198    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X15Y61         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.281     1.479    
    SLICE_X15Y61         FDRE (Hold_fdre_C_D)         0.105     1.584    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.251ns (30.524%)  route 0.571ns (69.476%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.557     0.898    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y64         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=45, routed)          0.571     1.610    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X13Y65         LUT4 (Prop_lut4_I1_O)        0.045     1.655 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     1.655    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.720 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.720    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[1]
    SLICE_X13Y65         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.827     1.197    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X13Y65         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.281     1.478    
    SLICE_X13Y65         FDRE (Hold_fdre_C_D)         0.105     1.583    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.256ns (30.789%)  route 0.575ns (69.211%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.556     0.897    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y66         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=61, routed)          0.575     1.613    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X13Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.658 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     1.658    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.lut_sig
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.728 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.728    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[0]
    SLICE_X13Y65         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.827     1.197    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X13Y65         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.281     1.478    
    SLICE_X13Y65         FDRE (Hold_fdre_C_D)         0.105     1.583    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.433ns (50.165%)  route 0.430ns (49.835%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.556     0.897    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y66         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=61, routed)          0.265     1.302    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X14Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.347 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     1.347    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.lut_sig
    SLICE_X14Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.417 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[0]
                         net (fo=1, routed)           0.166     1.583    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[0]
    SLICE_X12Y65         LUT2 (Prop_lut2_I1_O)        0.107     1.690 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     1.690    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.760 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/O[0]
                         net (fo=1, routed)           0.000     1.760    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[2]
    SLICE_X12Y65         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.827     1.197    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X12Y65         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[2]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.281     1.478    
    SLICE_X12Y65         FDRE (Hold_fdre_C_D)         0.134     1.612    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.468ns (52.107%)  route 0.430ns (47.893%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.556     0.897    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y66         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=61, routed)          0.265     1.302    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X14Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.347 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     1.347    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.lut_sig
    SLICE_X14Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.417 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[0]
                         net (fo=1, routed)           0.166     1.583    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[0]
    SLICE_X12Y65         LUT2 (Prop_lut2_I1_O)        0.107     1.690 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     1.690    ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.795 r  ebaz4205_i/FILTER/mult_by_GAIN_I/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/O[1]
                         net (fo=1, routed)           0.000     1.795    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[3]
    SLICE_X12Y65         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.827     1.197    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X12Y65         FDRE                                         r  ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[3]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.281     1.478    
    SLICE_X12Y65         FDRE (Hold_fdre_C_D)         0.134     1.612    ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.256ns (29.413%)  route 0.614ns (70.587%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.556     0.897    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y66         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=61, routed)          0.614     1.652    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X15Y61         LUT2 (Prop_lut2_I0_O)        0.045     1.697 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     1.697    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.lut_sig
    SLICE_X15Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.767 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.767    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[0]
    SLICE_X15Y61         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.828     1.198    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X15Y61         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.281     1.479    
    SLICE_X15Y61         FDRE (Hold_fdre_C_D)         0.105     1.584    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.439ns (50.386%)  route 0.432ns (49.614%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.557     0.898    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y64         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=45, routed)          0.353     1.392    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X15Y61         LUT4 (Prop_lut4_I3_O)        0.045     1.437 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[2].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.437    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[2].ppadd.b_is_even.stageN.lut_sig
    SLICE_X15Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.503 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=2, routed)           0.079     1.582    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[2]
    SLICE_X14Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.187     1.769 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/O[1]
                         net (fo=1, routed)           0.000     1.769    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[3]
    SLICE_X14Y61         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.828     1.198    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X14Y61         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[3]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.281     1.479    
    SLICE_X14Y61         FDRE (Hold_fdre_C_D)         0.105     1.584    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.433ns (47.167%)  route 0.485ns (52.833%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.556     0.897    ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y66         FDRE                                         r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=61, routed)          0.353     1.391    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X13Y61         LUT2 (Prop_lut2_I0_O)        0.045     1.436 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     1.436    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.lut_sig
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.506 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[0]
                         net (fo=1, routed)           0.132     1.638    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[0]
    SLICE_X14Y61         LUT2 (Prop_lut2_I1_O)        0.107     1.745 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     1.745    ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_4_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.815 r  ebaz4205_i/FILTER/mult_by_GAIN_Q/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/O[0]
                         net (fo=1, routed)           0.000     1.815    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[2]
    SLICE_X14Y61         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9890, routed)        0.828     1.198    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X14Y61         FDRE                                         r  ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[2]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.281     1.479    
    SLICE_X14Y61         FDRE (Hold_fdre_C_D)         0.105     1.584    ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.231    





---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        7.914ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.993ns  (logic 0.456ns (22.875%)  route 1.537ns (77.125%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/C
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/Q
                         net (fo=1, routed)           1.537     1.993    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[22]
    SLICE_X17Y71         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X17Y71         FDRE (Setup_fdre_C_D)       -0.093     9.907    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                  7.914    

Slack (MET) :             8.267ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.638ns  (logic 0.456ns (27.836%)  route 1.182ns (72.164%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/Q
                         net (fo=1, routed)           1.182     1.638    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[5]
    SLICE_X43Y76         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X43Y76         FDRE (Setup_fdre_C_D)       -0.095     9.905    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.638    
  -------------------------------------------------------------------
                         slack                                  8.267    

Slack (MET) :             8.358ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.547ns  (logic 0.456ns (29.477%)  route 1.091ns (70.523%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/Q
                         net (fo=1, routed)           1.091     1.547    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[20]
    SLICE_X25Y79         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y79         FDRE (Setup_fdre_C_D)       -0.095     9.905    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.547    
  -------------------------------------------------------------------
                         slack                                  8.358    

Slack (MET) :             8.363ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.532ns  (logic 0.518ns (33.817%)  route 1.014ns (66.183%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y86                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/C
    SLICE_X24Y86         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/Q
                         net (fo=1, routed)           1.014     1.532    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[23]
    SLICE_X21Y83         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y83         FDRE (Setup_fdre_C_D)       -0.105     9.895    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.532    
  -------------------------------------------------------------------
                         slack                                  8.363    

Slack (MET) :             8.385ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.559ns  (logic 0.456ns (29.250%)  route 1.103ns (70.750%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/Q
                         net (fo=1, routed)           1.103     1.559    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[0]
    SLICE_X24Y72         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y72         FDRE (Setup_fdre_C_D)       -0.056     9.944    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.944    
                         arrival time                          -1.559    
  -------------------------------------------------------------------
                         slack                                  8.385    

Slack (MET) :             8.430ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.465ns  (logic 0.456ns (31.128%)  route 1.009ns (68.872%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/C
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/Q
                         net (fo=1, routed)           1.009     1.465    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[16]
    SLICE_X27Y72         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y72         FDRE (Setup_fdre_C_D)       -0.105     9.895    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.465    
  -------------------------------------------------------------------
                         slack                                  8.430    

Slack (MET) :             8.484ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.473ns  (logic 0.518ns (35.157%)  route 0.955ns (64.843%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/Q
                         net (fo=1, routed)           0.955     1.473    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[21]
    SLICE_X20Y81         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X20Y81         FDRE (Setup_fdre_C_D)       -0.043     9.957    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.473    
  -------------------------------------------------------------------
                         slack                                  8.484    

Slack (MET) :             8.494ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.413ns  (logic 0.518ns (36.651%)  route 0.895ns (63.349%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[14]/C
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[14]/Q
                         net (fo=1, routed)           0.895     1.413    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[14]
    SLICE_X21Y71         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y71         FDRE (Setup_fdre_C_D)       -0.093     9.907    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][14]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.413    
  -------------------------------------------------------------------
                         slack                                  8.494    

Slack (MET) :             8.536ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.421ns  (logic 0.456ns (32.088%)  route 0.965ns (67.912%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/Q
                         net (fo=1, routed)           0.965     1.421    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[9]
    SLICE_X20Y79         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X20Y79         FDRE (Setup_fdre_C_D)       -0.043     9.957    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.421    
  -------------------------------------------------------------------
                         slack                                  8.536    

Slack (MET) :             8.549ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.404ns  (logic 0.456ns (32.484%)  route 0.948ns (67.516%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90                                      0.000     0.000 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/Q
                         net (fo=1, routed)           0.948     1.404    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[10]
    SLICE_X20Y81         FDRE                                         r  ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X20Y81         FDRE (Setup_fdre_C_D)       -0.047     9.953    ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.404    
  -------------------------------------------------------------------
                         slack                                  8.549    





---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        8.191ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.191ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.542ns  (logic 0.478ns (30.996%)  route 1.064ns (69.004%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           1.064     1.542    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X35Y49         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y49         FDRE (Setup_fdre_C_D)       -0.267     9.733    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.542    
  -------------------------------------------------------------------
                         slack                                  8.191    

Slack (MET) :             8.316ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.589ns  (logic 0.518ns (32.594%)  route 1.071ns (67.406%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.071     1.589    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X29Y44         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)       -0.095     9.905    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.589    
  -------------------------------------------------------------------
                         slack                                  8.316    

Slack (MET) :             8.478ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.417ns  (logic 0.456ns (32.177%)  route 0.961ns (67.823%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.961     1.417    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X37Y53         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y53         FDRE (Setup_fdre_C_D)       -0.105     9.895    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.417    
  -------------------------------------------------------------------
                         slack                                  8.478    

Slack (MET) :             8.493ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.238ns  (logic 0.478ns (38.616%)  route 0.760ns (61.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.760     1.238    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X35Y48         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y48         FDRE (Setup_fdre_C_D)       -0.269     9.731    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.731    
                         arrival time                          -1.238    
  -------------------------------------------------------------------
                         slack                                  8.493    

Slack (MET) :             8.536ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.196ns  (logic 0.419ns (35.043%)  route 0.777ns (64.957%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.777     1.196    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X36Y50         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)       -0.268     9.732    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                  8.536    

Slack (MET) :             8.664ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.067ns  (logic 0.478ns (44.814%)  route 0.589ns (55.186%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.589     1.067    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X33Y49         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y49         FDRE (Setup_fdre_C_D)       -0.269     9.731    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.731    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  8.664    

Slack (MET) :             8.727ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.006ns  (logic 0.419ns (41.642%)  route 0.587ns (58.358%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.587     1.006    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[11]
    SLICE_X35Y55         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y55         FDRE (Setup_fdre_C_D)       -0.267     9.733    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  8.727    

Slack (MET) :             8.736ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.217ns  (logic 0.518ns (42.564%)  route 0.699ns (57.436%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.699     1.217    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X42Y48         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X42Y48         FDRE (Setup_fdre_C_D)       -0.047     9.953    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                  8.736    

Slack (MET) :             8.754ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.153ns  (logic 0.518ns (44.923%)  route 0.635ns (55.077%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.635     1.153    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X35Y48         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y48         FDRE (Setup_fdre_C_D)       -0.093     9.907    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.153    
  -------------------------------------------------------------------
                         slack                                  8.754    

Slack (MET) :             8.885ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.019ns  (logic 0.518ns (50.809%)  route 0.501ns (49.191%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54                                      0.000     0.000 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.501     1.019    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[10]
    SLICE_X31Y47         FDRE                                         r  ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y47         FDRE (Setup_fdre_C_D)       -0.095     9.905    ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  8.885    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.923ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/DivideBy10/inst/clk_track_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 0.580ns (7.828%)  route 6.829ns (92.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.752     3.060    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X37Y3          FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     3.516 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          6.307     9.823    ebaz4205_i/I2S/DivideBy10/inst/resetn
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.124     9.947 f  ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2/O
                         net (fo=4, routed)           0.522    10.469    ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2_n_0
    SLICE_X1Y82          FDCE                                         f  ebaz4205_i/I2S/DivideBy10/inst/clk_track_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.529    12.721    ebaz4205_i/I2S/DivideBy10/inst/clk
    SLICE_X1Y82          FDCE                                         r  ebaz4205_i/I2S/DivideBy10/inst/clk_track_reg/C
                         clock pessimism              0.116    12.837    
                         clock uncertainty           -0.154    12.683    
    SLICE_X1Y82          FDCE (Recov_fdce_C_CLR)     -0.405    12.278    ebaz4205_i/I2S/DivideBy10/inst/clk_track_reg
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                         -10.469    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 0.580ns (7.828%)  route 6.829ns (92.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.752     3.060    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X37Y3          FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     3.516 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          6.307     9.823    ebaz4205_i/I2S/DivideBy10/inst/resetn
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.124     9.947 f  ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2/O
                         net (fo=4, routed)           0.522    10.469    ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2_n_0
    SLICE_X1Y82          FDCE                                         f  ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.529    12.721    ebaz4205_i/I2S/DivideBy10/inst/clk
    SLICE_X1Y82          FDCE                                         r  ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[0]/C
                         clock pessimism              0.116    12.837    
                         clock uncertainty           -0.154    12.683    
    SLICE_X1Y82          FDCE (Recov_fdce_C_CLR)     -0.405    12.278    ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                         -10.469    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 0.580ns (7.828%)  route 6.829ns (92.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.752     3.060    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X37Y3          FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     3.516 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          6.307     9.823    ebaz4205_i/I2S/DivideBy10/inst/resetn
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.124     9.947 f  ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2/O
                         net (fo=4, routed)           0.522    10.469    ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2_n_0
    SLICE_X1Y82          FDCE                                         f  ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.529    12.721    ebaz4205_i/I2S/DivideBy10/inst/clk
    SLICE_X1Y82          FDCE                                         r  ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[1]/C
                         clock pessimism              0.116    12.837    
                         clock uncertainty           -0.154    12.683    
    SLICE_X1Y82          FDCE (Recov_fdce_C_CLR)     -0.405    12.278    ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                         -10.469    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 0.580ns (7.828%)  route 6.829ns (92.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.752     3.060    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X37Y3          FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     3.516 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          6.307     9.823    ebaz4205_i/I2S/DivideBy10/inst/resetn
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.124     9.947 f  ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2/O
                         net (fo=4, routed)           0.522    10.469    ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2_n_0
    SLICE_X1Y82          FDCE                                         f  ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.529    12.721    ebaz4205_i/I2S/DivideBy10/inst/clk
    SLICE_X1Y82          FDCE                                         r  ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[2]/C
                         clock pessimism              0.116    12.837    
                         clock uncertainty           -0.154    12.683    
    SLICE_X1Y82          FDCE (Recov_fdce_C_CLR)     -0.405    12.278    ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                         -10.469    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DivideBy2_50MHz/inst/clk_track_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 0.609ns (13.834%)  route 3.793ns (86.166%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.752     3.060    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X37Y3          FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     3.516 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          3.261     6.777    ebaz4205_i/DivideBy2_50MHz/inst/resetn
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.153     6.930 f  ebaz4205_i/DivideBy2_50MHz/inst/clk_track_i_2/O
                         net (fo=1, routed)           0.532     7.462    ebaz4205_i/DivideBy2_50MHz/inst/clk_track_i_2_n_0
    SLICE_X23Y47         FDCE                                         f  ebaz4205_i/DivideBy2_50MHz/inst/clk_track_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        1.496    12.688    ebaz4205_i/DivideBy2_50MHz/inst/clk
    SLICE_X23Y47         FDCE                                         r  ebaz4205_i/DivideBy2_50MHz/inst/clk_track_reg/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X23Y47         FDCE (Recov_fdce_C_CLR)     -0.608    12.157    ebaz4205_i/DivideBy2_50MHz/inst/clk_track_reg
  -------------------------------------------------------------------
                         required time                         12.157    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  4.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.923ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DivideBy2_50MHz/inst/clk_track_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.183ns (10.327%)  route 1.589ns (89.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.590     0.931    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X37Y3          FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          1.412     2.484    ebaz4205_i/DivideBy2_50MHz/inst/resetn
    SLICE_X22Y47         LUT1 (Prop_lut1_I0_O)        0.042     2.526 f  ebaz4205_i/DivideBy2_50MHz/inst/clk_track_i_2/O
                         net (fo=1, routed)           0.177     2.703    ebaz4205_i/DivideBy2_50MHz/inst/clk_track_i_2_n_0
    SLICE_X23Y47         FDCE                                         f  ebaz4205_i/DivideBy2_50MHz/inst/clk_track_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.829     1.199    ebaz4205_i/DivideBy2_50MHz/inst/clk
    SLICE_X23Y47         FDCE                                         r  ebaz4205_i/DivideBy2_50MHz/inst/clk_track_reg/C
                         clock pessimism             -0.262     0.937    
    SLICE_X23Y47         FDCE (Remov_fdce_C_CLR)     -0.157     0.780    ebaz4205_i/DivideBy2_50MHz/inst/clk_track_reg
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             3.056ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/DivideBy10/inst/clk_track_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.186ns (5.783%)  route 3.030ns (94.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.590     0.931    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X37Y3          FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          2.844     3.915    ebaz4205_i/I2S/DivideBy10/inst/resetn
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.045     3.960 f  ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2/O
                         net (fo=4, routed)           0.186     4.147    ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2_n_0
    SLICE_X1Y82          FDCE                                         f  ebaz4205_i/I2S/DivideBy10/inst/clk_track_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.842     1.212    ebaz4205_i/I2S/DivideBy10/inst/clk
    SLICE_X1Y82          FDCE                                         r  ebaz4205_i/I2S/DivideBy10/inst/clk_track_reg/C
                         clock pessimism             -0.029     1.183    
    SLICE_X1Y82          FDCE (Remov_fdce_C_CLR)     -0.092     1.091    ebaz4205_i/I2S/DivideBy10/inst/clk_track_reg
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           4.147    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.186ns (5.783%)  route 3.030ns (94.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.590     0.931    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X37Y3          FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          2.844     3.915    ebaz4205_i/I2S/DivideBy10/inst/resetn
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.045     3.960 f  ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2/O
                         net (fo=4, routed)           0.186     4.147    ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2_n_0
    SLICE_X1Y82          FDCE                                         f  ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.842     1.212    ebaz4205_i/I2S/DivideBy10/inst/clk
    SLICE_X1Y82          FDCE                                         r  ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[0]/C
                         clock pessimism             -0.029     1.183    
    SLICE_X1Y82          FDCE (Remov_fdce_C_CLR)     -0.092     1.091    ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           4.147    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.186ns (5.783%)  route 3.030ns (94.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.590     0.931    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X37Y3          FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          2.844     3.915    ebaz4205_i/I2S/DivideBy10/inst/resetn
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.045     3.960 f  ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2/O
                         net (fo=4, routed)           0.186     4.147    ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2_n_0
    SLICE_X1Y82          FDCE                                         f  ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.842     1.212    ebaz4205_i/I2S/DivideBy10/inst/clk
    SLICE_X1Y82          FDCE                                         r  ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[1]/C
                         clock pessimism             -0.029     1.183    
    SLICE_X1Y82          FDCE (Remov_fdce_C_CLR)     -0.092     1.091    ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           4.147    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.186ns (5.783%)  route 3.030ns (94.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.590     0.931    ebaz4205_i/PS/proc_sys_reset_0_100M/U0/slowest_sync_clk
    SLICE_X37Y3          FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  ebaz4205_i/PS/proc_sys_reset_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          2.844     3.915    ebaz4205_i/I2S/DivideBy10/inst/resetn
    SLICE_X1Y81          LUT1 (Prop_lut1_I0_O)        0.045     3.960 f  ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2/O
                         net (fo=4, routed)           0.186     4.147    ebaz4205_i/I2S/DivideBy10/inst/clk_track_i_2_n_0
    SLICE_X1Y82          FDCE                                         f  ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3137, routed)        0.842     1.212    ebaz4205_i/I2S/DivideBy10/inst/clk
    SLICE_X1Y82          FDCE                                         r  ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[2]/C
                         clock pessimism             -0.029     1.183    
    SLICE_X1Y82          FDCE (Remov_fdce_C_CLR)     -0.092     1.091    ebaz4205_i/I2S/DivideBy10/inst/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           4.147    
  -------------------------------------------------------------------
                         slack                                  3.056    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        2.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.718ns (21.374%)  route 2.641ns (78.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 9.573 - 6.875 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.681     2.989    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y5          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDPE (Prop_fdpe_C_Q)         0.419     3.408 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.867     4.275    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X17Y5          LUT3 (Prop_lut3_I2_O)        0.299     4.574 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          1.775     6.348    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X7Y3           FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.506     9.573    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X7Y3           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.230     9.804    
                         clock uncertainty           -0.109     9.695    
    SLICE_X7Y3           FDCE (Recov_fdce_C_CLR)     -0.405     9.290    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.290    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.718ns (21.374%)  route 2.641ns (78.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 9.573 - 6.875 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.681     2.989    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y5          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDPE (Prop_fdpe_C_Q)         0.419     3.408 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.867     4.275    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X17Y5          LUT3 (Prop_lut3_I2_O)        0.299     4.574 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          1.775     6.348    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X7Y3           FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.506     9.573    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X7Y3           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.230     9.804    
                         clock uncertainty           -0.109     9.695    
    SLICE_X7Y3           FDCE (Recov_fdce_C_CLR)     -0.405     9.290    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.290    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.718ns (21.374%)  route 2.641ns (78.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 9.573 - 6.875 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.681     2.989    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y5          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDPE (Prop_fdpe_C_Q)         0.419     3.408 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.867     4.275    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X17Y5          LUT3 (Prop_lut3_I2_O)        0.299     4.574 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          1.775     6.348    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X7Y3           FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.506     9.573    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X7Y3           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.230     9.804    
                         clock uncertainty           -0.109     9.695    
    SLICE_X7Y3           FDCE (Recov_fdce_C_CLR)     -0.405     9.290    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.290    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.718ns (21.374%)  route 2.641ns (78.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 9.573 - 6.875 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.681     2.989    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y5          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDPE (Prop_fdpe_C_Q)         0.419     3.408 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.867     4.275    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X17Y5          LUT3 (Prop_lut3_I2_O)        0.299     4.574 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          1.775     6.348    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X7Y3           FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.506     9.573    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X7Y3           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.230     9.804    
                         clock uncertainty           -0.109     9.695    
    SLICE_X7Y3           FDCE (Recov_fdce_C_CLR)     -0.405     9.290    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.290    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.718ns (21.374%)  route 2.641ns (78.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 9.573 - 6.875 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.681     2.989    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y5          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDPE (Prop_fdpe_C_Q)         0.419     3.408 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.867     4.275    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X17Y5          LUT3 (Prop_lut3_I2_O)        0.299     4.574 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          1.775     6.348    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X7Y3           FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.506     9.573    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X7Y3           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.230     9.804    
                         clock uncertainty           -0.109     9.695    
    SLICE_X7Y3           FDCE (Recov_fdce_C_CLR)     -0.405     9.290    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.290    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.718ns (21.699%)  route 2.591ns (78.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 9.573 - 6.875 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.681     2.989    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y5          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDPE (Prop_fdpe_C_Q)         0.419     3.408 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.867     4.275    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X17Y5          LUT3 (Prop_lut3_I2_O)        0.299     4.574 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          1.724     6.298    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X7Y4           FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.506     9.573    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X7Y4           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.230     9.804    
                         clock uncertainty           -0.109     9.695    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405     9.290    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.290    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.718ns (21.699%)  route 2.591ns (78.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 9.573 - 6.875 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.681     2.989    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y5          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDPE (Prop_fdpe_C_Q)         0.419     3.408 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.867     4.275    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X17Y5          LUT3 (Prop_lut3_I2_O)        0.299     4.574 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          1.724     6.298    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X7Y4           FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.506     9.573    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X7Y4           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.230     9.804    
                         clock uncertainty           -0.109     9.695    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405     9.290    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.290    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.718ns (21.699%)  route 2.591ns (78.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 9.573 - 6.875 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.681     2.989    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y5          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDPE (Prop_fdpe_C_Q)         0.419     3.408 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.867     4.275    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X17Y5          LUT3 (Prop_lut3_I2_O)        0.299     4.574 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          1.724     6.298    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X7Y4           FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.506     9.573    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X7Y4           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.230     9.804    
                         clock uncertainty           -0.109     9.695    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405     9.290    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.290    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.718ns (21.699%)  route 2.591ns (78.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 9.573 - 6.875 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.681     2.989    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y5          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDPE (Prop_fdpe_C_Q)         0.419     3.408 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.867     4.275    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X17Y5          LUT3 (Prop_lut3_I2_O)        0.299     4.574 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          1.724     6.298    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X7Y4           FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.506     9.573    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X7Y4           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.230     9.804    
                         clock uncertainty           -0.109     9.695    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405     9.290    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.290    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             3.038ns  (required time - arrival time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.875ns  (clk_fpga_2 rise@6.875ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.718ns (21.699%)  route 2.591ns (78.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 9.573 - 6.875 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.206ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.681     2.989    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y5          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDPE (Prop_fdpe_C_Q)         0.419     3.408 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.867     4.275    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X17Y5          LUT3 (Prop_lut3_I2_O)        0.299     4.574 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          1.724     6.298    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X7Y4           FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      6.875     6.875 r  
    PS7_X0Y0             PS7                          0.000     6.875 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     7.976    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.067 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        1.506     9.573    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X7Y4           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.230     9.804    
                         clock uncertainty           -0.109     9.695    
    SLICE_X7Y4           FDPE (Recov_fdpe_C_PRE)     -0.359     9.336    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.336    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                  3.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (39.953%)  route 0.222ns (60.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.584     0.925    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y1           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDPE (Prop_fdpe_C_Q)         0.148     1.072 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.222     1.295    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y3           FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.853     1.223    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X3Y3           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.262     0.961    
    SLICE_X3Y3           FDPE (Remov_fdpe_C_PRE)     -0.148     0.813    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (39.953%)  route 0.222ns (60.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.584     0.925    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y1           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDPE (Prop_fdpe_C_Q)         0.148     1.072 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.222     1.295    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y3           FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.853     1.223    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X3Y3           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.262     0.961    
    SLICE_X3Y3           FDPE (Remov_fdpe_C_PRE)     -0.148     0.813    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.044%)  route 0.246ns (56.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.584     0.925    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/s_aclk
    SLICE_X1Y2           FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.066 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.056     1.122    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.045     1.167 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_3/O
                         net (fo=10, routed)          0.190     1.357    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset_sync_cc
    SLICE_X0Y0           FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.852     1.222    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X0Y0           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]/C
                         clock pessimism             -0.281     0.941    
    SLICE_X0Y0           FDCE (Remov_fdce_C_CLR)     -0.067     0.874    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.044%)  route 0.246ns (56.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.584     0.925    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/s_aclk
    SLICE_X1Y2           FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.066 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.056     1.122    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.045     1.167 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_3/O
                         net (fo=10, routed)          0.190     1.357    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset_sync_cc
    SLICE_X0Y0           FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.852     1.222    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X0Y0           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/C
                         clock pessimism             -0.281     0.941    
    SLICE_X0Y0           FDCE (Remov_fdce_C_CLR)     -0.067     0.874    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.128ns (33.989%)  route 0.249ns (66.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.563     0.904    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X17Y4          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDPE (Prop_fdpe_C_Q)         0.128     1.031 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.249     1.280    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X16Y4          FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.831     1.201    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X16Y4          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.284     0.917    
    SLICE_X16Y4          FDPE (Remov_fdpe_C_PRE)     -0.125     0.792    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.128ns (33.989%)  route 0.249ns (66.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.563     0.904    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X17Y4          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDPE (Prop_fdpe_C_Q)         0.128     1.031 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.249     1.280    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X16Y4          FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.831     1.201    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X16Y4          FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.284     0.917    
    SLICE_X16Y4          FDPE (Remov_fdpe_C_PRE)     -0.125     0.792    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.044%)  route 0.246ns (56.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.584     0.925    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/s_aclk
    SLICE_X1Y2           FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.066 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.056     1.122    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.045     1.167 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_3/O
                         net (fo=10, routed)          0.190     1.357    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset_sync_cc
    SLICE_X1Y0           FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.852     1.222    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X1Y0           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[2]/C
                         clock pessimism             -0.281     0.941    
    SLICE_X1Y0           FDCE (Remov_fdce_C_CLR)     -0.092     0.849    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.044%)  route 0.246ns (56.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.584     0.925    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/s_aclk
    SLICE_X1Y2           FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.066 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.056     1.122    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.045     1.167 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_3/O
                         net (fo=10, routed)          0.190     1.357    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset_sync_cc
    SLICE_X1Y0           FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.852     1.222    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X1Y0           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/C
                         clock pessimism             -0.281     0.941    
    SLICE_X1Y0           FDCE (Remov_fdce_C_CLR)     -0.092     0.849    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.549%)  route 0.309ns (62.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.584     0.925    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/s_aclk
    SLICE_X1Y2           FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.066 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.056     1.122    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.045     1.167 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_3/O
                         net (fo=10, routed)          0.253     1.420    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset_sync_cc
    SLICE_X3Y2           FDCE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.854     1.224    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X3Y2           FDCE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/C
                         clock pessimism             -0.262     0.962    
    SLICE_X3Y2           FDCE (Remov_fdce_C_CLR)     -0.092     0.870    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Destination:            ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@3.438ns period=6.875ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.549%)  route 0.309ns (62.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.584     0.925    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/s_aclk
    SLICE_X1Y2           FDRE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.066 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.056     1.122    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.045     1.167 f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_3/O
                         net (fo=10, routed)          0.253     1.420    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset_sync_cc
    SLICE_X3Y2           FDPE                                         f  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2179, routed)        0.854     1.224    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X3Y2           FDPE                                         r  ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/C
                         clock pessimism             -0.262     0.962    
    SLICE_X3Y2           FDPE (Remov_fdpe_C_PRE)     -0.095     0.867    ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.553    





