Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 12 18:13:33 2019
| Host         : DESKTOP-982HE02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.615        0.000                      0                 6937        0.066        0.000                      0                 6937        4.230        0.000                       0                  2370  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.615        0.000                      0                 6937        0.066        0.000                      0                 6937        4.230        0.000                       0                  2370  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_projection/vertex3/vertex_out_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.328ns  (logic 7.185ns (77.025%)  route 2.143ns (22.975%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 13.979 - 10.000 ) 
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        1.339     4.270    my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y28         RAMB18E1                                     r  my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.635     4.905 r  my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=2, routed)           0.821     5.727    vertices_triangle_source[0][9]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[20])
                                                      2.823     8.550 r  p_0_out__3/P[20]
                         net (fo=1, routed)           0.689     9.239    p_0_out__3_n_85
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[20]_P[12])
                                                      2.823    12.062 r  p_0_out__4/P[12]
                         net (fo=2, routed)           0.633    12.695    my_tri_source/vertex_out_reg[1][15]_0[0]
    SLICE_X75Y67         LUT2 (Prop_lut2_I1_O)        0.097    12.792 r  my_tri_source/p_3_out_carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.792    my_projection/vertex3/vertex_out_reg[2][3]_0[0]
    SLICE_X75Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    13.187 r  my_projection/vertex3/p_3_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.187    my_projection/vertex3/p_3_out_carry_n_0
    SLICE_X75Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.276 r  my_projection/vertex3/p_3_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.276    my_projection/vertex3/p_3_out_carry__0_n_0
    SLICE_X75Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.365 r  my_projection/vertex3/p_3_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.365    my_projection/vertex3/p_3_out_carry__1_n_0
    SLICE_X75Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.599 r  my_projection/vertex3/p_3_out_carry__2/O[3]
                         net (fo=1, routed)           0.000    13.599    my_projection/vertex3/p_3_out_carry__2_n_4
    SLICE_X75Y70         FDRE                                         r  my_projection/vertex3/vertex_out_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        1.201    13.979    my_projection/vertex3/clk_100mhz_IBUF_BUFG
    SLICE_X75Y70         FDRE                                         r  my_projection/vertex3/vertex_out_reg[2][15]/C
                         clock pessimism              0.214    14.193    
                         clock uncertainty           -0.035    14.157    
    SLICE_X75Y70         FDRE (Setup_fdre_C_D)        0.056    14.213    my_projection/vertex3/vertex_out_reg[2][15]
  -------------------------------------------------------------------
                         required time                         14.213    
                         arrival time                         -13.599    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_projection/vertex3/vertex_out_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.324ns  (logic 7.181ns (77.016%)  route 2.143ns (22.984%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 13.979 - 10.000 ) 
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        1.339     4.270    my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y28         RAMB18E1                                     r  my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.635     4.905 r  my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=2, routed)           0.821     5.727    vertices_triangle_source[0][9]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[20])
                                                      2.823     8.550 r  p_0_out__3/P[20]
                         net (fo=1, routed)           0.689     9.239    p_0_out__3_n_85
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[20]_P[12])
                                                      2.823    12.062 r  p_0_out__4/P[12]
                         net (fo=2, routed)           0.633    12.695    my_tri_source/vertex_out_reg[1][15]_0[0]
    SLICE_X75Y67         LUT2 (Prop_lut2_I1_O)        0.097    12.792 r  my_tri_source/p_3_out_carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.792    my_projection/vertex3/vertex_out_reg[2][3]_0[0]
    SLICE_X75Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    13.187 r  my_projection/vertex3/p_3_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.187    my_projection/vertex3/p_3_out_carry_n_0
    SLICE_X75Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.276 r  my_projection/vertex3/p_3_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.276    my_projection/vertex3/p_3_out_carry__0_n_0
    SLICE_X75Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.365 r  my_projection/vertex3/p_3_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.365    my_projection/vertex3/p_3_out_carry__1_n_0
    SLICE_X75Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    13.595 r  my_projection/vertex3/p_3_out_carry__2/O[1]
                         net (fo=1, routed)           0.000    13.595    my_projection/vertex3/p_3_out_carry__2_n_6
    SLICE_X75Y70         FDRE                                         r  my_projection/vertex3/vertex_out_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        1.201    13.979    my_projection/vertex3/clk_100mhz_IBUF_BUFG
    SLICE_X75Y70         FDRE                                         r  my_projection/vertex3/vertex_out_reg[2][13]/C
                         clock pessimism              0.214    14.193    
                         clock uncertainty           -0.035    14.157    
    SLICE_X75Y70         FDRE (Setup_fdre_C_D)        0.056    14.213    my_projection/vertex3/vertex_out_reg[2][13]
  -------------------------------------------------------------------
                         required time                         14.213    
                         arrival time                         -13.595    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_projection/vertex3/vertex_out_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.275ns  (logic 7.132ns (76.894%)  route 2.143ns (23.106%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 13.979 - 10.000 ) 
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        1.339     4.270    my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y28         RAMB18E1                                     r  my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.635     4.905 r  my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=2, routed)           0.821     5.727    vertices_triangle_source[0][9]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[20])
                                                      2.823     8.550 r  p_0_out__3/P[20]
                         net (fo=1, routed)           0.689     9.239    p_0_out__3_n_85
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[20]_P[12])
                                                      2.823    12.062 r  p_0_out__4/P[12]
                         net (fo=2, routed)           0.633    12.695    my_tri_source/vertex_out_reg[1][15]_0[0]
    SLICE_X75Y67         LUT2 (Prop_lut2_I1_O)        0.097    12.792 r  my_tri_source/p_3_out_carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.792    my_projection/vertex3/vertex_out_reg[2][3]_0[0]
    SLICE_X75Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    13.187 r  my_projection/vertex3/p_3_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.187    my_projection/vertex3/p_3_out_carry_n_0
    SLICE_X75Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.276 r  my_projection/vertex3/p_3_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.276    my_projection/vertex3/p_3_out_carry__0_n_0
    SLICE_X75Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.365 r  my_projection/vertex3/p_3_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.365    my_projection/vertex3/p_3_out_carry__1_n_0
    SLICE_X75Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    13.546 r  my_projection/vertex3/p_3_out_carry__2/O[2]
                         net (fo=1, routed)           0.000    13.546    my_projection/vertex3/p_3_out_carry__2_n_5
    SLICE_X75Y70         FDRE                                         r  my_projection/vertex3/vertex_out_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        1.201    13.979    my_projection/vertex3/clk_100mhz_IBUF_BUFG
    SLICE_X75Y70         FDRE                                         r  my_projection/vertex3/vertex_out_reg[2][14]/C
                         clock pessimism              0.214    14.193    
                         clock uncertainty           -0.035    14.157    
    SLICE_X75Y70         FDRE (Setup_fdre_C_D)        0.056    14.213    my_projection/vertex3/vertex_out_reg[2][14]
  -------------------------------------------------------------------
                         required time                         14.213    
                         arrival time                         -13.546    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_projection/vertex3/vertex_out_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.253ns  (logic 7.110ns (76.839%)  route 2.143ns (23.161%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 13.979 - 10.000 ) 
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        1.339     4.270    my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y28         RAMB18E1                                     r  my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.635     4.905 r  my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=2, routed)           0.821     5.727    vertices_triangle_source[0][9]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[20])
                                                      2.823     8.550 r  p_0_out__3/P[20]
                         net (fo=1, routed)           0.689     9.239    p_0_out__3_n_85
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[20]_P[12])
                                                      2.823    12.062 r  p_0_out__4/P[12]
                         net (fo=2, routed)           0.633    12.695    my_tri_source/vertex_out_reg[1][15]_0[0]
    SLICE_X75Y67         LUT2 (Prop_lut2_I1_O)        0.097    12.792 r  my_tri_source/p_3_out_carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.792    my_projection/vertex3/vertex_out_reg[2][3]_0[0]
    SLICE_X75Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    13.187 r  my_projection/vertex3/p_3_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.187    my_projection/vertex3/p_3_out_carry_n_0
    SLICE_X75Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.276 r  my_projection/vertex3/p_3_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.276    my_projection/vertex3/p_3_out_carry__0_n_0
    SLICE_X75Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.365 r  my_projection/vertex3/p_3_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.365    my_projection/vertex3/p_3_out_carry__1_n_0
    SLICE_X75Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    13.524 r  my_projection/vertex3/p_3_out_carry__2/O[0]
                         net (fo=1, routed)           0.000    13.524    my_projection/vertex3/p_3_out_carry__2_n_7
    SLICE_X75Y70         FDRE                                         r  my_projection/vertex3/vertex_out_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        1.201    13.979    my_projection/vertex3/clk_100mhz_IBUF_BUFG
    SLICE_X75Y70         FDRE                                         r  my_projection/vertex3/vertex_out_reg[2][12]/C
                         clock pessimism              0.214    14.193    
                         clock uncertainty           -0.035    14.157    
    SLICE_X75Y70         FDRE (Setup_fdre_C_D)        0.056    14.213    my_projection/vertex3/vertex_out_reg[2][12]
  -------------------------------------------------------------------
                         required time                         14.213    
                         arrival time                         -13.524    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_projection/vertex3/vertex_out_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.285ns  (logic 7.178ns (77.309%)  route 2.107ns (22.691%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 13.981 - 10.000 ) 
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        1.339     4.270    my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y28         RAMB18E1                                     r  my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.635     4.905 r  my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=2, routed)           0.821     5.727    vertices_triangle_source[0][9]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[20])
                                                      2.823     8.550 r  p_0_out__3/P[20]
                         net (fo=1, routed)           0.689     9.239    p_0_out__3_n_85
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[20]_P[12])
                                                      2.823    12.062 r  p_0_out__4/P[12]
                         net (fo=2, routed)           0.596    12.658    my_tri_source/vertex_out_reg[1][15]_0[0]
    SLICE_X78Y69         LUT2 (Prop_lut2_I1_O)        0.097    12.755 r  my_tri_source/p_1_out_carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.755    my_projection/vertex3/vertex_out_reg[1][3]_0[0]
    SLICE_X78Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    13.134 r  my_projection/vertex3/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.134    my_projection/vertex3/p_1_out_carry_n_0
    SLICE_X78Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.226 r  my_projection/vertex3/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.226    my_projection/vertex3/p_1_out_carry__0_n_0
    SLICE_X78Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.318 r  my_projection/vertex3/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.318    my_projection/vertex3/p_1_out_carry__1_n_0
    SLICE_X78Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    13.555 r  my_projection/vertex3/p_1_out_carry__2/O[3]
                         net (fo=1, routed)           0.000    13.555    my_projection/vertex3/p_1_out_carry__2_n_4
    SLICE_X78Y72         FDRE                                         r  my_projection/vertex3/vertex_out_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        1.203    13.981    my_projection/vertex3/clk_100mhz_IBUF_BUFG
    SLICE_X78Y72         FDRE                                         r  my_projection/vertex3/vertex_out_reg[1][15]/C
                         clock pessimism              0.214    14.195    
                         clock uncertainty           -0.035    14.159    
    SLICE_X78Y72         FDRE (Setup_fdre_C_D)        0.094    14.253    my_projection/vertex3/vertex_out_reg[1][15]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                         -13.555    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_projection/vertex3/vertex_out_reg[2][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 7.096ns (76.804%)  route 2.143ns (23.196%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 13.980 - 10.000 ) 
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        1.339     4.270    my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y28         RAMB18E1                                     r  my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.635     4.905 r  my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=2, routed)           0.821     5.727    vertices_triangle_source[0][9]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[20])
                                                      2.823     8.550 r  p_0_out__3/P[20]
                         net (fo=1, routed)           0.689     9.239    p_0_out__3_n_85
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[20]_P[12])
                                                      2.823    12.062 r  p_0_out__4/P[12]
                         net (fo=2, routed)           0.633    12.695    my_tri_source/vertex_out_reg[1][15]_0[0]
    SLICE_X75Y67         LUT2 (Prop_lut2_I1_O)        0.097    12.792 r  my_tri_source/p_3_out_carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.792    my_projection/vertex3/vertex_out_reg[2][3]_0[0]
    SLICE_X75Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    13.187 r  my_projection/vertex3/p_3_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.187    my_projection/vertex3/p_3_out_carry_n_0
    SLICE_X75Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.276 r  my_projection/vertex3/p_3_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.276    my_projection/vertex3/p_3_out_carry__0_n_0
    SLICE_X75Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    13.510 r  my_projection/vertex3/p_3_out_carry__1/O[3]
                         net (fo=1, routed)           0.000    13.510    my_projection/vertex3/p_3_out_carry__1_n_4
    SLICE_X75Y69         FDRE                                         r  my_projection/vertex3/vertex_out_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        1.202    13.980    my_projection/vertex3/clk_100mhz_IBUF_BUFG
    SLICE_X75Y69         FDRE                                         r  my_projection/vertex3/vertex_out_reg[2][11]/C
                         clock pessimism              0.214    14.194    
                         clock uncertainty           -0.035    14.158    
    SLICE_X75Y69         FDRE (Setup_fdre_C_D)        0.056    14.214    my_projection/vertex3/vertex_out_reg[2][11]
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                         -13.510    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_projection/vertex3/vertex_out_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.235ns  (logic 7.092ns (76.794%)  route 2.143ns (23.206%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 13.980 - 10.000 ) 
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        1.339     4.270    my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y28         RAMB18E1                                     r  my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.635     4.905 r  my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=2, routed)           0.821     5.727    vertices_triangle_source[0][9]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[20])
                                                      2.823     8.550 r  p_0_out__3/P[20]
                         net (fo=1, routed)           0.689     9.239    p_0_out__3_n_85
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[20]_P[12])
                                                      2.823    12.062 r  p_0_out__4/P[12]
                         net (fo=2, routed)           0.633    12.695    my_tri_source/vertex_out_reg[1][15]_0[0]
    SLICE_X75Y67         LUT2 (Prop_lut2_I1_O)        0.097    12.792 r  my_tri_source/p_3_out_carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.792    my_projection/vertex3/vertex_out_reg[2][3]_0[0]
    SLICE_X75Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    13.187 r  my_projection/vertex3/p_3_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.187    my_projection/vertex3/p_3_out_carry_n_0
    SLICE_X75Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.276 r  my_projection/vertex3/p_3_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.276    my_projection/vertex3/p_3_out_carry__0_n_0
    SLICE_X75Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    13.506 r  my_projection/vertex3/p_3_out_carry__1/O[1]
                         net (fo=1, routed)           0.000    13.506    my_projection/vertex3/p_3_out_carry__1_n_6
    SLICE_X75Y69         FDRE                                         r  my_projection/vertex3/vertex_out_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        1.202    13.980    my_projection/vertex3/clk_100mhz_IBUF_BUFG
    SLICE_X75Y69         FDRE                                         r  my_projection/vertex3/vertex_out_reg[2][9]/C
                         clock pessimism              0.214    14.194    
                         clock uncertainty           -0.035    14.158    
    SLICE_X75Y69         FDRE (Setup_fdre_C_D)        0.056    14.214    my_projection/vertex3/vertex_out_reg[2][9]
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                         -13.506    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_projection/vertex3/vertex_out_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.271ns  (logic 7.164ns (77.275%)  route 2.107ns (22.725%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 13.981 - 10.000 ) 
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        1.339     4.270    my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y28         RAMB18E1                                     r  my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.635     4.905 r  my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=2, routed)           0.821     5.727    vertices_triangle_source[0][9]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[20])
                                                      2.823     8.550 r  p_0_out__3/P[20]
                         net (fo=1, routed)           0.689     9.239    p_0_out__3_n_85
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[20]_P[12])
                                                      2.823    12.062 r  p_0_out__4/P[12]
                         net (fo=2, routed)           0.596    12.658    my_tri_source/vertex_out_reg[1][15]_0[0]
    SLICE_X78Y69         LUT2 (Prop_lut2_I1_O)        0.097    12.755 r  my_tri_source/p_1_out_carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.755    my_projection/vertex3/vertex_out_reg[1][3]_0[0]
    SLICE_X78Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    13.134 r  my_projection/vertex3/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.134    my_projection/vertex3/p_1_out_carry_n_0
    SLICE_X78Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.226 r  my_projection/vertex3/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.226    my_projection/vertex3/p_1_out_carry__0_n_0
    SLICE_X78Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.318 r  my_projection/vertex3/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.318    my_projection/vertex3/p_1_out_carry__1_n_0
    SLICE_X78Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    13.541 r  my_projection/vertex3/p_1_out_carry__2/O[1]
                         net (fo=1, routed)           0.000    13.541    my_projection/vertex3/p_1_out_carry__2_n_6
    SLICE_X78Y72         FDRE                                         r  my_projection/vertex3/vertex_out_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        1.203    13.981    my_projection/vertex3/clk_100mhz_IBUF_BUFG
    SLICE_X78Y72         FDRE                                         r  my_projection/vertex3/vertex_out_reg[1][13]/C
                         clock pessimism              0.214    14.195    
                         clock uncertainty           -0.035    14.159    
    SLICE_X78Y72         FDRE (Setup_fdre_C_D)        0.094    14.253    my_projection/vertex3/vertex_out_reg[1][13]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                         -13.541    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_projection/vertex3/vertex_out_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 7.121ns (77.169%)  route 2.107ns (22.831%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 13.981 - 10.000 ) 
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        1.339     4.270    my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y28         RAMB18E1                                     r  my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.635     4.905 r  my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=2, routed)           0.821     5.727    vertices_triangle_source[0][9]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[20])
                                                      2.823     8.550 r  p_0_out__3/P[20]
                         net (fo=1, routed)           0.689     9.239    p_0_out__3_n_85
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[20]_P[12])
                                                      2.823    12.062 r  p_0_out__4/P[12]
                         net (fo=2, routed)           0.596    12.658    my_tri_source/vertex_out_reg[1][15]_0[0]
    SLICE_X78Y69         LUT2 (Prop_lut2_I1_O)        0.097    12.755 r  my_tri_source/p_1_out_carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.755    my_projection/vertex3/vertex_out_reg[1][3]_0[0]
    SLICE_X78Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    13.134 r  my_projection/vertex3/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.134    my_projection/vertex3/p_1_out_carry_n_0
    SLICE_X78Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.226 r  my_projection/vertex3/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.226    my_projection/vertex3/p_1_out_carry__0_n_0
    SLICE_X78Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.318 r  my_projection/vertex3/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.318    my_projection/vertex3/p_1_out_carry__1_n_0
    SLICE_X78Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    13.498 r  my_projection/vertex3/p_1_out_carry__2/O[2]
                         net (fo=1, routed)           0.000    13.498    my_projection/vertex3/p_1_out_carry__2_n_5
    SLICE_X78Y72         FDRE                                         r  my_projection/vertex3/vertex_out_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        1.203    13.981    my_projection/vertex3/clk_100mhz_IBUF_BUFG
    SLICE_X78Y72         FDRE                                         r  my_projection/vertex3/vertex_out_reg[1][14]/C
                         clock pessimism              0.214    14.195    
                         clock uncertainty           -0.035    14.159    
    SLICE_X78Y72         FDRE (Setup_fdre_C_D)        0.094    14.253    my_projection/vertex3/vertex_out_reg[1][14]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                         -13.498    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_projection/vertex3/vertex_out_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.186ns  (logic 7.043ns (76.670%)  route 2.143ns (23.330%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 13.980 - 10.000 ) 
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        1.339     4.270    my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y28         RAMB18E1                                     r  my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.635     4.905 r  my_tri_source/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=2, routed)           0.821     5.727    vertices_triangle_source[0][9]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[20])
                                                      2.823     8.550 r  p_0_out__3/P[20]
                         net (fo=1, routed)           0.689     9.239    p_0_out__3_n_85
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[20]_P[12])
                                                      2.823    12.062 r  p_0_out__4/P[12]
                         net (fo=2, routed)           0.633    12.695    my_tri_source/vertex_out_reg[1][15]_0[0]
    SLICE_X75Y67         LUT2 (Prop_lut2_I1_O)        0.097    12.792 r  my_tri_source/p_3_out_carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.792    my_projection/vertex3/vertex_out_reg[2][3]_0[0]
    SLICE_X75Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    13.187 r  my_projection/vertex3/p_3_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.187    my_projection/vertex3/p_3_out_carry_n_0
    SLICE_X75Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.276 r  my_projection/vertex3/p_3_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.276    my_projection/vertex3/p_3_out_carry__0_n_0
    SLICE_X75Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    13.457 r  my_projection/vertex3/p_3_out_carry__1/O[2]
                         net (fo=1, routed)           0.000    13.457    my_projection/vertex3/p_3_out_carry__1_n_5
    SLICE_X75Y69         FDRE                                         r  my_projection/vertex3/vertex_out_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        1.202    13.980    my_projection/vertex3/clk_100mhz_IBUF_BUFG
    SLICE_X75Y69         FDRE                                         r  my_projection/vertex3/vertex_out_reg[2][10]/C
                         clock pessimism              0.214    14.194    
                         clock uncertainty           -0.035    14.158    
    SLICE_X75Y69         FDRE (Setup_fdre_C_D)        0.056    14.214    my_projection/vertex3/vertex_out_reg[2][10]
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                         -13.457    
  -------------------------------------------------------------------
                         slack                                  0.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 rgb_rasterize_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rasterize/pipeline_rgb/buffer_reg[12]_srl31___my_rasterize_pipeline_busy_buffer_reg_r_29/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        0.564     1.483    clk_100mhz_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  rgb_rasterize_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  rgb_rasterize_reg[0]/Q
                         net (fo=1, routed)           0.055     1.679    my_rasterize/pipeline_rgb/buffer_reg[11]_my_rasterize_pipeline_busy_buffer_reg_r_30_0[0]
    SLICE_X46Y61         SRLC32E                                      r  my_rasterize/pipeline_rgb/buffer_reg[12]_srl31___my_rasterize_pipeline_busy_buffer_reg_r_29/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        0.835     2.000    my_rasterize/pipeline_rgb/clk_100mhz_IBUF_BUFG
    SLICE_X46Y61         SRLC32E                                      r  my_rasterize/pipeline_rgb/buffer_reg[12]_srl31___my_rasterize_pipeline_busy_buffer_reg_r_29/CLK
                         clock pessimism             -0.503     1.496    
    SLICE_X46Y61         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.613    my_rasterize/pipeline_rgb/buffer_reg[12]_srl31___my_rasterize_pipeline_busy_buffer_reg_r_29
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 rgb_rasterize_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rasterize/pipeline_rgb/buffer_reg[18]_srl31___my_rasterize_pipeline_busy_buffer_reg_r_29/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        0.563     1.482    clk_100mhz_IBUF_BUFG
    SLICE_X46Y62         FDRE                                         r  rgb_rasterize_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  rgb_rasterize_reg[6]/Q
                         net (fo=1, routed)           0.110     1.757    my_rasterize/pipeline_rgb/buffer_reg[11]_my_rasterize_pipeline_busy_buffer_reg_r_30_0[6]
    SLICE_X46Y61         SRLC32E                                      r  my_rasterize/pipeline_rgb/buffer_reg[18]_srl31___my_rasterize_pipeline_busy_buffer_reg_r_29/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        0.835     2.000    my_rasterize/pipeline_rgb/clk_100mhz_IBUF_BUFG
    SLICE_X46Y61         SRLC32E                                      r  my_rasterize/pipeline_rgb/buffer_reg[18]_srl31___my_rasterize_pipeline_busy_buffer_reg_r_29/CLK
                         clock pessimism             -0.500     1.499    
    SLICE_X46Y61         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.682    my_rasterize/pipeline_rgb/buffer_reg[18]_srl31___my_rasterize_pipeline_busy_buffer_reg_r_29
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 rgb_rasterize_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rasterize/pipeline_rgb/buffer_reg[20]_srl31___my_rasterize_pipeline_busy_buffer_reg_r_29/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        0.563     1.482    clk_100mhz_IBUF_BUFG
    SLICE_X46Y62         FDRE                                         r  rgb_rasterize_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  rgb_rasterize_reg[8]/Q
                         net (fo=1, routed)           0.109     1.756    my_rasterize/pipeline_rgb/buffer_reg[11]_my_rasterize_pipeline_busy_buffer_reg_r_30_0[8]
    SLICE_X46Y63         SRLC32E                                      r  my_rasterize/pipeline_rgb/buffer_reg[20]_srl31___my_rasterize_pipeline_busy_buffer_reg_r_29/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        0.832     1.997    my_rasterize/pipeline_rgb/clk_100mhz_IBUF_BUFG
    SLICE_X46Y63         SRLC32E                                      r  my_rasterize/pipeline_rgb/buffer_reg[20]_srl31___my_rasterize_pipeline_busy_buffer_reg_r_29/CLK
                         clock pessimism             -0.500     1.496    
    SLICE_X46Y63         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.679    my_rasterize/pipeline_rgb/buffer_reg[20]_srl31___my_rasterize_pipeline_busy_buffer_reg_r_29
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 my_rasterize/pipeline_x/buffer_reg[21]_my_rasterize_pipeline_busy_buffer_reg_r_27/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rasterize/pipeline_x/buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.212ns (42.308%)  route 0.289ns (57.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        0.553     1.472    my_rasterize/pipeline_x/clk_100mhz_IBUF_BUFG
    SLICE_X56Y73         FDRE                                         r  my_rasterize/pipeline_x/buffer_reg[21]_my_rasterize_pipeline_busy_buffer_reg_r_27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  my_rasterize/pipeline_x/buffer_reg[21]_my_rasterize_pipeline_busy_buffer_reg_r_27/Q
                         net (fo=1, routed)           0.289     1.925    my_rasterize/pipeline_x/buffer_reg[21]_my_rasterize_pipeline_busy_buffer_reg_r_27_n_0
    SLICE_X38Y73         LUT2 (Prop_lut2_I0_O)        0.048     1.973 r  my_rasterize/pipeline_x/buffer_reg_gate__9/O
                         net (fo=1, routed)           0.000     1.973    my_rasterize/pipeline_x/buffer_reg_gate__9_n_0
    SLICE_X38Y73         FDRE                                         r  my_rasterize/pipeline_x/buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        0.825     1.990    my_rasterize/pipeline_x/clk_100mhz_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  my_rasterize/pipeline_x/buffer_reg[5]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X38Y73         FDRE (Hold_fdre_C_D)         0.131     1.870    my_rasterize/pipeline_x/buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.678%)  route 0.053ns (27.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        0.564     1.483    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X59Y61         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[6]/Q
                         net (fo=1, routed)           0.053     1.677    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/Q[6]
    SLICE_X58Y61         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        0.835     2.000    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X58Y61         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.503     1.496    
    SLICE_X58Y61         FDRE (Hold_fdre_C_D)         0.076     1.572    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.226ns (48.399%)  route 0.241ns (51.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        0.558     1.477    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X51Y68         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.128     1.605 f  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.241     1.846    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[25]_25[6]
    SLICE_X52Y67         LUT1 (Prop_lut1_I0_O)        0.098     1.944 r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.944    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[6]
    SLICE_X52Y67         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        0.826     1.991    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X52Y67         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X52Y67         FDRE (Hold_fdre_C_D)         0.091     1.831    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        0.555     1.474    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/aclk
    SLICE_X65Y75         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]/Q
                         net (fo=1, routed)           0.055     1.670    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[17]_0[7]
    SLICE_X65Y75         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        0.824     1.989    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X65Y75         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y75         FDRE (Hold_fdre_C_D)         0.078     1.552    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        0.561     1.480    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/aclk
    SLICE_X55Y62         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.055     1.676    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/D[0]
    SLICE_X55Y62         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        0.830     1.995    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X55Y62         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X55Y62         FDRE (Hold_fdre_C_D)         0.078     1.558    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.251ns (48.534%)  route 0.266ns (51.466%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        0.552     1.471    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X52Y73         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=2, routed)           0.266     1.878    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[17]
    SLICE_X50Y72         LUT2 (Prop_lut2_I1_O)        0.045     1.923 r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.i_gt_1.carryxortop_i_1__17/O
                         net (fo=1, routed)           0.000     1.923    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[18]_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.988 r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.988    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[18]
    SLICE_X50Y72         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        0.822     1.987    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X50Y72         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X50Y72         FDRE (Hold_fdre_C_D)         0.134     1.870    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        0.561     1.480    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/aclk
    SLICE_X55Y62         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.055     1.676    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/D[3]
    SLICE_X55Y62         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2371, routed)        0.830     1.995    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/aclk
    SLICE_X55Y62         FDRE                                         r  my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X55Y62         FDRE (Hold_fdre_C_D)         0.076     1.556    my_rasterize/my_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.723         10.000      7.277      DSP48_X1Y25   my_rasterize/numerator_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.467         10.000      7.533      RAMB36_X1Y27  my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.467         10.000      7.533      RAMB36_X1Y27  my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.467         10.000      7.533      RAMB36_X1Y28  my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.467         10.000      7.533      RAMB36_X1Y28  my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.467         10.000      7.533      RAMB36_X1Y25  my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.467         10.000      7.533      RAMB36_X1Y25  my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.467         10.000      7.533      RAMB36_X1Y26  my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.467         10.000      7.533      RAMB36_X1Y26  my_manager/buffer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.467         10.000      7.533      RAMB36_X3Y12  my_manager/buffer0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X54Y67  my_rasterize/pipeline_rgb/buffer_reg[23]_srl31___my_rasterize_pipeline_busy_buffer_reg_r_29/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X54Y67  my_rasterize/pipeline_x/buffer_reg[32]_srl28___my_rasterize_pipeline_busy_buffer_reg_r_26/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X46Y69  my_rasterize/pipeline_x/buffer_reg[33]_srl28___my_rasterize_pipeline_busy_buffer_reg_r_26/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X46Y69  my_rasterize/pipeline_x/buffer_reg[34]_srl28___my_rasterize_pipeline_busy_buffer_reg_r_26/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X54Y67  my_rasterize/pipeline_x/buffer_reg[35]_srl28___my_rasterize_pipeline_busy_buffer_reg_r_26/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X46Y69  my_rasterize/pipeline_x/buffer_reg[41]_srl28___my_rasterize_pipeline_busy_buffer_reg_r_26/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X46Y69  my_rasterize/pipeline_x/buffer_reg[44]_srl28___my_rasterize_pipeline_busy_buffer_reg_r_26/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X54Y75  my_rasterize/pipeline_x/buffer_reg[47]_srl28___my_rasterize_pipeline_busy_buffer_reg_r_26/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X54Y75  my_rasterize/pipeline_y/buffer_reg[44]_srl28___my_rasterize_pipeline_busy_buffer_reg_r_26/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X54Y75  my_rasterize/pipeline_y/buffer_reg[45]_srl28___my_rasterize_pipeline_busy_buffer_reg_r_26/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X46Y61  my_rasterize/pipeline_rgb/buffer_reg[12]_srl31___my_rasterize_pipeline_busy_buffer_reg_r_29/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X46Y61  my_rasterize/pipeline_rgb/buffer_reg[13]_srl31___my_rasterize_pipeline_busy_buffer_reg_r_29/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X46Y61  my_rasterize/pipeline_rgb/buffer_reg[14]_srl31___my_rasterize_pipeline_busy_buffer_reg_r_29/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X46Y61  my_rasterize/pipeline_rgb/buffer_reg[18]_srl31___my_rasterize_pipeline_busy_buffer_reg_r_29/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X46Y69  my_rasterize/pipeline_x/buffer_reg[33]_srl28___my_rasterize_pipeline_busy_buffer_reg_r_26/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X46Y69  my_rasterize/pipeline_x/buffer_reg[34]_srl28___my_rasterize_pipeline_busy_buffer_reg_r_26/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X56Y73  my_rasterize/pipeline_x/buffer_reg[37]_srl28___my_rasterize_pipeline_busy_buffer_reg_r_26/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X54Y72  my_rasterize/pipeline_x/buffer_reg[39]_srl28___my_rasterize_pipeline_busy_buffer_reg_r_26/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X54Y73  my_rasterize/pipeline_x/buffer_reg[40]_srl28___my_rasterize_pipeline_busy_buffer_reg_r_26/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         5.000       4.230      SLICE_X46Y69  my_rasterize/pipeline_x/buffer_reg[41]_srl28___my_rasterize_pipeline_busy_buffer_reg_r_26/CLK



