At the end of cycle 0

r0: 0
r1: 0
r2: 0
r3: 0
r4: 0
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 0
r31: 0
pc: 0

Stage: Fetch
Instruction in stage: None
Stalled: False

Stage: Decode
Instruction in stage: None
Stalled: False

Stage: Execute
Instruction in stage: None
Stalled: False

Stage: Memory
Instruction in stage: None
Stalled: False

Stage: Writeback
Instruction in stage: None
Stalled: False


At the end of cycle 1

r0: 0
r1: 0
r2: 0
r3: 0
r4: 0
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 0
r31: 0
pc: 4

Stage: Fetch
Instruction in stage: 1
Stalled: False

Stage: Decode
Instruction in stage: None
Stalled: False

Stage: Execute
Instruction in stage: None
Stalled: False

Stage: Memory
Instruction in stage: None
Stalled: False

Stage: Writeback
Instruction in stage: None
Stalled: False


At the end of cycle 2

r0: 0
r1: 0
r2: 0
r3: 0
r4: 0
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 0
r31: 0
pc: 8

Stage: Fetch
Instruction in stage: 2
Stalled: False

Stage: Decode
Instruction in stage: 1
Stalled: False

Stage: Execute
Instruction in stage: None
Stalled: False

Stage: Memory
Instruction in stage: None
Stalled: False

Stage: Writeback
Instruction in stage: None
Stalled: False


At the end of cycle 3

r0: 0
r1: 0
r2: 0
r3: 0
r4: 0
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 0
r31: 0
pc: 12

Stage: Fetch
Instruction in stage: 3
Stalled: False

Stage: Decode
Instruction in stage: 2
Stalled: False

Stage: Execute
Instruction in stage: 1
Stalled: False

Stage: Memory
Instruction in stage: None
Stalled: False

Stage: Writeback
Instruction in stage: None
Stalled: False


At the end of cycle 4

r0: 0
r1: 0
r2: 0
r3: 0
r4: 0
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 0
r31: 0
pc: 16

Stage: Fetch
Instruction in stage: 4
Stalled: False

Stage: Decode
Instruction in stage: 3
Stalled: False

Stage: Execute
Instruction in stage: 2
Stalled: False

Stage: Memory
Instruction in stage: 1
Stalled: False

Stage: Writeback
Instruction in stage: None
Stalled: False


At the end of cycle 5

r0: 0
r1: 0
r2: 0
r3: 0
r4: 0
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 0
r31: 6
pc: 20

Stage: Fetch
Instruction in stage: 5
Stalled: False

Stage: Decode
Instruction in stage: 4
Stalled: False

Stage: Execute
Instruction in stage: 3
Stalled: False

Stage: Memory
Instruction in stage: 2
Stalled: False

Stage: Writeback
Instruction in stage: 1
Stalled: False


At the end of cycle 6

r0: 0
r1: 0
r2: 0
r3: 0
r4: 0
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 2
r31: 6
pc: 24

Stage: Fetch
Instruction in stage: 6
Stalled: False

Stage: Decode
Instruction in stage: 5
Stalled: False

Stage: Execute
Instruction in stage: 4
Stalled: False

Stage: Memory
Instruction in stage: 3
Stalled: False

Stage: Writeback
Instruction in stage: 2
Stalled: False


At the end of cycle 7

r0: 0
r1: 0
r2: 1
r3: 0
r4: 0
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 2
r31: 6
pc: 28

Stage: Fetch
Instruction in stage: 7
Stalled: False

Stage: Decode
Instruction in stage: 6
Stalled: False

Stage: Execute
Instruction in stage: 5
Stalled: False

Stage: Memory
Instruction in stage: 4
Stalled: False

Stage: Writeback
Instruction in stage: 3
Stalled: False


At the end of cycle 8

r0: 0
r1: 0
r2: 1
r3: 0
r4: 0
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 2
r31: 6
pc: 32

Stage: Fetch
Instruction in stage: 8
Stalled: False

Stage: Decode
Instruction in stage: 7
Stalled: False

Stage: Execute
Instruction in stage: 6
Stalled: False

Stage: Memory
Instruction in stage: 5
Stalled: False

Stage: Writeback
Instruction in stage: 4
Stalled: False


At the end of cycle 9

r0: 0
r1: 0
r2: 1
r3: 0
r4: 0
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 2
r31: 6
pc: 36

Stage: Fetch
Instruction in stage: 9
Stalled: False

Stage: Decode
Instruction in stage: 8
Stalled: False

Stage: Execute
Instruction in stage: 7
Stalled: False

Stage: Memory
Instruction in stage: 6
Stalled: False

Stage: Writeback
Instruction in stage: 5
Stalled: False


At the end of cycle 10

r0: 0
r1: 0
r2: 1
r3: 4
r4: 0
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 2
r31: 6
pc: 40

Stage: Fetch
Instruction in stage: 10
Stalled: False

Stage: Decode
Instruction in stage: 9
Stalled: False

Stage: Execute
Instruction in stage: 8
Stalled: False

Stage: Memory
Instruction in stage: 7
Stalled: False

Stage: Writeback
Instruction in stage: 6
Stalled: False


At the end of cycle 11

r0: 0
r1: 0
r2: 1
r3: 4
r4: 1
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 2
r31: 6
pc: 44

Stage: Fetch
Instruction in stage: 11
Stalled: False

Stage: Decode
Instruction in stage: 10
Stalled: False

Stage: Execute
Instruction in stage: 9
Stalled: False

Stage: Memory
Instruction in stage: 8
Stalled: False

Stage: Writeback
Instruction in stage: 7
Stalled: False


At the end of cycle 12

r0: 0
r1: 1
r2: 1
r3: 4
r4: 1
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 2
r31: 6
pc: 48

Stage: Fetch
Instruction in stage: 12
Stalled: False

Stage: Decode
Instruction in stage: 11
Stalled: False

Stage: Execute
Instruction in stage: 10
Stalled: False

Stage: Memory
Instruction in stage: 9
Stalled: False

Stage: Writeback
Instruction in stage: 8
Stalled: False


At the end of cycle 13

r0: 0
r1: 1
r2: 1
r3: 4
r4: 1
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 2
r31: 6
pc: 52

Stage: Fetch
Instruction in stage: 13
Stalled: False

Stage: Decode
Instruction in stage: 12
Stalled: False

Stage: Execute
Instruction in stage: 11
Stalled: False

Stage: Memory
Instruction in stage: 10
Stalled: False

Stage: Writeback
Instruction in stage: 9
Stalled: False


At the end of cycle 14

r0: 0
r1: 1
r2: 1
r3: 4
r4: 1
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 2
r31: 6
pc: 56

Stage: Fetch
Instruction in stage: 14
Stalled: False

Stage: Decode
Instruction in stage: 13
Stalled: False

Stage: Execute
Instruction in stage: 12
Stalled: False

Stage: Memory
Instruction in stage: 11
Stalled: False

Stage: Writeback
Instruction in stage: 10
Stalled: False


At the end of cycle 15

r0: 0
r1: 1
r2: 1
r3: 4
r4: 1
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 3
r31: 6
pc: 20

Stage: Fetch
Instruction in stage: 15
Stalled: False

Stage: Decode
Instruction in stage: 14
Stalled: False

Stage: Execute
Instruction in stage: 13
Stalled: False

Stage: Memory
Instruction in stage: 12
Stalled: False

Stage: Writeback
Instruction in stage: 11
Stalled: False


At the end of cycle 16

r0: 0
r1: 1
r2: 1
r3: 4
r4: 1
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 3
r31: 6
pc: 24

Stage: Fetch
Instruction in stage: 6
Stalled: False

Stage: Decode
Instruction in stage: None
Stalled: False

Stage: Execute
Instruction in stage: None
Stalled: False

Stage: Memory
Instruction in stage: 13
Stalled: False

Stage: Writeback
Instruction in stage: 12
Stalled: False


At the end of cycle 17

r0: 0
r1: 1
r2: 1
r3: 4
r4: 1
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 3
r31: 6
pc: 28

Stage: Fetch
Instruction in stage: 7
Stalled: False

Stage: Decode
Instruction in stage: 6
Stalled: False

Stage: Execute
Instruction in stage: None
Stalled: False

Stage: Memory
Instruction in stage: None
Stalled: False

Stage: Writeback
Instruction in stage: 13
Stalled: False


At the end of cycle 18

r0: 0
r1: 1
r2: 1
r3: 4
r4: 1
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 3
r31: 6
pc: 32

Stage: Fetch
Instruction in stage: 8
Stalled: False

Stage: Decode
Instruction in stage: 7
Stalled: False

Stage: Execute
Instruction in stage: 6
Stalled: False

Stage: Memory
Instruction in stage: None
Stalled: False

Stage: Writeback
Instruction in stage: None
Stalled: False


At the end of cycle 19

r0: 0
r1: 1
r2: 1
r3: 4
r4: 1
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 3
r31: 6
pc: 36

Stage: Fetch
Instruction in stage: 9
Stalled: False

Stage: Decode
Instruction in stage: 8
Stalled: False

Stage: Execute
Instruction in stage: 7
Stalled: False

Stage: Memory
Instruction in stage: 6
Stalled: False

Stage: Writeback
Instruction in stage: None
Stalled: False


At the end of cycle 20

r0: 0
r1: 1
r2: 1
r3: 8
r4: 1
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 3
r31: 6
pc: 40

Stage: Fetch
Instruction in stage: 10
Stalled: False

Stage: Decode
Instruction in stage: 9
Stalled: False

Stage: Execute
Instruction in stage: 8
Stalled: False

Stage: Memory
Instruction in stage: 7
Stalled: False

Stage: Writeback
Instruction in stage: 6
Stalled: False


At the end of cycle 21

r0: 0
r1: 1
r2: 1
r3: 8
r4: 2
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 3
r31: 6
pc: 44

Stage: Fetch
Instruction in stage: 11
Stalled: False

Stage: Decode
Instruction in stage: 10
Stalled: False

Stage: Execute
Instruction in stage: 9
Stalled: False

Stage: Memory
Instruction in stage: 8
Stalled: False

Stage: Writeback
Instruction in stage: 7
Stalled: False


At the end of cycle 22

r0: 0
r1: 1
r2: 1
r3: 8
r4: 2
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 3
r31: 6
pc: 48

Stage: Fetch
Instruction in stage: 12
Stalled: False

Stage: Decode
Instruction in stage: 11
Stalled: False

Stage: Execute
Instruction in stage: 10
Stalled: False

Stage: Memory
Instruction in stage: 9
Stalled: False

Stage: Writeback
Instruction in stage: 8
Stalled: False


At the end of cycle 23

r0: 0
r1: 1
r2: 2
r3: 8
r4: 2
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 3
r31: 6
pc: 52

Stage: Fetch
Instruction in stage: 13
Stalled: False

Stage: Decode
Instruction in stage: 12
Stalled: False

Stage: Execute
Instruction in stage: 11
Stalled: False

Stage: Memory
Instruction in stage: 10
Stalled: False

Stage: Writeback
Instruction in stage: 9
Stalled: False


At the end of cycle 24

r0: 0
r1: 1
r2: 2
r3: 8
r4: 2
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 3
r31: 6
pc: 56

Stage: Fetch
Instruction in stage: 14
Stalled: False

Stage: Decode
Instruction in stage: 13
Stalled: False

Stage: Execute
Instruction in stage: 12
Stalled: False

Stage: Memory
Instruction in stage: 11
Stalled: False

Stage: Writeback
Instruction in stage: 10
Stalled: False


At the end of cycle 25

r0: 0
r1: 1
r2: 2
r3: 8
r4: 2
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 4
r31: 6
pc: 20

Stage: Fetch
Instruction in stage: 15
Stalled: False

Stage: Decode
Instruction in stage: 14
Stalled: False

Stage: Execute
Instruction in stage: 13
Stalled: False

Stage: Memory
Instruction in stage: 12
Stalled: False

Stage: Writeback
Instruction in stage: 11
Stalled: False


At the end of cycle 26

r0: 0
r1: 1
r2: 2
r3: 8
r4: 2
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 4
r31: 6
pc: 24

Stage: Fetch
Instruction in stage: 6
Stalled: False

Stage: Decode
Instruction in stage: None
Stalled: False

Stage: Execute
Instruction in stage: None
Stalled: False

Stage: Memory
Instruction in stage: 13
Stalled: False

Stage: Writeback
Instruction in stage: 12
Stalled: False


At the end of cycle 27

r0: 0
r1: 1
r2: 2
r3: 8
r4: 2
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 4
r31: 6
pc: 28

Stage: Fetch
Instruction in stage: 7
Stalled: False

Stage: Decode
Instruction in stage: 6
Stalled: False

Stage: Execute
Instruction in stage: None
Stalled: False

Stage: Memory
Instruction in stage: None
Stalled: False

Stage: Writeback
Instruction in stage: 13
Stalled: False


At the end of cycle 28

r0: 0
r1: 1
r2: 2
r3: 8
r4: 2
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 4
r31: 6
pc: 32

Stage: Fetch
Instruction in stage: 8
Stalled: False

Stage: Decode
Instruction in stage: 7
Stalled: False

Stage: Execute
Instruction in stage: 6
Stalled: False

Stage: Memory
Instruction in stage: None
Stalled: False

Stage: Writeback
Instruction in stage: None
Stalled: False


At the end of cycle 29

r0: 0
r1: 1
r2: 2
r3: 8
r4: 2
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 4
r31: 6
pc: 36

Stage: Fetch
Instruction in stage: 9
Stalled: False

Stage: Decode
Instruction in stage: 8
Stalled: False

Stage: Execute
Instruction in stage: 7
Stalled: False

Stage: Memory
Instruction in stage: 6
Stalled: False

Stage: Writeback
Instruction in stage: None
Stalled: False


At the end of cycle 30

r0: 0
r1: 1
r2: 2
r3: 12
r4: 2
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 4
r31: 6
pc: 40

Stage: Fetch
Instruction in stage: 10
Stalled: False

Stage: Decode
Instruction in stage: 9
Stalled: False

Stage: Execute
Instruction in stage: 8
Stalled: False

Stage: Memory
Instruction in stage: 7
Stalled: False

Stage: Writeback
Instruction in stage: 6
Stalled: False


At the end of cycle 31

r0: 0
r1: 1
r2: 2
r3: 12
r4: 3
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 4
r31: 6
pc: 44

Stage: Fetch
Instruction in stage: 11
Stalled: False

Stage: Decode
Instruction in stage: 10
Stalled: False

Stage: Execute
Instruction in stage: 9
Stalled: False

Stage: Memory
Instruction in stage: 8
Stalled: False

Stage: Writeback
Instruction in stage: 7
Stalled: False


At the end of cycle 32

r0: 0
r1: 2
r2: 2
r3: 12
r4: 3
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 4
r31: 6
pc: 48

Stage: Fetch
Instruction in stage: 12
Stalled: False

Stage: Decode
Instruction in stage: 11
Stalled: False

Stage: Execute
Instruction in stage: 10
Stalled: False

Stage: Memory
Instruction in stage: 9
Stalled: False

Stage: Writeback
Instruction in stage: 8
Stalled: False


At the end of cycle 33

r0: 0
r1: 2
r2: 3
r3: 12
r4: 3
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 4
r31: 6
pc: 52

Stage: Fetch
Instruction in stage: 13
Stalled: False

Stage: Decode
Instruction in stage: 12
Stalled: False

Stage: Execute
Instruction in stage: 11
Stalled: False

Stage: Memory
Instruction in stage: 10
Stalled: False

Stage: Writeback
Instruction in stage: 9
Stalled: False


At the end of cycle 34

r0: 0
r1: 2
r2: 3
r3: 12
r4: 3
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 4
r31: 6
pc: 56

Stage: Fetch
Instruction in stage: 14
Stalled: False

Stage: Decode
Instruction in stage: 13
Stalled: False

Stage: Execute
Instruction in stage: 12
Stalled: False

Stage: Memory
Instruction in stage: 11
Stalled: False

Stage: Writeback
Instruction in stage: 10
Stalled: False


At the end of cycle 35

r0: 0
r1: 2
r2: 3
r3: 12
r4: 3
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 5
r31: 6
pc: 20

Stage: Fetch
Instruction in stage: 15
Stalled: False

Stage: Decode
Instruction in stage: 14
Stalled: False

Stage: Execute
Instruction in stage: 13
Stalled: False

Stage: Memory
Instruction in stage: 12
Stalled: False

Stage: Writeback
Instruction in stage: 11
Stalled: False


At the end of cycle 36

r0: 0
r1: 2
r2: 3
r3: 12
r4: 3
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 5
r31: 6
pc: 24

Stage: Fetch
Instruction in stage: 6
Stalled: False

Stage: Decode
Instruction in stage: None
Stalled: False

Stage: Execute
Instruction in stage: None
Stalled: False

Stage: Memory
Instruction in stage: 13
Stalled: False

Stage: Writeback
Instruction in stage: 12
Stalled: False


At the end of cycle 37

r0: 0
r1: 2
r2: 3
r3: 12
r4: 3
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 5
r31: 6
pc: 28

Stage: Fetch
Instruction in stage: 7
Stalled: False

Stage: Decode
Instruction in stage: 6
Stalled: False

Stage: Execute
Instruction in stage: None
Stalled: False

Stage: Memory
Instruction in stage: None
Stalled: False

Stage: Writeback
Instruction in stage: 13
Stalled: False


At the end of cycle 38

r0: 0
r1: 2
r2: 3
r3: 12
r4: 3
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 5
r31: 6
pc: 32

Stage: Fetch
Instruction in stage: 8
Stalled: False

Stage: Decode
Instruction in stage: 7
Stalled: False

Stage: Execute
Instruction in stage: 6
Stalled: False

Stage: Memory
Instruction in stage: None
Stalled: False

Stage: Writeback
Instruction in stage: None
Stalled: False


At the end of cycle 39

r0: 0
r1: 2
r2: 3
r3: 12
r4: 3
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 5
r31: 6
pc: 36

Stage: Fetch
Instruction in stage: 9
Stalled: False

Stage: Decode
Instruction in stage: 8
Stalled: False

Stage: Execute
Instruction in stage: 7
Stalled: False

Stage: Memory
Instruction in stage: 6
Stalled: False

Stage: Writeback
Instruction in stage: None
Stalled: False


At the end of cycle 40

r0: 0
r1: 2
r2: 3
r3: 16
r4: 3
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 5
r31: 6
pc: 40

Stage: Fetch
Instruction in stage: 10
Stalled: False

Stage: Decode
Instruction in stage: 9
Stalled: False

Stage: Execute
Instruction in stage: 8
Stalled: False

Stage: Memory
Instruction in stage: 7
Stalled: False

Stage: Writeback
Instruction in stage: 6
Stalled: False


At the end of cycle 41

r0: 0
r1: 2
r2: 3
r3: 16
r4: 5
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 5
r31: 6
pc: 44

Stage: Fetch
Instruction in stage: 11
Stalled: False

Stage: Decode
Instruction in stage: 10
Stalled: False

Stage: Execute
Instruction in stage: 9
Stalled: False

Stage: Memory
Instruction in stage: 8
Stalled: False

Stage: Writeback
Instruction in stage: 7
Stalled: False


At the end of cycle 42

r0: 0
r1: 3
r2: 3
r3: 16
r4: 5
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 5
r31: 6
pc: 48

Stage: Fetch
Instruction in stage: 12
Stalled: False

Stage: Decode
Instruction in stage: 11
Stalled: False

Stage: Execute
Instruction in stage: 10
Stalled: False

Stage: Memory
Instruction in stage: 9
Stalled: False

Stage: Writeback
Instruction in stage: 8
Stalled: False


At the end of cycle 43

r0: 0
r1: 3
r2: 5
r3: 16
r4: 5
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 5
r31: 6
pc: 52

Stage: Fetch
Instruction in stage: 13
Stalled: False

Stage: Decode
Instruction in stage: 12
Stalled: False

Stage: Execute
Instruction in stage: 11
Stalled: False

Stage: Memory
Instruction in stage: 10
Stalled: False

Stage: Writeback
Instruction in stage: 9
Stalled: False


At the end of cycle 44

r0: 0
r1: 3
r2: 5
r3: 16
r4: 5
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 5
r31: 6
pc: 52

Stage: Fetch
Instruction in stage: 14
Stalled: False

Stage: Decode
Instruction in stage: 13
Stalled: False

Stage: Execute
Instruction in stage: 12
Stalled: False

Stage: Memory
Instruction in stage: 11
Stalled: False

Stage: Writeback
Instruction in stage: 10
Stalled: False


At the end of cycle 45

r0: 0
r1: 3
r2: 5
r3: 16
r4: 5
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 6
r31: 6
pc: 56

Stage: Fetch
Instruction in stage: 14
Stalled: False

Stage: Decode
Instruction in stage: None
Stalled: False

Stage: Execute
Instruction in stage: None
Stalled: False

Stage: Memory
Instruction in stage: 12
Stalled: False

Stage: Writeback
Instruction in stage: 11
Stalled: False


At the end of cycle 46

r0: 0
r1: 3
r2: 5
r3: 16
r4: 5
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 6
r31: 6
pc: 60

Stage: Fetch
Instruction in stage: 15
Stalled: False

Stage: Decode
Instruction in stage: 14
Stalled: False

Stage: Execute
Instruction in stage: None
Stalled: False

Stage: Memory
Instruction in stage: None
Stalled: False

Stage: Writeback
Instruction in stage: 12
Stalled: False


At the end of cycle 47

r0: 0
r1: 3
r2: 5
r3: 16
r4: 5
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 6
r31: 6
pc: 60

Stage: Fetch
Instruction in stage: 16
Stalled: True

Stage: Decode
Instruction in stage: 15
Stalled: True

Stage: Execute
Instruction in stage: 14
Stalled: False

Stage: Memory
Instruction in stage: None
Stalled: False

Stage: Writeback
Instruction in stage: None
Stalled: False


At the end of cycle 48

r0: 0
r1: 3
r2: 5
r3: 16
r4: 5
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 0
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 6
r31: 6
pc: 64

Stage: Fetch
Instruction in stage: 16
Stalled: False

Stage: Decode
Instruction in stage: 15
Stalled: False

Stage: Execute
Instruction in stage: None
Stalled: False

Stage: Memory
Instruction in stage: 14
Stalled: False

Stage: Writeback
Instruction in stage: None
Stalled: False


At the end of cycle 49

r0: 0
r1: 3
r2: 5
r3: 16
r4: 5
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 2
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 6
r31: 6
pc: 68

Stage: Fetch
Instruction in stage: 17
Stalled: False

Stage: Decode
Instruction in stage: 16
Stalled: False

Stage: Execute
Instruction in stage: 15
Stalled: False

Stage: Memory
Instruction in stage: None
Stalled: False

Stage: Writeback
Instruction in stage: 14
Stalled: False


At the end of cycle 50

r0: 0
r1: 3
r2: 5
r3: 16
r4: 5
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 2
r12: 0
r13: 0
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 6
r31: 6
pc: 72

Stage: Fetch
Instruction in stage: 18
Stalled: False

Stage: Decode
Instruction in stage: 17
Stalled: False

Stage: Execute
Instruction in stage: 16
Stalled: False

Stage: Memory
Instruction in stage: 15
Stalled: False

Stage: Writeback
Instruction in stage: None
Stalled: False


At the end of cycle 51

r0: 0
r1: 3
r2: 5
r3: 16
r4: 5
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 2
r12: 0
r13: 14
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 6
r31: 6
pc: 76

Stage: Fetch
Instruction in stage: 19
Stalled: False

Stage: Decode
Instruction in stage: 18
Stalled: False

Stage: Execute
Instruction in stage: 17
Stalled: False

Stage: Memory
Instruction in stage: 16
Stalled: False

Stage: Writeback
Instruction in stage: 15
Stalled: False


At the end of cycle 52

r0: 0
r1: 3
r2: 5
r3: 16
r4: 5
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 2
r12: 1
r13: 14
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 0
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 6
r31: 6
pc: 80

Stage: Fetch
Instruction in stage: 20
Stalled: False

Stage: Decode
Instruction in stage: 19
Stalled: False

Stage: Execute
Instruction in stage: 18
Stalled: False

Stage: Memory
Instruction in stage: 17
Stalled: False

Stage: Writeback
Instruction in stage: 16
Stalled: False


At the end of cycle 53

r0: 0
r1: 3
r2: 5
r3: 16
r4: 5
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 2
r12: 1
r13: 14
r14: 0
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 32768
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 6
r31: 6
pc: 84

Stage: Fetch
Instruction in stage: 21
Stalled: False

Stage: Decode
Instruction in stage: 20
Stalled: False

Stage: Execute
Instruction in stage: 19
Stalled: False

Stage: Memory
Instruction in stage: 18
Stalled: False

Stage: Writeback
Instruction in stage: 17
Stalled: False


At the end of cycle 54

r0: 0
r1: 3
r2: 5
r3: 16
r4: 5
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 2
r12: 1
r13: 14
r14: 16384
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 32768
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 6
r31: 6
pc: 88

Stage: Fetch
Instruction in stage: 22
Stalled: False

Stage: Decode
Instruction in stage: 21
Stalled: False

Stage: Execute
Instruction in stage: 20
Stalled: False

Stage: Memory
Instruction in stage: 19
Stalled: False

Stage: Writeback
Instruction in stage: 18
Stalled: False


At the end of cycle 55

r0: 0
r1: 3
r2: 5
r3: 16
r4: 5
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 2
r12: 1
r13: 14
r14: 16384
r15: 0
r16: 0
r17: 0
r18: 0
r19: 0
r20: 0
r21: 32768
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 6
r31: 6
pc: 88

Stage: Fetch
Instruction in stage: None
Stalled: False

Stage: Decode
Instruction in stage: 22
Stalled: False

Stage: Execute
Instruction in stage: 21
Stalled: False

Stage: Memory
Instruction in stage: 20
Stalled: False

Stage: Writeback
Instruction in stage: 19
Stalled: False


At the end of cycle 56

r0: 0
r1: 3
r2: 5
r3: 16
r4: 5
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 2
r12: 1
r13: 14
r14: 16384
r15: 0
r16: 49152
r17: 0
r18: 0
r19: 0
r20: 0
r21: 32768
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 6
r31: 6
pc: 88

Stage: Fetch
Instruction in stage: None
Stalled: False

Stage: Decode
Instruction in stage: None
Stalled: False

Stage: Execute
Instruction in stage: 22
Stalled: False

Stage: Memory
Instruction in stage: 21
Stalled: False

Stage: Writeback
Instruction in stage: 20
Stalled: False


At the end of cycle 57

r0: 0
r1: 3
r2: 5
r3: 16
r4: 5
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 2
r12: 1
r13: 14
r14: 16384
r15: 0
r16: 49152
r17: 0
r18: 0
r19: 0
r20: 0
r21: 32768
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 6
r31: 6
pc: 88

Stage: Fetch
Instruction in stage: None
Stalled: False

Stage: Decode
Instruction in stage: None
Stalled: False

Stage: Execute
Instruction in stage: None
Stalled: False

Stage: Memory
Instruction in stage: 22
Stalled: False

Stage: Writeback
Instruction in stage: 21
Stalled: False


At the end of cycle 58

r0: 0
r1: 3
r2: 5
r3: 16
r4: 5
r5: 0
r6: 0
r7: 0
r8: 0
r9: 0
r10: 0
r11: 2
r12: 1
r13: 14
r14: 16384
r15: 0
r16: 49152
r17: 0
r18: 0
r19: 0
r20: 0
r21: 32768
r22: 0
r23: 0
r24: 0
r25: 0
r26: 0
r27: 0
r28: 0
r29: 0
r30: 6
r31: 6
pc: 88

Stage: Fetch
Instruction in stage: None
Stalled: False

Stage: Decode
Instruction in stage: None
Stalled: False

Stage: Execute
Instruction in stage: None
Stalled: False

Stage: Memory
Instruction in stage: None
Stalled: False

Stage: Writeback
Instruction in stage: 22
Stalled: False


Final Data Memory State

Address: 0
Data: 00000000000000000000000000000000 = 0

Address: 4
Data: 00000000000000000000000000000001 = 1

Address: 8
Data: 00000000000000000000000000000001 = 1

Address: 12
Data: 00000000000000000000000000000010 = 2

Address: 16
Data: 00000000000000000000000000000011 = 3

Address: 20
Data: 00000000000000000000000000000101 = 5

Address: 16388
Data: 00000000000000001100000000000000 = 49152

Address: 16400
Data: 00000000000000000000000000000001 = 1

No other addresses were modified -> They all store 0

No of memory instructions executed: 10
No of register instructions executed: 35