---
layout: post
title: Verilog用法案例及总结
date: 2019-4-21
categories: blog
tags: [Verilog]
description: 无
---
# 收藏

- [Verilog中“=”和“<=”的区别](http://blog.sina.com.cn/s/blog_95d7c0d80101opre.html)
- [Verilog中parameter（参数）与define（宏定义）的区别](https://www.cnblogs.com/farbeyond/p/5202996.html)
- [Verilog运算符优先级](https://blog.csdn.net/childbor/article/details/76577321)
