;; Gangster Program file - leave this comment in place as the ;;
;; shows this is a Gangster Text File
;; Created from C:\Documents and Settings\Administrator\×ÀÃæ\Emosyn_Generic_Theseus_C_code\TP40\Generic_TP40_Example_C_Code.gng
BAUD 5CF ; divide by 1488 decimal
LTIME 00FA ; set timeout for 1110mS
RX 3B
RX 00
TX 12
TX 00
TX 1E
BAUD 07B ; divide by 124 decimal
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 00
TX 00
TX 02
TX 8D
TX B4
TX 78
TX 98
TX E6
TX B4
TX 01
TX 0B
TX AF
TX B0
TX 12
TX 97
TX 83
TX 78
TX 92
TX 76
TX 90
TX 80
TX 04
TX 78
TX 92
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
TX 92
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 02
TX 98
TX 10
TX EF
TX FE
TX ED
TX FF
TX 22
TX 02
TX 91
TX EE
TX 8B
TX 0D
TX 8A
TX 0E
TX 89
TX 0F
TX 8C
TX 10
TX 8D
TX 11
TX E4
TX F5
TX 42
TX 75
TX 15
TX 01
TX 75
TX 14
STIME 0399 ; set timeout for 3997uS
RX 40
RX 80
RX D6
RX 1C
RX D6
RX 1C
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 01
TX 00
TX 23
TX 75
TX 13
TX 45
TX 75
TX 12
TX 67
TX 75
TX 19
TX 89
TX 75
TX 18
TX AB
TX 75
TX 17
TX CD
TX 75
TX 16
TX EF
TX 75
TX 1D
TX FE
TX 75
TX 1C
TX DC
TX 75
TX 1B
TX BA
TX 75
TX 1A
TX 98
TX 75
TX 21
TX 76
TX 75
TX 20
TX 54
TX 75
TX 1F
TX 32
TX 75
TX 1E
TX 10
TX 75
TX 25
TX F0
TX 75
TX 24
TX E1
TX 75
TX 23
TX D2
TX 75
TX 22
TX C3
TX F5
TX 3E
TX F5
TX 3F
TX D3
TX E5
TX 3F
TX 95
TX 11
STIME 0399 ; set timeout for 3997uS
RX 80
RX 80
RX 98
RX 1A
RX 99
RX 1A
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 02
TX 00
TX E5
TX 3E
TX 95
TX 10
TX 40
TX 09
TX E5
TX 42
TX 64
TX 03
TX 70
TX 03
TX 02
TX 85
TX DB
TX E4
TX F5
TX 41
TX E5
TX 41
TX 25
TX E0
TX 25
TX E0
TX 24
TX 48
TX F8
TX 12
TX 8D
TX 95
TX 00
TX 00
TX 00
TX 00
TX 05
TX 41
TX E5
TX 41
TX B4
TX 10
TX E9
TX E4
TX F5
TX 41
TX C3
TX E5
TX 3F
TX 95
TX 11
TX E5
TX 3E
TX 95
TX 10
TX 50
TX 73
TX AB
TX 0D
TX AA
TX 0E
TX A9
TX 0F
TX 12
TX 8C
TX BE
STIME 0399 ; set timeout for 3997uS
RX C0
RX 80
RX 25
RX 1B
RX 27
RX 1B
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 03
TX 00
TX FF
TX E4
TX FC
TX FD
TX FE
TX E5
TX 41
TX 54
TX 03
TX FB
TX C3
TX 74
TX 03
TX 9B
TX 75
TX F0
TX 08
TX A4
TX F9
TX F8
TX 12
TX 8D
TX 5D
TX E5
TX 41
TX 13
TX 13
TX 54
TX 3F
TX 25
TX E0
TX 25
TX E0
TX 24
TX 48
TX F8
TX 12
TX 8D
TX 7C
TX EF
TX 4B
TX FF
TX EE
TX 4A
TX FE
TX ED
TX 49
TX FD
TX EC
TX 48
TX FC
TX E5
TX 41
TX 13
TX 13
TX 54
TX 3F
TX 25
TX E0
TX 25
TX E0
TX 24
TX 48
TX F8
STIME 0399 ; set timeout for 3997uS
RX 00
RX 81
RX AC
RX 22
RX AF
RX 22
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 04
TX 00
TX 12
TX 8D
TX 89
TX 74
TX 01
TX 25
TX 0F
TX F5
TX 0F
TX E4
TX 35
TX 0E
TX F5
TX 0E
TX 05
TX 41
TX E5
TX 41
TX 54
TX 3F
TX 60
TX 14
TX 7E
TX 00
TX E5
TX 3F
TX 25
TX 41
TX FF
TX EE
TX 35
TX 3E
TX FE
TX C3
TX EF
TX 95
TX 11
TX EE
TX 95
TX 10
TX 40
TX 8D
TX C3
TX E5
TX 11
TX 95
TX 3F
TX FF
TX E5
TX 10
TX 95
TX 3E
TX FE
TX C3
TX EF
TX 94
TX 40
TX EE
TX 64
TX 80
TX 94
TX 80
TX 40
TX 03
STIME 0399 ; set timeout for 3997uS
RX 40
RX 81
RX 91
RX 1D
RX 95
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 05
TX 00
TX 02
TX 82
TX 20
TX E4
TX F5
TX 41
TX E5
TX 42
TX 60
TX 03
TX 02
TX 81
TX F5
TX E5
TX 11
TX 54
TX 3F
TX F5
TX 40
TX 54
TX 03
TX FF
TX E4
TX 8F
TX 3D
TX F5
TX 3C
TX F5
TX 3B
TX F5
TX 3A
TX E5
TX 40
TX 13
TX 13
TX 54
TX 3F
TX F5
TX 41
TX E4
TX FF
TX FE
TX FD
TX FC
TX AB
TX 3D
TX AA
TX 3C
TX A9
TX 3B
TX A8
TX 3A
TX C3
TX 12
TX 8D
TX 39
TX 70
TX 12
TX E5
TX 41
TX 25
TX E0
TX 25
TX E0
STIME 0399 ; set timeout for 3997uS
RX 80
RX 81
RX E3
RX 1F
RX E8
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 06
TX 00
TX 24
TX 48
TX F8
TX 12
TX 8D
TX 95
TX 80
TX 00
TX 00
TX 00
TX 80
TX 66
TX E4
TX 7F
TX 02
TX FE
TX FD
TX FC
TX AB
TX 3D
TX AA
TX 3C
TX A9
TX 3B
TX A8
TX 3A
TX C3
TX 12
TX 8D
TX 39
TX 50
TX 14
TX E5
TX 41
TX 25
TX E0
TX 25
TX E0
TX 24
TX 48
TX F8
TX C0
TX 00
TX 12
TX 8D
TX 70
TX ED
TX 44
TX 80
TX FD
TX 80
TX 38
TX E4
TX 7F
TX 03
TX FE
TX FD
TX FC
TX AB
TX 3D
TX AA
TX 3C
TX A9
TX 3B
STIME 0399 ; set timeout for 3997uS
RX C0
RX 81
RX C5
RX 1E
RX CB
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 07
TX 00
TX A8
TX 3A
TX C3
TX 12
TX 8D
TX 39
TX E5
TX 41
TX 50
TX 12
TX 25
TX E0
TX 25
TX E0
TX 24
TX 48
TX F8
TX C0
TX 00
TX 12
TX 8D
TX 70
TX EE
TX 44
TX 80
TX FE
TX 80
TX 10
TX 25
TX E0
TX 25
TX E0
TX 24
TX 48
TX F8
TX C0
TX 00
TX 12
TX 8D
TX 70
TX EF
TX 44
TX 80
TX FF
TX EC
TX D0
TX 00
TX 12
TX 8D
TX 89
TX 75
TX 42
TX 01
TX E5
TX 41
TX C3
TX 94
TX 0E
TX 50
TX 24
TX E5
TX 42
TX 20
TX E1
STIME 0399 ; set timeout for 3997uS
RX 00
RX 82
RX 34
RX 1D
RX 3B
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 08
TX 00
TX 1F
TX E5
TX 11
TX AE
TX 10
TX 78
TX 03
TX C3
TX 33
TX CE
TX 33
TX CE
TX D8
TX F9
TX FF
TX E4
TX FC
TX FD
TX 78
TX 84
TX 12
TX 8D
TX 89
TX 85
TX 10
TX 3E
TX 85
TX 11
TX 3F
TX 43
TX 42
TX 02
TX 85
TX 15
TX 29
TX 85
TX 14
TX 28
TX 85
TX 13
TX 27
TX 85
TX 12
TX 26
TX 85
TX 19
TX 2D
TX 85
TX 18
TX 2C
TX 85
TX 17
TX 2B
TX 85
TX 16
TX 2A
TX 85
TX 1D
TX 31
TX 85
TX 1C
TX 30
TX 85
TX 1B
STIME 0399 ; set timeout for 3997uS
RX 40
RX 82
RX 77
RX 17
RX 7F
RX 17
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 09
TX 00
TX 2F
TX 85
TX 1A
TX 2E
TX 85
TX 21
TX 35
TX 85
TX 20
TX 34
TX 85
TX 1F
TX 33
TX 85
TX 1E
TX 32
TX 85
TX 25
TX 39
TX 85
TX 24
TX 38
TX 85
TX 23
TX 37
TX 85
TX 22
TX 36
TX E4
TX F5
TX 41
TX E5
TX 41
TX 54
TX 0F
TX F5
TX 40
TX 24
TX 08
TX FF
TX EF
TX 54
TX 0F
TX FF
TX EF
TX 25
TX E0
TX 25
TX E0
TX 24
TX 48
TX F8
TX 12
TX 8D
TX 70
TX C0
TX 06
TX C0
TX 07
TX E5
TX 40
TX 24
TX 0D
TX FF
STIME 0399 ; set timeout for 3997uS
RX 80
RX 82
RX 7E
RX 19
RX 87
RX 19
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 0A
TX 00
TX EF
TX 54
TX 0F
TX FF
TX EF
TX 25
TX E0
TX 25
TX E0
TX 24
TX 48
TX F8
TX 12
TX 8D
TX 7C
TX D0
TX 07
TX D0
TX 06
TX EB
TX 6F
TX FF
TX EA
TX 6E
TX FE
TX E9
TX 6D
TX FD
TX E8
TX 6C
TX FC
TX C0
TX 06
TX C0
TX 07
TX E5
TX 40
TX 24
TX 02
TX FF
TX EF
TX 54
TX 0F
TX FF
TX EF
TX 25
TX E0
TX 25
TX E0
TX 24
TX 48
TX F8
TX 12
TX 8D
TX 7C
TX D0
TX 07
TX D0
TX 06
TX EF
TX 6B
TX FF
TX EE
TX 6A
STIME 0399 ; set timeout for 3997uS
RX C0
RX 82
RX C6
RX 23
RX D0
RX 23
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 0B
TX 00
TX FE
TX ED
TX 69
TX FD
TX EC
TX 68
TX FC
TX E5
TX 40
TX 25
TX E0
TX 25
TX E0
TX 24
TX 48
TX F8
TX 12
TX 8D
TX 7C
TX EF
TX 6B
TX F5
TX 3D
TX EE
TX 6A
TX F5
TX 3C
TX ED
TX 69
TX F5
TX 3B
TX EC
TX 68
TX F5
TX 3A
TX E5
TX 41
TX D3
TX 94
TX 0F
TX 40
TX 42
TX AF
TX 3D
TX AE
TX 3C
TX AD
TX 3B
TX AC
TX 3A
TX 78
TX 01
TX 12
TX 8D
TX 5D
TX C0
TX 04
TX C0
TX 05
TX C0
TX 06
TX C0
TX 07
TX AF
STIME 0399 ; set timeout for 3997uS
RX 00
RX 83
RX 69
RX 21
RX 74
RX 21
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 0C
TX 00
TX 3D
TX AE
TX 3C
TX AD
TX 3B
TX AC
TX 3A
TX 78
TX 1F
TX 12
TX 8D
TX 4A
TX D0
TX 03
TX D0
TX 02
TX D0
TX 01
TX D0
TX 00
TX EF
TX 4B
TX FF
TX EE
TX 4A
TX FE
TX ED
TX 49
TX FD
TX EC
TX 48
TX FC
TX E5
TX 40
TX 25
TX E0
TX 25
TX E0
TX 24
TX 48
TX F8
TX 12
TX 8D
TX 89
TX E5
TX 41
TX C3
TX 94
TX 14
TX 50
TX 52
TX AF
TX 2D
TX AE
TX 2C
TX AD
TX 2B
TX AC
TX 2A
TX 12
TX 8D
TX 2C
TX EF
TX 55
STIME 0399 ; set timeout for 3997uS
RX 40
RX 83
RX EE
RX 1E
RX FA
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 0D
TX 00
TX 35
TX FB
TX EE
TX 55
TX 34
TX FA
TX ED
TX 55
TX 33
TX F9
TX EC
TX 55
TX 32
TX F8
TX E5
TX 2D
TX 55
TX 31
TX FF
TX E5
TX 2C
TX 55
TX 30
TX FE
TX E5
TX 2B
TX 55
TX 2F
TX FD
TX E5
TX 2A
TX 55
TX 2E
TX FC
TX EF
TX 4B
TX FF
TX EE
TX 4A
TX FE
TX ED
TX 49
TX FD
TX EC
TX 48
TX FC
TX EF
TX 24
TX 99
TX F5
TX 3D
TX EE
TX 34
TX 79
TX F5
TX 3C
TX ED
TX 34
TX 82
TX F5
TX 3B
TX EC
TX 34
TX 5A
STIME 0399 ; set timeout for 3997uS
RX 80
RX 83
RX 8D
RX 25
RX 9A
RX 25
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 0E
TX 00
TX F5
TX 3A
TX 02
TX 84
TX 6E
TX E5
TX 41
TX C3
TX 94
TX 28
TX 50
TX 3B
TX E5
TX 2D
TX 65
TX 31
TX FF
TX E5
TX 2C
TX 65
TX 30
TX FE
TX E5
TX 2B
TX 65
TX 2F
TX FD
TX E5
TX 2A
TX 65
TX 2E
TX FC
TX EF
TX 65
TX 35
TX FF
TX EE
TX 65
TX 34
TX FE
TX ED
TX 65
TX 33
TX FD
TX EC
TX 65
TX 32
TX FC
TX EF
TX 24
TX A1
TX F5
TX 3D
TX EE
TX 34
TX EB
TX F5
TX 3C
TX ED
TX 34
TX D9
TX F5
TX 3B
TX EC
STIME 0399 ; set timeout for 3997uS
RX C0
RX 83
RX 25
RX 24
RX 33
RX 24
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 0F
TX 00
TX 34
TX 6E
TX F5
TX 3A
TX 02
TX 84
TX 6E
TX E5
TX 41
TX C3
TX 94
TX 3C
TX E5
TX 2D
TX 50
TX 68
TX 55
TX 35
TX FB
TX E5
TX 2C
TX 55
TX 34
TX FA
TX E5
TX 2B
TX 55
TX 33
TX F9
TX E5
TX 2A
TX 55
TX 32
TX F8
TX E5
TX 2D
TX 55
TX 31
TX FF
TX E5
TX 2C
TX 55
TX 30
TX FE
TX E5
TX 2B
TX 55
TX 2F
TX FD
TX E5
TX 2A
TX 55
TX 2E
TX FC
TX EF
TX 4B
TX FB
TX EE
TX 4A
TX FA
TX ED
TX 49
TX F9
TX EC
STIME 0399 ; set timeout for 3997uS
RX 00
RX 84
RX 4C
RX 22
RX 5B
RX 22
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 10
TX 00
TX 48
TX F8
TX E5
TX 31
TX 55
TX 35
TX FF
TX E5
TX 30
TX 55
TX 34
TX FE
TX E5
TX 2F
TX 55
TX 33
TX FD
TX E5
TX 2E
TX 55
TX 32
TX FC
TX EB
TX 4F
TX FF
TX EA
TX 4E
TX FE
TX E9
TX 4D
TX FD
TX E8
TX 4C
TX FC
TX EF
TX 24
TX DC
TX F5
TX 3D
TX EE
TX 34
TX BC
TX F5
TX 3C
TX ED
TX 34
TX 1B
TX F5
TX 3B
TX EC
TX 34
TX 8F
TX F5
TX 3A
TX 80
TX 36
TX 65
TX 31
TX FF
TX E5
TX 2C
TX 65
TX 30
TX FE
STIME 0399 ; set timeout for 3997uS
RX 40
RX 84
RX E5
RX 24
RX F5
RX 24
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 11
TX 00
TX E5
TX 2B
TX 65
TX 2F
TX FD
TX E5
TX 2A
TX 65
TX 2E
TX FC
TX EF
TX 65
TX 35
TX FF
TX EE
TX 65
TX 34
TX FE
TX ED
TX 65
TX 33
TX FD
TX EC
TX 65
TX 32
TX FC
TX EF
TX 24
TX D6
TX F5
TX 3D
TX EE
TX 34
TX C1
TX F5
TX 3C
TX ED
TX 34
TX 62
TX F5
TX 3B
TX EC
TX 34
TX CA
TX F5
TX 3A
TX AF
TX 29
TX AE
TX 28
TX AD
TX 27
TX AC
TX 26
TX 78
TX 05
TX 12
TX 8D
TX 5D
TX C0
TX 04
TX C0
TX 05
TX C0
STIME 0399 ; set timeout for 3997uS
RX 80
RX 84
RX 5E
RX 22
RX 6F
RX 22
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 12
TX 00
TX 06
TX C0
TX 07
TX AF
TX 29
TX AE
TX 28
TX AD
TX 27
TX AC
TX 26
TX 78
TX 1B
TX 12
TX 8D
TX 4A
TX D0
TX 03
TX D0
TX 02
TX D0
TX 01
TX D0
TX 00
TX EF
TX 4B
TX FF
TX EE
TX 4A
TX FE
TX ED
TX 49
TX FD
TX EC
TX 48
TX FC
TX EF
TX 25
TX 3D
TX FF
TX EE
TX 35
TX 3C
TX FE
TX ED
TX 35
TX 3B
TX FD
TX EC
TX 35
TX 3A
TX FC
TX EF
TX 25
TX 39
TX FF
TX EE
TX 35
TX 38
TX FE
TX ED
TX 35
TX 37
TX FD
STIME 0399 ; set timeout for 3997uS
RX C0
RX 84
RX 0E
RX 22
RX 20
RX 22
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 13
TX 00
TX EC
TX 35
TX 36
TX FC
TX E5
TX 40
TX 25
TX E0
TX 25
TX E0
TX 24
TX 48
TX F8
TX 12
TX 8D
TX 7C
TX EF
TX 2B
TX F5
TX 3D
TX EE
TX 3A
TX F5
TX 3C
TX ED
TX 39
TX F5
TX 3B
TX EC
TX 38
TX F5
TX 3A
TX 85
TX 35
TX 39
TX 85
TX 34
TX 38
TX 85
TX 33
TX 37
TX 85
TX 32
TX 36
TX 85
TX 31
TX 35
TX 85
TX 30
TX 34
TX 85
TX 2F
TX 33
TX 85
TX 2E
TX 32
TX AF
TX 2D
TX AE
TX 2C
TX AD
TX 2B
TX AC
TX 2A
STIME 0399 ; set timeout for 3997uS
RX 00
RX 85
RX 13
RX 1C
RX 26
RX 1C
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 14
TX 00
TX 78
TX 1E
TX 12
TX 8D
TX 5D
TX C0
TX 04
TX C0
TX 05
TX C0
TX 06
TX C0
TX 07
TX AF
TX 2D
TX AE
TX 2C
TX AD
TX 2B
TX AC
TX 2A
TX 78
TX 02
TX 12
TX 8D
TX 4A
TX D0
TX 03
TX D0
TX 02
TX D0
TX 01
TX D0
TX 00
TX EF
TX 4B
TX F5
TX 31
TX EE
TX 4A
TX F5
TX 30
TX ED
TX 49
TX F5
TX 2F
TX EC
TX 48
TX F5
TX 2E
TX 85
TX 29
TX 2D
TX 85
TX 28
TX 2C
TX 85
TX 27
TX 2B
TX 85
TX 26
TX 2A
TX 85
TX 3D
STIME 0399 ; set timeout for 3997uS
RX 40
RX 85
RX 45
RX 1A
RX 59
RX 1A
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 15
TX 00
TX 29
TX 85
TX 3C
TX 28
TX 85
TX 3B
TX 27
TX 85
TX 3A
TX 26
TX 05
TX 41
TX E5
TX 41
TX 64
TX 50
TX 60
TX 03
TX 02
TX 82
TX 5F
TX E5
TX 15
TX 25
TX 29
TX F5
TX 15
TX E5
TX 14
TX 35
TX 28
TX F5
TX 14
TX E5
TX 13
TX 35
TX 27
TX F5
TX 13
TX E5
TX 12
TX 35
TX 26
TX F5
TX 12
TX E5
TX 19
TX 25
TX 2D
TX F5
TX 19
TX E5
TX 18
TX 35
TX 2C
TX F5
TX 18
TX E5
TX 17
TX 35
TX 2B
TX F5
TX 17
TX E5
STIME 0399 ; set timeout for 3997uS
RX 80
RX 85
RX C0
RX 17
RX D5
RX 17
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 16
TX 00
TX 16
TX 35
TX 2A
TX F5
TX 16
TX E5
TX 1D
TX 25
TX 31
TX F5
TX 1D
TX E5
TX 1C
TX 35
TX 30
TX F5
TX 1C
TX E5
TX 1B
TX 35
TX 2F
TX F5
TX 1B
TX E5
TX 1A
TX 35
TX 2E
TX F5
TX 1A
TX E5
TX 21
TX 25
TX 35
TX F5
TX 21
TX E5
TX 20
TX 35
TX 34
TX F5
TX 20
TX E5
TX 1F
TX 35
TX 33
TX F5
TX 1F
TX E5
TX 1E
TX 35
TX 32
TX F5
TX 1E
TX E5
TX 25
TX 25
TX 39
TX F5
TX 25
TX E5
TX 24
TX 35
TX 38
TX F5
STIME 0399 ; set timeout for 3997uS
RX C0
RX 85
RX 29
RX 1A
RX 3F
RX 1A
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 17
TX 00
TX 24
TX E5
TX 23
TX 35
TX 37
TX F5
TX 23
TX E5
TX 22
TX 35
TX 36
TX F5
TX 22
TX 74
TX 40
TX 25
TX 3F
TX F5
TX 3F
TX E4
TX 35
TX 3E
TX F5
TX 3E
TX 02
TX 80
TX 7B
TX 7B
TX 00
TX 7A
TX 00
TX 79
TX 12
TX 22
TX 8E
TX 1E
TX 8F
TX 1F
TX 8B
TX 20
TX 8A
TX 21
TX 89
TX 22
TX E4
TX F5
TX 26
TX F5
TX 27
TX 12
TX 8C
TX BE
TX F5
TX 3E
TX E4
TX FF
TX 85
TX 1E
TX 39
TX 85
TX 1F
TX 3A
TX 8B
TX 3B
STIME 0399 ; set timeout for 3997uS
RX 00
RX 86
RX 16
RX 1A
RX 2D
RX 1A
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 18
TX 00
TX 8A
TX 3C
TX 89
TX 3D
TX F5
TX 37
TX F5
TX 38
TX C3
TX E5
TX 38
TX 95
TX 24
TX E5
TX 37
TX 95
TX 23
TX 50
TX 36
TX 05
TX 3A
TX E5
TX 3A
TX AC
TX 39
TX 70
TX 02
TX 05
TX 39
TX 14
TX F5
TX 82
TX 8C
TX 83
TX E0
TX FE
TX AB
TX 3B
TX 05
TX 3D
TX E5
TX 3D
TX AA
TX 3C
TX 70
TX 02
TX 05
TX 3C
TX 14
TX F9
TX 12
TX 8C
TX BE
TX FD
TX EE
TX F4
TX 5D
TX 60
TX 04
TX 7F
TX 01
TX 80
TX 0A
TX 05
STIME 0399 ; set timeout for 3997uS
RX 40
RX 86
RX 3E
RX 1B
RX 56
RX 1B
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 19
TX 00
TX 38
TX E5
TX 38
TX 70
TX C3
TX 05
TX 37
TX 80
TX BF
TX 85
TX 1E
TX 39
TX 85
TX 1F
TX 3A
TX 85
TX 20
TX 3B
TX 85
TX 21
TX 3C
TX 85
TX 22
TX 3D
TX EF
TX 70
TX 5B
TX F5
TX 37
TX F5
TX 38
TX C3
TX E5
TX 38
TX 95
TX 24
TX E5
TX 37
TX 95
TX 23
TX 50
TX 49
TX E5
TX 25
TX B4
TX 01
TX 10
TX 05
TX 1F
TX E5
TX 1F
TX AE
TX 1E
TX 70
TX 02
TX 05
TX 1E
TX 14
TX FF
TX AD
TX 3E
TX 80
TX 1C
TX E5
STIME 0399 ; set timeout for 3997uS
RX 80
RX 86
RX 53
RX 19
RX 6C
RX 19
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 1A
TX 00
TX 38
TX 25
TX 3A
TX FF
TX E5
TX 37
TX 35
TX 39
TX FE
TX AB
TX 3B
TX 05
TX 3D
TX E5
TX 3D
TX AA
TX 3C
TX 70
TX 02
TX 05
TX 3C
TX 14
TX F9
TX 12
TX 8C
TX BE
TX FD
TX 12
TX 03
TX FA
TX 8F
TX 36
TX C3
TX E5
TX 36
TX 64
TX 80
TX 94
TX 80
TX 40
TX 0A
TX 05
TX 38
TX E5
TX 38
TX 70
TX B0
TX 05
TX 37
TX 80
TX AC
TX AF
TX 36
TX 22
TX AF
TX 1F
TX AE
TX 1E
TX AC
TX 06
TX EF
TX 54
TX F8
TX 8C
STIME 0399 ; set timeout for 3997uS
RX C0
RX 86
RX 57
RX 1B
RX 71
RX 1B
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 1B
TX 00
TX 39
TX F5
TX 3A
TX AD
TX 07
TX ED
TX 54
TX 07
TX F5
TX 3F
TX EF
TX 25
TX 24
TX 54
TX 07
TX FF
TX C3
TX 74
TX 08
TX 9F
TX 54
TX 07
TX F5
TX 40
TX E4
TX F5
TX 37
TX F5
TX 38
TX AD
TX 3F
TX 7C
TX 00
TX ED
TX 25
TX 40
TX FF
TX EC
TX 33
TX FE
TX C3
TX E5
TX 38
TX 9F
TX E5
TX 37
TX 9E
TX 50
TX 45
TX C3
TX E5
TX 38
TX 9D
TX E5
TX 37
TX 9C
TX 50
TX 0C
TX E5
TX 3A
TX 25
TX 38
TX F5
TX 82
STIME 0399 ; set timeout for 3997uS
RX 00
RX 87
RX FD
RX 1F
RX 18
RX 20
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 1C
TX 00
TX E5
TX 39
TX 35
TX 37
TX 80
TX 1B
TX E5
TX 1F
TX 25
TX 24
TX FF
TX E5
TX 1E
TX 35
TX 23
TX FE
TX 05
TX 27
TX E5
TX 27
TX AC
TX 26
TX 70
TX 02
TX 05
TX 26
TX 14
TX 2F
TX FF
TX EE
TX 3C
TX 8F
TX 82
TX F5
TX 83
TX E0
TX FF
TX 74
TX 28
TX 25
TX 38
TX F8
TX A6
TX 07
TX 05
TX 38
TX E5
TX 38
TX 70
TX AB
TX 05
TX 37
TX 80
TX A7
TX E4
TX F5
TX 26
TX F5
TX 27
TX 85
TX 20
TX 3B
TX 85
TX 21
STIME 0399 ; set timeout for 3997uS
RX 40
RX 87
RX 5C
RX 1B
RX 78
RX 1B
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 1D
TX 00
TX 3C
TX 85
TX 22
TX 3D
TX F5
TX 37
TX F5
TX 38
TX 7E
TX 00
TX E5
TX 24
TX 25
TX 3F
TX FF
TX EE
TX 35
TX 23
TX FE
TX 7C
TX 00
TX EF
TX 25
TX 40
TX FF
TX EC
TX 3E
TX FE
TX C3
TX E5
TX 38
TX 9F
TX E5
TX 37
TX 9E
TX 40
TX 03
TX 02
TX 88
TX 10
TX E5
TX 38
TX 54
TX 07
TX 70
TX 0D
TX E5
TX 38
TX 25
TX 3A
TX FF
TX E5
TX 37
TX 35
TX 39
TX FE
TX 12
TX 03
TX D8
TX C3
TX E5
TX 38
TX 95
TX 3F
STIME 0399 ; set timeout for 3997uS
RX 80
RX 87
RX 4D
RX 1D
RX 6A
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 1E
TX 00
TX E5
TX 37
TX 94
TX 00
TX 50
TX 10
TX E5
TX 38
TX 25
TX 3A
TX FF
TX E5
TX 37
TX 35
TX 39
TX FE
TX 74
TX 28
TX 25
TX 38
TX 80
TX 5E
TX 7E
TX 00
TX E5
TX 24
TX 25
TX 3F
TX FF
TX EE
TX 35
TX 23
TX FE
TX C3
TX E5
TX 38
TX 9F
TX E5
TX 37
TX 9E
TX 50
TX 33
TX E5
TX 25
TX B4
TX 01
TX 10
TX 05
TX 1F
TX E5
TX 1F
TX AE
TX 1E
TX 70
TX 02
TX 05
TX 1E
TX 14
TX FF
TX AD
TX 3E
TX 80
TX 38
TX E5
STIME 0399 ; set timeout for 3997uS
RX C0
RX 87
RX C7
RX 1A
RX E5
RX 1A
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 1F
TX 00
TX 38
TX 25
TX 3A
TX FF
TX E5
TX 37
TX 35
TX 39
TX FE
TX AB
TX 3B
TX 05
TX 3D
TX E5
TX 3D
TX AA
TX 3C
TX 70
TX 02
TX 05
TX 3C
TX 14
TX F9
TX 12
TX 8C
TX BE
TX FD
TX 80
TX 1A
TX E5
TX 38
TX 25
TX 3A
TX FF
TX E5
TX 37
TX 35
TX 39
TX FE
TX 05
TX 27
TX E5
TX 27
TX 70
TX 02
TX 05
TX 26
TX 14
TX 25
TX 3F
TX 24
TX 28
TX F8
TX E6
TX FD
TX 12
TX 03
TX FA
TX 8F
TX 36
TX C3
TX E5
TX 36
TX 64
STIME 0399 ; set timeout for 3997uS
RX 00
RX 88
RX 8E
RX 1A
RX AD
RX 1A
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 20
TX 00
TX 80
TX 94
TX 80
TX 40
TX 0B
TX 05
TX 38
TX E5
TX 38
TX 70
TX 02
TX 05
TX 37
TX 02
TX 87
TX 48
TX AF
TX 36
TX 22
TX 00
TX 00
TX C0
TX C1
TX C1
TX 81
TX 01
TX 40
TX C3
TX 01
TX 03
TX C0
TX 02
TX 80
TX C2
TX 41
TX C6
TX 01
TX 06
TX C0
TX 07
TX 80
TX C7
TX 41
TX 05
TX 00
TX C5
TX C1
TX C4
TX 81
TX 04
TX 40
TX CC
TX 01
TX 0C
TX C0
TX 0D
TX 80
TX CD
TX 41
TX 0F
TX 00
TX CF
TX C1
TX CE
STIME 0399 ; set timeout for 3997uS
RX 40
RX 88
RX A0
RX 17
RX C0
RX 17
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 21
TX 00
TX 81
TX 0E
TX 40
TX 0A
TX 00
TX CA
TX C1
TX CB
TX 81
TX 0B
TX 40
TX C9
TX 01
TX 09
TX C0
TX 08
TX 80
TX C8
TX 41
TX D8
TX 01
TX 18
TX C0
TX 19
TX 80
TX D9
TX 41
TX 1B
TX 00
TX DB
TX C1
TX DA
TX 81
TX 1A
TX 40
TX 1E
TX 00
TX DE
TX C1
TX DF
TX 81
TX 1F
TX 40
TX DD
TX 01
TX 1D
TX C0
TX 1C
TX 80
TX DC
TX 41
TX 14
TX 00
TX D4
TX C1
TX D5
TX 81
TX 15
TX 40
TX D7
TX 01
TX 17
TX C0
TX 16
STIME 0399 ; set timeout for 3997uS
RX 80
RX 88
RX F8
RX 19
RX 19
RX 1A
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 22
TX 00
TX 80
TX D6
TX 41
TX D2
TX 01
TX 12
TX C0
TX 13
TX 80
TX D3
TX 41
TX 11
TX 00
TX D1
TX C1
TX D0
TX 81
TX 10
TX 40
TX F0
TX 01
TX 30
TX C0
TX 31
TX 80
TX F1
TX 41
TX 33
TX 00
TX F3
TX C1
TX F2
TX 81
TX 32
TX 40
TX 36
TX 00
TX F6
TX C1
TX F7
TX 81
TX 37
TX 40
TX F5
TX 01
TX 35
TX C0
TX 34
TX 80
TX F4
TX 41
TX 3C
TX 00
TX FC
TX C1
TX FD
TX 81
TX 3D
TX 40
TX FF
TX 01
TX 3F
TX C0
TX 3E
STIME 0399 ; set timeout for 3997uS
RX C0
RX 88
RX 98
RX 1D
RX BA
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 23
TX 00
TX 80
TX FE
TX 41
TX FA
TX 01
TX 3A
TX C0
TX 3B
TX 80
TX FB
TX 41
TX 39
TX 00
TX F9
TX C1
TX F8
TX 81
TX 38
TX 40
TX 28
TX 00
TX E8
TX C1
TX E9
TX 81
TX 29
TX 40
TX EB
TX 01
TX 2B
TX C0
TX 2A
TX 80
TX EA
TX 41
TX EE
TX 01
TX 2E
TX C0
TX 2F
TX 80
TX EF
TX 41
TX 2D
TX 00
TX ED
TX C1
TX EC
TX 81
TX 2C
TX 40
TX E4
TX 01
TX 24
TX C0
TX 25
TX 80
TX E5
TX 41
TX 27
TX 00
TX E7
TX C1
TX E6
STIME 0399 ; set timeout for 3997uS
RX 00
RX 89
RX 98
RX 1E
RX BB
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 24
TX 00
TX 81
TX 26
TX 40
TX 22
TX 00
TX E2
TX C1
TX E3
TX 81
TX 23
TX 40
TX E1
TX 01
TX 21
TX C0
TX 20
TX 80
TX E0
TX 41
TX A0
TX 01
TX 60
TX C0
TX 61
TX 80
TX A1
TX 41
TX 63
TX 00
TX A3
TX C1
TX A2
TX 81
TX 62
TX 40
TX 66
TX 00
TX A6
TX C1
TX A7
TX 81
TX 67
TX 40
TX A5
TX 01
TX 65
TX C0
TX 64
TX 80
TX A4
TX 41
TX 6C
TX 00
TX AC
TX C1
TX AD
TX 81
TX 6D
TX 40
TX AF
TX 01
TX 6F
TX C0
TX 6E
STIME 0399 ; set timeout for 3997uS
RX 40
RX 89
RX 38
RX 1C
RX 5C
RX 1C
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 25
TX 00
TX 80
TX AE
TX 41
TX AA
TX 01
TX 6A
TX C0
TX 6B
TX 80
TX AB
TX 41
TX 69
TX 00
TX A9
TX C1
TX A8
TX 81
TX 68
TX 40
TX 78
TX 00
TX B8
TX C1
TX B9
TX 81
TX 79
TX 40
TX BB
TX 01
TX 7B
TX C0
TX 7A
TX 80
TX BA
TX 41
TX BE
TX 01
TX 7E
TX C0
TX 7F
TX 80
TX BF
TX 41
TX 7D
TX 00
TX BD
TX C1
TX BC
TX 81
TX 7C
TX 40
TX B4
TX 01
TX 74
TX C0
TX 75
TX 80
TX B5
TX 41
TX 77
TX 00
TX B7
TX C1
TX B6
STIME 0399 ; set timeout for 3997uS
RX 80
RX 89
RX F8
RX 1E
RX 1D
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 26
TX 00
TX 81
TX 76
TX 40
TX 72
TX 00
TX B2
TX C1
TX B3
TX 81
TX 73
TX 40
TX B1
TX 01
TX 71
TX C0
TX 70
TX 80
TX B0
TX 41
TX 50
TX 00
TX 90
TX C1
TX 91
TX 81
TX 51
TX 40
TX 93
TX 01
TX 53
TX C0
TX 52
TX 80
TX 92
TX 41
TX 96
TX 01
TX 56
TX C0
TX 57
TX 80
TX 97
TX 41
TX 55
TX 00
TX 95
TX C1
TX 94
TX 81
TX 54
TX 40
TX 9C
TX 01
TX 5C
TX C0
TX 5D
TX 80
TX 9D
TX 41
TX 5F
TX 00
TX 9F
TX C1
TX 9E
STIME 0399 ; set timeout for 3997uS
RX C0
RX 89
RX D8
RX 1B
RX FE
RX 1B
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 27
TX 00
TX 81
TX 5E
TX 40
TX 5A
TX 00
TX 9A
TX C1
TX 9B
TX 81
TX 5B
TX 40
TX 99
TX 01
TX 59
TX C0
TX 58
TX 80
TX 98
TX 41
TX 88
TX 01
TX 48
TX C0
TX 49
TX 80
TX 89
TX 41
TX 4B
TX 00
TX 8B
TX C1
TX 8A
TX 81
TX 4A
TX 40
TX 4E
TX 00
TX 8E
TX C1
TX 8F
TX 81
TX 4F
TX 40
TX 8D
TX 01
TX 4D
TX C0
TX 4C
TX 80
TX 8C
TX 41
TX 44
TX 00
TX 84
TX C1
TX 85
TX 81
TX 45
TX 40
TX 87
TX 01
TX 47
TX C0
TX 46
STIME 0399 ; set timeout for 3997uS
RX 00
RX 8A
RX 98
RX 19
RX BF
RX 19
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 28
TX 00
TX 80
TX 86
TX 41
TX 82
TX 01
TX 42
TX C0
TX 43
TX 80
TX 83
TX 41
TX 41
TX 00
TX 81
TX C1
TX 80
TX 81
TX 40
TX 40
TX 8D
TX 08
TX 78
TX 48
TX 76
TX 01
TX 08
TX 76
TX 74
TX 08
TX 76
TX 00
TX 08
TX 76
TX 01
TX 08
TX 76
TX 01
TX 08
TX 76
TX 73
TX EF
TX C4
TX 54
TX 0F
TX 24
TX FE
TX B4
TX 0C
TX 00
TX 40
TX 03
TX 02
TX 8A
TX B6
TX 90
TX 8A
TX 44
TX 75
TX F0
TX 03
TX A4
TX C5
TX 83
TX 25
STIME 0399 ; set timeout for 3997uS
RX 40
RX 8A
RX D6
RX 16
RX FE
RX 16
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 29
TX 00
TX F0
TX C5
TX 83
TX 73
TX 02
TX 8A
TX 68
TX 02
TX 8A
TX 71
TX 02
TX 8A
TX 7A
TX 02
TX 8A
TX 83
TX 02
TX 8A
TX 8C
TX 02
TX 8A
TX B6
TX 02
TX 8A
TX B6
TX 02
TX 8A
TX 95
TX 02
TX 8A
TX 9B
TX 02
TX 8A
TX A1
TX 02
TX 8A
TX A7
TX 02
TX 8A
TX AD
TX 78
TX 48
TX 76
TX 02
TX 08
TX 76
TX 2E
TX 80
TX 4C
TX 78
TX 48
TX 76
TX 02
TX 08
TX 76
TX E8
TX 80
TX 43
TX 78
TX 48
TX 76
TX 04
TX 08
TX 76
STIME 0399 ; set timeout for 3997uS
RX 80
RX 8A
RX F7
RX 17
RX 20
RX 18
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 2A
TX 00
TX 5C
TX 80
TX 3A
TX 78
TX 48
TX 76
TX 05
TX 08
TX 76
TX D0
TX 80
TX 31
TX 78
TX 48
TX 76
TX 07
TX 08
TX 76
TX 44
TX 80
TX 28
TX 78
TX 48
TX 76
TX 02
TX 80
TX 16
TX 78
TX 48
TX 76
TX 03
TX 80
TX 10
TX 78
TX 48
TX 76
TX 04
TX 80
TX 0A
TX 78
TX 48
TX 76
TX 06
TX 80
TX 04
TX 78
TX 48
TX 76
TX 08
TX 08
TX 76
TX 00
TX 80
TX 07
TX 78
TX 48
TX 76
TX 01
TX 08
TX 76
TX 74
TX EF
TX 54
TX 0F
STIME 0399 ; set timeout for 3997uS
RX C0
RX 8A
RX D0
RX 13
RX FA
RX 13
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 2B
TX 00
TX 24
TX FE
TX B4
TX 08
TX 00
TX 50
TX 65
TX 90
TX 8A
TX D5
TX 75
TX F0
TX 03
TX A4
TX C5
TX 83
TX 25
TX F0
TX C5
TX 83
TX 73
TX 02
TX 8A
TX ED
TX 02
TX 8A
TX F6
TX 02
TX 8A
TX FF
TX 02
TX 8B
TX 08
TX 02
TX 8B
TX 11
TX 02
TX 8B
TX 2C
TX 02
TX 8B
TX 1A
TX 02
TX 8B
TX 23
TX 78
TX 4A
TX 76
TX 00
TX 08
TX 76
TX 02
TX 80
TX 3D
TX 78
TX 4A
TX 76
TX 00
TX 08
TX 76
TX 04
TX 80
TX 34
TX 78
STIME 0399 ; set timeout for 3997uS
RX 00
RX 8B
RX CA
RX 17
RX F5
RX 17
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 2C
TX 00
TX 4A
TX 76
TX 00
TX 08
TX 76
TX 08
TX 80
TX 2B
TX 78
TX 4A
TX 76
TX 00
TX 08
TX 76
TX 10
TX 80
TX 22
TX 78
TX 4A
TX 76
TX 00
TX 08
TX 76
TX 20
TX 80
TX 19
TX 78
TX 4A
TX 76
TX 00
TX 08
TX 76
TX 0C
TX 80
TX 10
TX 78
TX 4A
TX 76
TX 00
TX 08
TX 76
TX 14
TX 80
TX 07
TX 78
TX 4A
TX 76
TX 00
TX 08
TX 76
TX 01
TX 78
TX 4A
TX E6
TX FC
TX 08
TX E6
TX FD
TX 78
TX 48
TX E6
TX FE
TX 08
TX E6
STIME 0399 ; set timeout for 3997uS
RX 40
RX 8B
RX 43
RX 15
RX 6F
RX 15
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 2D
TX 00
TX FF
TX 12
TX 8C
TX D7
TX EF
TX 24
TX FF
TX FF
TX EE
TX 34
TX FF
TX FE
TX 78
TX 4C
TX F6
TX 08
TX EF
TX F6
TX 64
TX 1F
TX 4E
TX 60
TX 0B
TX E6
TX 64
TX 73
TX 70
TX 04
TX 18
TX E6
TX 64
TX 01
TX 70
TX 2F
TX E5
TX 08
TX B4
TX 01
TX 07
TX 7D
TX 94
TX 7F
TX 04
TX 12
TX 97
TX 6F
TX E5
TX 08
TX B4
TX 02
TX 0E
TX 78
TX 92
TX 76
TX 90
TX 08
TX 76
TX 00
TX 7D
TX 92
TX 7F
TX 02
TX 12
TX 97
STIME 0399 ; set timeout for 3997uS
RX 80
RX 8B
RX 87
RX 1C
RX B4
RX 1C
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 2E
TX 00
TX 6F
TX 78
TX 4C
TX E6
TX FC
TX 08
TX E6
TX FD
TX EC
TX F5
TX B4
TX AF
TX 05
TX EF
TX F5
TX B4
TX 22
TX E5
TX 08
TX B4
TX 01
TX 14
TX 7F
TX FF
TX 12
TX 97
TX 83
TX E4
TX FF
TX 12
TX 97
TX 83
TX 7F
TX FF
TX 12
TX 97
TX 83
TX E4
TX FF
TX 12
TX 97
TX 83
TX E5
TX 08
TX B4
TX 02
TX 0E
TX 78
TX 92
TX 76
TX 6A
TX 08
TX 76
TX 86
TX 7D
TX 92
TX 7F
TX 02
TX 12
TX 97
TX 6F
TX 22
TX FF
TX FF
STIME 0399 ; set timeout for 3997uS
RX C0
RX 8B
RX 92
RX 21
RX C0
RX 21
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 2F
TX 00
TX 95
TX 61
TX 95
TX 8B
TX 92
TX 78
TX 97
TX FC
TX 94
TX 8A
TX 96
TX A2
TX 96
TX C3
TX 93
TX 85
TX 93
TX 43
TX 96
TX 32
TX 96
TX 59
TX 90
TX B4
TX 97
TX D3
TX 97
TX DF
TX 96
TX E4
TX 92
TX 33
TX 97
TX 05
TX 93
TX C7
TX 94
TX 09
TX FF
TX FF
TX 95
TX DF
TX 95
TX B5
TX FF
TX FF
TX 93
TX 00
TX 98
TX 04
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX 97
TX 95
STIME 0399 ; set timeout for 3997uS
RX 00
RX 8C
RX 06
RX 2A
RX 35
RX 2A
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 30
TX 00
TX 97
TX EA
TX 80
TX 03
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX 97
TX C6
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX 8E
TX 4E
TX FF
TX FF
TX FF
TX FF
TX 8E
TX D8
TX 8F
TX 5E
TX 95
TX 02
TX 97
TX 41
TX 95
TX 32
TX FF
TX FF
STIME 0399 ; set timeout for 3997uS
RX 40
RX 8C
RX 98
RX 36
RX C8
RX 36
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 31
TX 00
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX 91
TX 04
TX 92
TX BD
TX 91
TX A1
TX 97
TX B7
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX 94
TX 4B
STIME 0399 ; set timeout for 3997uS
RX 80
RX 8C
RX 0D
RX 3B
RX 3E
RX 3B
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 32
TX 00
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX BB
TX 01
STIME 0399 ; set timeout for 3997uS
RX C0
RX 8C
RX 7E
RX 3E
RX B0
RX 3E
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 33
TX 00
TX 06
TX 89
TX 82
TX 8A
TX 83
TX E0
TX 22
TX 50
TX 02
TX E7
TX 22
TX BB
TX FE
TX 02
TX E3
TX 22
TX 89
TX 82
TX 8A
TX 83
TX E4
TX 93
TX 22
TX BC
TX 00
TX 0B
TX BE
TX 00
TX 29
TX EF
TX 8D
TX F0
TX 84
TX FF
TX AD
TX F0
TX 22
TX E4
TX CC
TX F8
TX 75
TX F0
TX 08
TX EF
TX 2F
TX FF
TX EE
TX 33
TX FE
TX EC
TX 33
TX FC
TX EE
TX 9D
TX EC
TX 98
TX 40
TX 05
TX FC
TX EE
TX 9D
TX FE
TX 0F
TX D5
STIME 0399 ; set timeout for 3997uS
RX 00
RX 8D
RX 71
RX 24
RX A4
RX 24
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 34
TX 00
TX F0
TX E9
TX E4
TX CE
TX FD
TX 22
TX ED
TX F8
TX F5
TX F0
TX EE
TX 84
TX 20
TX D2
TX 1C
TX FE
TX AD
TX F0
TX 75
TX F0
TX 08
TX EF
TX 2F
TX FF
TX ED
TX 33
TX FD
TX 40
TX 07
TX 98
TX 50
TX 06
TX D5
TX F0
TX F2
TX 22
TX C3
TX 98
TX FD
TX 0F
TX D5
TX F0
TX EA
TX 22
TX CF
TX F4
TX CF
TX CE
TX F4
TX CE
TX CD
TX F4
TX CD
TX CC
TX F4
TX CC
TX 22
TX EB
TX 9F
TX F5
TX F0
TX EA
TX 9E
TX 42
STIME 0399 ; set timeout for 3997uS
RX 40
RX 8D
RX 13
RX 2C
RX 47
RX 2C
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 35
TX 00
TX F0
TX E9
TX 9D
TX 42
TX F0
TX E8
TX 9C
TX 45
TX F0
TX 22
TX E8
TX 60
TX 0F
TX EC
TX C3
TX 13
TX FC
TX ED
TX 13
TX FD
TX EE
TX 13
TX FE
TX EF
TX 13
TX FF
TX D8
TX F1
TX 22
TX E8
TX 60
TX 0F
TX EF
TX C3
TX 33
TX FF
TX EE
TX 33
TX FE
TX ED
TX 33
TX FD
TX EC
TX 33
TX FC
TX D8
TX F1
TX 22
TX E6
TX FC
TX 08
TX E6
TX FD
TX 08
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX E6
TX FB
TX 08
TX E6
STIME 0399 ; set timeout for 3997uS
RX 80
RX 8D
RX 94
RX 29
RX C9
RX 29
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 36
TX 00
TX F9
TX 08
TX E6
TX FA
TX 08
TX E6
TX CB
TX F8
TX 22
TX EC
TX F6
TX 08
TX ED
TX F6
TX 08
TX EE
TX F6
TX 08
TX EF
TX F6
TX 22
TX D0
TX 83
TX D0
TX 82
TX E4
TX 93
TX F6
TX 08
TX 74
TX 01
TX 93
TX F6
TX 08
TX 74
TX 02
TX 93
TX F6
TX 08
TX 74
TX 03
TX 93
TX F6
TX 74
TX 04
TX 73
TX 8A
TX 83
TX 89
TX 82
TX E4
TX 73
TX 78
TX FF
TX E4
TX F6
TX D8
TX FD
TX 90
TX 00
TX 00
TX 7F
TX 80
TX 7E
STIME 0399 ; set timeout for 3997uS
RX C0
RX 8D
RX 30
RX 24
RX 66
RX 24
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 37
TX 00
TX 02
TX E4
TX F0
TX A3
TX DF
TX FC
TX DE
TX FA
TX 75
TX 81
TX A2
TX 02
TX 8E
TX 09
TX 02
TX 94
TX C9
TX E4
TX 93
TX A3
TX F8
TX E4
TX 93
TX A3
TX 40
TX 03
TX F6
TX 80
TX 01
TX F2
TX 08
TX DF
TX F4
TX 80
TX 29
TX E4
TX 93
TX A3
TX F8
TX 54
TX 07
TX 24
TX 0C
TX C8
TX C3
TX 33
TX C4
TX 54
TX 0F
TX 44
TX 20
TX C8
TX 83
TX 40
TX 04
TX F4
TX 56
TX 80
TX 01
TX 46
TX F6
TX DF
TX E4
TX 80
STIME 0399 ; set timeout for 3997uS
RX 00
RX 8E
RX D7
RX 21
RX 0E
RX 22
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 38
TX 00
TX 0B
TX 01
TX 02
TX 04
TX 08
TX 10
TX 20
TX 40
TX 80
TX 90
TX 98
TX 0C
TX E4
TX 7E
TX 01
TX 93
TX 60
TX BC
TX A3
TX FF
TX 54
TX 3F
TX 30
TX E5
TX 09
TX 54
TX 1F
TX FE
TX E4
TX 93
TX A3
TX 60
TX 01
TX 0E
TX CF
TX 54
TX C0
TX 25
TX E0
TX 60
TX A8
TX 40
TX B8
TX E4
TX 93
TX A3
TX FA
TX E4
TX 93
TX A3
TX F8
TX E4
TX 93
TX A3
TX C8
TX C5
TX 82
TX C8
TX CA
TX C5
TX 83
TX CA
TX F0
TX A3
STIME 0399 ; set timeout for 3997uS
RX 40
RX 8E
RX 0B
RX 21
RX 43
RX 21
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 39
TX 00
TX C8
TX C5
TX 82
TX C8
TX CA
TX C5
TX 83
TX CA
TX DF
TX E9
TX DE
TX E7
TX 80
TX BE
TX E4
TX F5
TX 08
TX 78
TX 98
TX E6
TX FD
TX D3
TX 94
TX 10
TX 40
TX 06
TX 78
TX 92
TX 76
TX 67
TX 80
TX 6D
TX 78
TX 96
TX E6
TX 75
TX 0C
TX 00
TX F5
TX 0B
TX 08
TX E6
TX 42
TX 0C
TX C3
TX E5
TX 0B
TX 94
TX 40
TX 40
TX 06
TX E5
TX 0B
TX 94
TX 5F
TX 40
TX 09
TX 78
TX 92
TX 76
TX 6A
TX 08
TX 76
TX 86
STIME 0399 ; set timeout for 3997uS
RX 80
RX 8E
RX 7B
RX 20
RX B4
RX 20
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 3A
TX 00
TX 80
TX 4E
TX ED
TX 75
TX 09
TX 00
TX F5
TX 0A
TX E4
TX F5
TX 1D
TX E5
TX 1D
TX C3
TX 78
TX 98
TX 96
TX 50
TX 0E
TX 12
TX 97
TX F4
TX 74
TX 0D
TX 25
TX 1D
TX F8
TX A6
TX 07
TX 05
TX 1D
TX 80
TX EA
TX 7B
TX 00
TX 7A
TX 00
TX 79
TX 0D
TX 85
TX 09
TX 23
TX 85
TX 0A
TX 24
TX E4
TX F5
TX 25
TX AF
TX 0C
TX AE
TX 0B
TX 12
TX 85
TX E2
TX 8F
TX 08
TX C3
TX E5
TX 08
TX 64
TX 80
TX 94
TX 80
STIME 0399 ; set timeout for 3997uS
RX C0
RX 8E
RX 91
RX 1A
RX CB
RX 1A
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 3B
TX 00
TX 78
TX 92
TX 50
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 05
TX 76
TX 90
TX 08
TX 76
TX 00
TX 78
TX 92
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX E4
TX FD
TX 78
TX 98
TX E6
TX D3
TX 94
TX 03
TX 40
TX 06
TX 78
TX 92
TX 76
TX 67
TX 80
TX 6B
TX 78
TX 96
TX E6
TX 75
TX 0B
TX 00
TX F5
TX 0A
TX 08
TX E6
TX 42
TX 0B
TX C3
TX E5
TX 0A
TX 94
TX 40
TX 40
TX 06
TX E5
TX 0A
TX 94
TX 5F
TX 40
STIME 0399 ; set timeout for 3997uS
RX 00
RX 8F
RX 36
RX 1C
RX 71
RX 1C
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 3C
TX 00
TX 09
TX 78
TX 92
TX 76
TX 6A
TX 08
TX 76
TX 86
TX 80
TX 4C
TX 12
TX 97
TX F4
TX 8F
TX 0C
TX 12
TX 97
TX F4
TX 75
TX 08
TX 00
TX 8F
TX 09
TX E5
TX 09
TX 75
TX 09
TX 00
TX F5
TX 08
TX 12
TX 97
TX F4
TX EF
TX 25
TX 09
TX F5
TX 09
TX E4
TX 35
TX 08
TX F5
TX 08
TX 7B
TX 00
TX 7A
TX 00
TX 79
TX 0C
TX F5
TX 23
TX 85
TX 09
TX 24
TX 75
TX 25
TX 01
TX AF
TX 0B
TX AE
TX 0A
TX 12
TX 85
TX E2
STIME 0399 ; set timeout for 3997uS
RX 40
RX 8F
RX B6
RX 17
RX F2
RX 17
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 3D
TX 00
TX C3
TX EF
TX 64
TX 80
TX 94
TX 80
TX 78
TX 92
TX 50
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 05
TX 76
TX 90
TX 08
TX 76
TX 00
TX 78
TX 92
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 98
TX E6
TX 64
TX 14
TX 70
TX 6B
TX F5
TX 0B
TX F5
TX 0C
TX 78
TX 99
TX F6
TX 79
TX 99
TX E7
TX C3
TX 78
TX 97
TX 96
TX 50
TX 19
TX 18
TX E6
TX FF
TX 05
TX 0C
TX E5
TX 0C
TX AC
TX 0B
TX 70
TX 02
STIME 0399 ; set timeout for 3997uS
RX 80
RX 8F
RX 2E
RX 1E
RX 6B
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 3E
TX 00
TX 05
TX 0B
TX 14
TX F5
TX 82
TX 8C
TX 83
TX EF
TX F0
TX 78
TX 99
TX 06
TX 80
TX DE
TX E4
TX F5
TX 0B
TX F5
TX 0C
TX AA
TX 0B
TX A9
TX 0C
TX 7B
TX 01
TX 78
TX 97
TX E6
TX FD
TX 7C
TX 00
TX 12
TX 80
TX 2E
TX 8B
TX 08
TX 8A
TX 09
TX 89
TX 0A
TX E4
TX 78
TX 99
TX F6
TX AB
TX 08
TX 05
TX 0A
TX E5
TX 0A
TX AA
TX 09
TX 70
TX 02
TX 05
TX 09
TX 14
TX F9
TX 12
TX 8C
TX BE
TX FF
TX 12
TX 97
STIME 0399 ; set timeout for 3997uS
RX C0
RX 8F
RX 90
RX 1B
RX CE
RX 1B
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 3F
TX 00
TX 83
TX 78
TX 99
TX 06
TX E6
TX C3
TX 94
TX 14
TX 40
TX E2
TX 78
TX 92
TX 76
TX 90
TX 80
TX 04
TX 78
TX 92
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
TX 92
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 94
TX E6
TX 64
TX E5
TX 60
TX 06
TX 78
TX 92
TX 76
TX 6E
TX 80
TX 56
TX 78
TX 95
TX E6
TX FF
TX 30
TX E0
TX 06
TX 78
TX 92
TX 76
TX 6D
TX 80
TX 49
TX EF
TX C3
TX 13
TX 25
TX E0
TX 24
TX BE
STIME 0399 ; set timeout for 3997uS
RX 00
RX 90
RX D7
RX 1F
RX 16
RX 20
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 40
TX 00
TX F5
TX 82
TX E4
TX 34
TX 8B
TX F5
TX 83
TX 74
TX 01
TX 93
TX F4
TX 70
TX 03
TX E4
TX 93
TX F4
TX 60
TX 2C
TX 78
TX 95
TX E6
TX FF
TX 12
TX 97
TX 83
TX 78
TX 95
TX E6
TX C3
TX 13
TX 25
TX E0
TX 24
TX BE
TX F5
TX 82
TX E4
TX 34
TX 8B
TX F5
TX 83
TX E4
TX 93
TX FE
TX 74
TX 01
TX 93
TX AA
TX 06
TX F9
TX 12
TX 8D
TX AE
TX 78
TX 92
TX A6
TX 06
TX 08
TX A6
TX 07
TX 80
TX 07
TX 78
TX 92
STIME 0399 ; set timeout for 3997uS
RX 40
RX 90
RX C7
RX 21
RX 07
RX 22
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 41
TX 00
TX 76
TX 6D
TX 08
TX 76
TX 00
TX 78
TX 93
TX E6
TX 18
TX 46
TX 60
TX 07
TX 7D
TX 92
TX 7F
TX 02
TX 12
TX 97
TX 6F
TX 22
TX EF
TX 70
TX 09
TX 43
TX 87
TX 01
TX 00
TX 00
TX 00
TX 00
TX 00
TX 22
TX EF
TX 64
TX 01
TX 70
TX 4E
TX 12
TX 03
TX E2
TX 78
TX 9B
TX EF
TX F6
TX 54
TX 0F
TX 18
TX F6
TX 08
TX E6
TX 54
TX F0
TX FF
TX C4
TX 54
TX 0F
TX F6
TX 12
TX 03
TX E0
TX 78
TX 9C
TX EF
TX F6
STIME 0399 ; set timeout for 3997uS
RX 80
RX 90
RX E4
RX 19
RX 25
RX 1A
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 42
TX 00
TX 30
TX E1
TX 04
TX E4
TX F6
TX 80
TX 0E
TX 78
TX 9C
TX E6
TX 30
TX E0
TX 04
TX 76
TX 01
TX 80
TX 04
TX 78
TX 9C
TX 76
TX 02
TX 7B
TX 0F
TX E4
TX FD
TX 7F
TX 02
TX 12
TX 03
TX F4
TX 43
TX 87
TX 01
TX 00
TX 00
TX 00
TX 00
TX 00
TX 78
TX 9C
TX E6
TX FF
TX 18
TX E6
TX FD
TX 18
TX E6
TX FB
TX 12
TX 03
TX F4
TX 22
TX 78
TX 98
TX E6
TX 64
TX 03
TX 60
TX 06
TX 78
TX 92
TX 76
TX 67
TX 80
STIME 0399 ; set timeout for 3997uS
RX C0
RX 90
RX 14
RX 1B
RX 56
RX 1B
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 43
TX 00
TX 38
TX 7D
TX 9A
TX 7F
TX 03
TX 12
TX 97
TX 5B
TX 78
TX 9A
TX E6
TX FF
TX D3
TX 94
TX 02
TX 50
TX 0E
TX 08
TX E6
TX FD
TX 54
TX F0
TX 70
TX 07
TX 08
TX E6
TX FB
TX 54
TX F0
TX 60
TX 09
TX 78
TX 92
TX 76
TX 6A
TX 08
TX 76
TX 80
TX 80
TX 14
TX 12
TX 03
TX F4
TX 78
TX A2
TX EF
TX F6
TX 78
TX 92
TX 60
TX 04
TX 76
TX 6F
TX 80
TX 02
TX 76
TX 90
TX 08
TX 76
TX 00
TX 78
TX 92
TX E6
TX FE
STIME 0399 ; set timeout for 3997uS
RX 00
RX 91
RX 9A
RX 1D
RX DD
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 44
TX 00
TX 08
TX E6
TX FF
TX 22
TX E4
TX F5
TX 08
TX F5
TX 09
TX 78
TX 98
TX E6
TX 64
TX 02
TX 70
TX 34
TX 78
TX 96
TX E6
TX FE
TX 08
TX E6
TX 7C
TX 00
TX 24
TX 00
TX FF
TX EC
TX 3E
TX F5
TX 44
TX 8F
TX 45
TX 7B
TX 00
TX 7A
TX 01
TX AD
TX 09
TX AC
TX 08
TX FE
TX 12
TX 91
TX 53
TX 8E
TX 08
TX 8F
TX 09
TX E5
TX 08
TX FF
TX 12
TX 97
TX 83
TX AF
TX 09
TX E5
TX 09
TX 12
TX 97
TX 83
TX 78
TX 92
STIME 0399 ; set timeout for 3997uS
RX 40
RX 91
RX 1A
RX 1D
RX 5E
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 45
TX 00
TX 76
TX 90
TX 80
TX 04
TX 78
TX 92
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
TX 92
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 8E
TX 0A
TX 8F
TX 0B
TX 8C
TX 0C
TX 8D
TX 0D
TX D3
TX EB
TX 94
TX 00
TX EA
TX 94
TX 00
TX 40
TX 38
TX 05
TX 0B
TX E5
TX 0B
TX AE
TX 0A
TX 70
TX 02
TX 05
TX 0A
TX 14
TX F5
TX 82
TX 8E
TX 83
TX E0
TX FF
TX E5
TX 0D
TX 6F
TX 25
TX E0
TX FF
TX E4
TX 33
TX FE
TX 74
TX 13
STIME 0399 ; set timeout for 3997uS
RX 80
RX 91
RX 52
RX 1C
RX 97
RX 1C
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 46
TX 00
TX 2F
TX F5
TX 82
TX 74
TX 88
TX 3E
TX F5
TX 83
TX E5
TX 0C
TX FF
TX E4
TX 93
TX F5
TX 0C
TX 74
TX 01
TX 93
TX 6F
TX F5
TX 0D
TX EB
TX 1B
TX 70
TX C2
TX 1A
TX 80
TX BF
TX AE
TX 0C
TX AF
TX 0D
TX 22
TX 78
TX 96
TX E6
TX 30
TX E7
TX 17
TX 08
TX E6
TX F5
TX 43
TX 12
TX 97
TX F4
TX AE
TX 43
TX 05
TX 43
TX A8
TX 06
TX A6
TX 07
TX 78
TX 98
TX 16
TX E6
TX 70
TX EF
TX 80
TX 2B
TX 78
TX 96
STIME 0399 ; set timeout for 3997uS
RX C0
RX 91
RX FF
RX 1E
RX 45
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 47
TX 00
TX E6
TX FE
TX 08
TX E6
TX 7C
TX 00
TX 24
TX 00
TX FF
TX EC
TX 3E
TX F5
TX 44
TX 8F
TX 45
TX 12
TX 97
TX F4
TX 05
TX 45
TX E5
TX 45
TX AC
TX 44
TX 70
TX 02
TX 05
TX 44
TX 14
TX F5
TX 82
TX 8C
TX 83
TX EF
TX F0
TX 78
TX 98
TX 16
TX E6
TX 70
TX E6
TX 7E
TX 90
TX 7F
TX 00
TX 22
TX C0
TX E0
TX C0
TX F0
TX C0
TX 83
TX C0
TX 82
TX C0
TX D0
TX 75
TX D0
TX 00
TX C0
TX 00
TX C0
TX 01
TX C0
STIME 0399 ; set timeout for 3997uS
RX 00
RX 92
RX D9
RX 20
RX 20
RX 21
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 48
TX 00
TX 02
TX C0
TX 03
TX C0
TX 04
TX C0
TX 05
TX C0
TX 06
TX C0
TX 07
TX 7F
TX 2B
TX 12
TX 97
TX 83
TX AF
TX B0
TX 12
TX 97
TX 83
TX 75
TX B0
TX 00
TX D0
TX 07
TX D0
TX 06
TX D0
TX 05
TX D0
TX 04
TX D0
TX 03
TX D0
TX 02
TX D0
TX 01
TX D0
TX 00
TX D0
TX D0
TX D0
TX 82
TX D0
TX 83
TX D0
TX F0
TX D0
TX E0
TX 32
TX 78
TX 98
TX E6
TX 64
TX 02
TX 70
TX 2F
TX 7D
TX 9A
TX 7F
TX 02
TX 12
TX 97
STIME 0399 ; set timeout for 3997uS
RX 40
RX 92
RX 20
RX 1D
RX 68
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 49
TX 00
TX 5B
TX 78
TX 96
TX E6
TX FF
TX 08
TX E6
TX FD
TX 12
TX 80
TX 26
TX 78
TX 9A
TX E6
TX FD
TX 08
TX E6
TX FB
TX 12
TX 03
TX D2
TX 78
TX A2
TX EF
TX F6
TX 78
TX 92
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 0B
TX 76
TX 90
TX 80
TX 04
TX 78
TX 92
TX 76
TX 67
TX 08
TX 76
TX 00
TX 78
TX 92
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 98
TX E6
TX 64
TX 02
TX 70
TX 2F
TX 7D
STIME 0399 ; set timeout for 3997uS
RX 80
RX 92
RX A6
RX 1F
RX EF
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 4A
TX 00
TX 9A
TX 7F
TX 02
TX 12
TX 97
TX 5B
TX 78
TX 96
TX E6
TX FF
TX 08
TX E6
TX FD
TX 12
TX 80
TX 26
TX 78
TX 9A
TX E6
TX FD
TX 08
TX E6
TX FB
TX 12
TX 03
TX DA
TX 78
TX A2
TX EF
TX F6
TX 78
TX 92
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 0B
TX 76
TX 90
TX 80
TX 04
TX 78
TX 92
TX 76
TX 67
TX 08
TX 76
TX 00
TX 78
TX 92
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 92
TX 76
STIME 0399 ; set timeout for 3997uS
RX C0
RX 92
RX 7A
RX 1F
RX C4
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 4B
TX 00
TX 90
TX 08
TX 76
TX 00
TX 78
TX 8C
TX 76
TX 40
TX 08
TX 76
TX 00
TX 78
TX 8C
TX E6
TX FE
TX 08
TX E6
TX FF
TX C3
TX EE
TX 94
TX 5F
TX 50
TX 20
TX 12
TX 03
TX D6
TX C3
TX EF
TX 64
TX 80
TX 94
TX 80
TX 50
TX 09
TX 78
TX 92
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 0C
TX 78
TX 8D
TX 74
TX 40
TX 26
TX F6
TX 18
TX E4
TX 36
TX F6
TX 80
TX D3
TX 78
TX 92
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
STIME 0399 ; set timeout for 3997uS
RX 00
RX 93
RX DA
RX 1E
RX 25
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 4C
TX 00
TX 12
TX 92
TX BD
TX 79
TX 16
TX 75
TX 86
TX 00
TX 90
TX 93
TX 2D
TX 75
TX 86
TX 01
TX 90
TX FC
TX 00
TX 75
TX 86
TX 00
TX E0
TX A3
TX 75
TX 86
TX 01
TX F0
TX A3
TX D9
TX F4
TX 90
TX FD
TX 00
TX 74
TX 02
TX F0
TX A3
TX 74
TX FD
TX F0
TX A3
TX E4
TX F0
TX 02
TX FC
TX 00
TX 12
TX 03
TX D4
TX 75
TX 99
TX 90
TX 30
TX 99
TX FD
TX C2
TX 99
TX 75
TX 99
TX 00
TX 30
TX 99
TX FD
TX C2
TX 99
STIME 0399 ; set timeout for 3997uS
RX 40
RX 93
RX E0
RX 20
RX 2C
RX 21
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 4D
TX 00
TX 02
TX FD
TX 00
TX 78
TX 98
TX E6
TX 64
TX 02
TX 70
TX 2C
TX 7D
TX 9A
TX 7F
TX 02
TX 12
TX 97
TX 5B
TX 78
TX 9A
TX E6
TX FF
TX 08
TX E6
TX FD
TX 12
TX 80
TX 26
TX 78
TX 97
TX E6
TX FD
TX 12
TX 03
TX E6
TX 78
TX A2
TX EF
TX F6
TX 78
TX 92
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 0B
TX 76
TX 90
TX 80
TX 04
TX 78
TX 92
TX 76
TX 67
TX 08
TX 76
TX 00
TX 78
TX 92
TX E6
STIME 0399 ; set timeout for 3997uS
RX 80
RX 93
RX 85
RX 1D
RX D2
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 4E
TX 00
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 98
TX E6
TX 64
TX 02
TX 70
TX 2C
TX 7D
TX 9A
TX 7F
TX 02
TX 12
TX 97
TX 5B
TX 78
TX 9A
TX E6
TX FF
TX 08
TX E6
TX FD
TX 12
TX 80
TX 26
TX 78
TX 97
TX E6
TX FD
TX 12
TX 03
TX E4
TX 78
TX A2
TX EF
TX F6
TX 78
TX 92
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 0B
TX 76
TX 90
TX 80
TX 04
TX 78
TX 92
TX 76
TX 67
TX 08
TX 76
TX 00
TX 78
STIME 0399 ; set timeout for 3997uS
RX C0
RX 93
RX 19
RX 1E
RX 67
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 4F
TX 00
TX 92
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 98
TX E6
TX 64
TX 01
TX 70
TX 2C
TX 12
TX 97
TX F4
TX 78
TX 9A
TX A6
TX 07
TX 78
TX 96
TX E6
TX FF
TX 08
TX E6
TX FD
TX 12
TX 80
TX 26
TX 78
TX 9A
TX E6
TX FD
TX 12
TX 03
TX FA
TX 78
TX A2
TX EF
TX F6
TX 78
TX 92
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 0B
TX 76
TX 90
TX 80
TX 04
TX 78
TX 92
TX 76
TX 67
TX 08
TX 76
STIME 0399 ; set timeout for 3997uS
RX 00
RX 94
RX ED
RX 1F
RX 3C
RX 20
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 50
TX 00
TX 00
TX 78
TX 92
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 98
TX E6
TX 64
TX 01
TX 70
TX 2C
TX 12
TX 97
TX F4
TX 78
TX 9A
TX A6
TX 07
TX 78
TX 96
TX E6
TX FF
TX 08
TX E6
TX FD
TX 12
TX 80
TX 26
TX 78
TX 9A
TX E6
TX FD
TX 12
TX 03
TX FC
TX 78
TX A2
TX EF
TX F6
TX 78
TX 92
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 0B
TX 76
TX 90
TX 80
TX 04
TX 78
TX 92
TX 76
TX 67
STIME 0399 ; set timeout for 3997uS
RX 40
RX 94
RX E9
RX 1F
RX 39
RX 20
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 51
TX 00
TX 08
TX 76
TX 00
TX 78
TX 92
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 98
TX E6
TX D3
TX 94
TX 40
TX 50
TX 28
TX E4
TX 78
TX 99
TX F6
TX 78
TX 99
TX E6
TX FF
TX C3
TX 78
TX 98
TX 96
TX 50
TX 14
TX 74
TX 00
TX 2F
TX F5
TX 82
TX E4
TX 34
TX 00
TX F5
TX 83
TX E0
TX FF
TX 12
TX 97
TX 83
TX 78
TX 99
TX 06
TX 80
TX E2
TX 78
TX 92
TX 76
TX 90
TX 80
TX 04
TX 78
TX 92
TX 76
TX 6C
TX 08
STIME 0399 ; set timeout for 3997uS
RX 80
RX 94
RX F4
RX 20
RX 45
RX 21
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 52
TX 00
TX 76
TX 00
TX 78
TX 92
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 98
TX E6
TX 64
TX 08
TX 70
TX 29
TX 78
TX 99
TX F6
TX 78
TX 99
TX E6
TX FF
TX C3
TX 94
TX 08
TX 50
TX 0B
TX 74
TX 9A
TX 2F
TX F8
TX E4
TX F6
TX 78
TX 99
TX 06
TX 80
TX EC
TX 7F
TX 9A
TX 12
TX 03
TX DE
TX 7D
TX 9A
TX 7F
TX 08
TX 12
TX 97
TX 6F
TX 78
TX 92
TX 76
TX 90
TX 80
TX 04
TX 78
TX 92
TX 76
TX 6C
TX 08
TX 76
STIME 0399 ; set timeout for 3997uS
RX C0
RX 94
RX 77
RX 1F
RX C9
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 53
TX 00
TX 00
TX 78
TX 92
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 12
TX 97
TX 25
TX 12
TX 96
TX 09
TX 78
TX 8E
TX E6
TX FF
TX 12
TX 90
TX 54
TX 12
TX 97
TX F4
TX 78
TX 94
TX EF
TX F6
TX BF
TX FF
TX 05
TX 12
TX 97
TX A7
TX 80
TX 0A
TX 7D
TX 95
TX 7F
TX 04
TX 12
TX 97
TX 5B
TX 12
TX 8F
TX DF
TX 78
TX 8E
TX E6
TX FF
TX 12
TX 90
TX 54
TX 7D
TX 94
TX 7F
TX 05
TX 12
TX 97
TX 5B
TX 12
TX 8F
TX DF
STIME 0399 ; set timeout for 3997uS
RX 00
RX 95
RX 9B
RX 1E
RX EE
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 54
TX 00
TX 80
TX ED
TX 78
TX 96
TX E6
TX FE
TX 08
TX E6
TX 7C
TX 00
TX 24
TX 00
TX FF
TX EC
TX 3E
TX F5
TX 46
TX 8F
TX 47
TX 05
TX 47
TX E5
TX 47
TX AE
TX 46
TX 70
TX 02
TX 05
TX 46
TX 14
TX F5
TX 82
TX 8E
TX 83
TX E4
TX 93
TX FF
TX 12
TX 97
TX 83
TX 78
TX 98
TX 16
TX E6
TX 70
TX E5
TX 7E
TX 90
TX FF
TX 22
TX 78
TX 96
TX E6
TX FE
TX 08
TX E6
TX 7C
TX 00
TX 24
TX 00
TX FF
TX EC
TX 3E
TX F5
STIME 0399 ; set timeout for 3997uS
RX 40
RX 95
RX BC
RX 20
RX 10
RX 21
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 55
TX 00
TX 44
TX 8F
TX 45
TX 05
TX 45
TX E5
TX 45
TX AE
TX 44
TX 70
TX 02
TX 05
TX 44
TX 14
TX F5
TX 82
TX 8E
TX 83
TX E0
TX FF
TX 12
TX 97
TX 83
TX 78
TX 98
TX 16
TX E6
TX 70
TX E6
TX 7E
TX 90
TX FF
TX 22
TX 78
TX 96
TX E6
TX FF
TX 08
TX E6
TX FD
TX 12
TX 80
TX 26
TX 12
TX 03
TX D6
TX 78
TX A2
TX EF
TX F6
TX 78
TX 92
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 05
TX 76
TX 90
STIME 0399 ; set timeout for 3997uS
RX 80
RX 95
RX 7E
RX 1E
RX D3
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 56
TX 00
TX 08
TX 76
TX 00
TX 78
TX 92
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 96
TX E6
TX FF
TX 08
TX E6
TX FD
TX 12
TX 80
TX 26
TX 12
TX 03
TX D8
TX 78
TX A2
TX EF
TX F6
TX 78
TX 92
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 05
TX 76
TX 90
TX 08
TX 76
TX 00
TX 78
TX 92
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 96
TX E6
TX FF
TX 08
TX E6
TX FD
TX 12
TX 80
TX 26
TX 12
STIME 0399 ; set timeout for 3997uS
RX C0
RX 95
RX AD
RX 1F
RX 03
RX 20
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 57
TX 00
TX 03
TX EC
TX 78
TX A2
TX EF
TX F6
TX 78
TX 92
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 05
TX 76
TX 90
TX 08
TX 76
TX 00
TX 78
TX 92
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 96
TX E6
TX FF
TX 08
TX E6
TX FD
TX 12
TX 80
TX 26
TX 12
TX 03
TX F6
TX 78
TX A2
TX EF
TX F6
TX 78
TX 92
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 05
TX 76
TX 90
TX 08
TX 76
STIME 0399 ; set timeout for 3997uS
RX 00
RX 96
RX A1
RX 1E
RX F8
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 58
TX 00
TX 00
TX 78
TX 92
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 7F
TX 3B
TX 12
TX 97
TX 83
TX 7F
TX 93
TX 12
TX 97
TX 83
TX 7F
TX 94
TX 12
TX 97
TX 83
TX E4
TX FF
TX 12
TX 97
TX 83
TX E4
TX FF
TX 12
TX 97
TX 83
TX 7F
TX 40
TX 12
TX 97
TX 83
TX 12
TX 03
TX F2
TX 78
TX 9A
TX EF
TX F6
TX 12
TX 97
TX 83
TX 22
TX 78
TX 96
TX E6
TX FF
TX 08
TX E6
TX FD
TX 12
TX 03
TX E8
TX 78
TX A2
TX EF
TX F6
STIME 0399 ; set timeout for 3997uS
RX 40
RX 96
RX 8F
RX 21
RX E7
RX 21
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 59
TX 00
TX 78
TX 92
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 05
TX 76
TX 90
TX 08
TX 76
TX 00
TX 78
TX 92
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 96
TX E6
TX FF
TX 08
TX E6
TX FD
TX 12
TX 03
TX EA
TX 78
TX A2
TX EF
TX F6
TX 78
TX 92
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 05
TX 76
TX 90
TX 08
TX 76
TX 00
TX 78
TX 92
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
STIME 0399 ; set timeout for 3997uS
RX 80
RX 96
RX EC
RX 1E
RX 45
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 5A
TX 00
TX 78
TX 98
TX E6
TX B4
TX 01
TX 0D
TX 78
TX 8E
TX E6
TX FF
TX 12
TX 97
TX 83
TX 78
TX 92
TX 76
TX 90
TX 80
TX 04
TX 78
TX 92
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
TX 92
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 98
TX E6
TX B4
TX 01
TX 0C
TX 12
TX 03
TX E0
TX 12
TX 97
TX 83
TX 78
TX 92
TX 76
TX 90
TX 80
TX 04
TX 78
TX 92
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
TX 92
TX E6
TX FE
TX 08
STIME 0399 ; set timeout for 3997uS
RX C0
RX 96
RX 96
RX 1D
RX F0
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 5B
TX 00
TX E6
TX FF
TX 22
TX 78
TX 98
TX E6
TX B4
TX 01
TX 0C
TX 12
TX 03
TX E2
TX 12
TX 97
TX 83
TX 78
TX 92
TX 76
TX 90
TX 80
TX 04
TX 78
TX 92
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
TX 92
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX 98
TX E6
TX B4
TX 01
TX 0C
TX 12
TX 03
TX F2
TX 12
TX 97
TX 83
TX 78
TX 92
TX 76
TX 90
TX 80
TX 04
TX 78
TX 92
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
TX 92
TX E6
STIME 0399 ; set timeout for 3997uS
RX 00
RX 97
RX B4
RX 1C
RX 0F
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 5C
TX 00
TX FE
TX 08
TX E6
TX FF
TX 22
TX 12
TX 03
TX D0
TX 78
TX A2
TX EF
TX F6
TX 78
TX 92
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 05
TX 76
TX 90
TX 08
TX 76
TX 00
TX 78
TX 92
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 7B
TX 0F
TX E4
TX FD
TX FF
TX 12
TX 03
TX F4
TX 7F
TX 80
TX 12
TX 03
TX EE
TX 75
TX B2
TX 04
TX E4
TX FD
TX 7F
TX 11
TX 12
TX 8A
TX 13
TX 78
TX 8E
TX 76
TX 01
STIME 0399 ; set timeout for 3997uS
RX 40
RX 97
RX 36
RX 1E
RX 92
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 5D
TX 00
TX 22
TX 78
TX 96
TX E6
TX F5
TX 43
TX AF
TX 43
TX 05
TX 43
TX A8
TX 07
TX E6
TX FF
TX 12
TX 97
TX 83
TX 78
TX 98
TX 16
TX E6
TX 70
TX EF
TX 7E
TX 90
TX FF
TX 22
TX AE
TX 07
TX A8
TX 05
TX EE
TX D3
TX 94
TX 00
TX 40
TX 09
TX 12
TX 97
TX F4
TX A6
TX 07
TX 08
TX 1E
TX 80
TX F1
TX 22
TX AE
TX 07
TX A8
TX 05
TX EE
TX D3
TX 94
TX 00
TX 40
TX 09
TX E6
TX FF
TX 12
TX 97
TX 83
TX 08
TX 1E
STIME 0399 ; set timeout for 3997uS
RX 80
RX 97
RX 1C
RX 1D
RX 79
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 5E
TX 00
TX 80
TX F1
TX 22
TX 8F
TX 99
TX 30
TX 99
TX FD
TX C2
TX 99
TX E5
TX B2
TX 30
TX E3
TX 05
TX 53
TX B2
TX F7
TX 80
TX EF
TX 22
TX 78
TX 96
TX E6
TX FF
TX 7D
TX 02
TX 12
TX 8A
TX 13
TX E4
TX 78
TX 92
TX F6
TX 08
TX F6
TX FF
TX FE
TX 22
TX 7D
TX 95
TX 7F
TX 03
TX 12
TX 97
TX 5B
TX 78
TX 96
TX E6
TX FF
TX 7D
TX 01
TX 02
TX 8A
TX 13
TX E4
TX FF
TX 12
TX 97
TX 83
TX 7F
TX 01
TX 12
TX 97
STIME 0399 ; set timeout for 3997uS
RX C0
RX 97
RX 1A
RX 21
RX 78
RX 21
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 5F
TX 00
TX 83
TX 7E
TX 90
TX 7F
TX 00
TX 22
TX 78
TX 96
TX E6
TX 54
TX 01
TX 79
TX 8E
TX F7
TX 7E
TX 90
TX 7F
TX 00
TX 22
TX 78
TX 96
TX E6
TX FF
TX 12
TX 03
TX EE
TX 7E
TX 90
TX 7F
TX 00
TX 22
TX 12
TX 03
TX F0
TX 12
TX 97
TX 83
TX 7E
TX 90
TX 7F
TX 00
TX 22
TX 78
TX 96
TX E6
TX F5
TX B0
TX 7E
TX 90
TX 7F
TX 00
TX 22
TX 30
TX 98
TX FD
TX C2
TX 98
TX AF
TX 99
TX 22
TX 12
TX 03
TX DC
TX 7E
STIME 0399 ; set timeout for 3997uS
RX 00
RX 98
RX ED
RX 1C
RX 4C
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 10
TX 60
TX 00
TX 90
TX 7F
TX 00
TX 22
TX 12
TX 03
TX D4
TX 7E
TX 90
TX 7F
TX 00
TX 22
TX 01
TX 91
TX 00
TX 00
TX 32
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
STIME 0399 ; set timeout for 3997uS
RX 40
RX 98
RX 5E
RX 33
RX BE
RX 33
SUCCESS
