xpm_cdc.sv,systemverilog,xil_defaultlib,E:/soft_stup/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../project_1.srcs/sources_1/ip/vio_0/hdl/verilog"incdir="../../../../project_1.srcs/sources_1/ip/vio_0/hdl"
xpm_fifo.sv,systemverilog,xil_defaultlib,E:/soft_stup/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,incdir="../../../../project_1.srcs/sources_1/ip/vio_0/hdl/verilog"incdir="../../../../project_1.srcs/sources_1/ip/vio_0/hdl"
xpm_memory.sv,systemverilog,xil_defaultlib,E:/soft_stup/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../project_1.srcs/sources_1/ip/vio_0/hdl/verilog"incdir="../../../../project_1.srcs/sources_1/ip/vio_0/hdl"
xpm_VCOMP.vhd,vhdl,xpm,E:/soft_stup/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../project_1.srcs/sources_1/ip/vio_0/hdl/verilog"incdir="../../../../project_1.srcs/sources_1/ip/vio_0/hdl"
vio_0.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/vio_0/sim/vio_0.v,incdir="../../../../project_1.srcs/sources_1/ip/vio_0/hdl/verilog"incdir="../../../../project_1.srcs/sources_1/ip/vio_0/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
