Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Dec  9 16:12:18 2023
| Host         : jiajun running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   502 |
|    Minimum number of control sets                        |   502 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1161 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   502 |
| >= 0 to < 4        |    60 |
| >= 4 to < 6        |    74 |
| >= 6 to < 8        |    14 |
| >= 8 to < 10       |    15 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |     0 |
| >= 16              |   320 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5097 |         1161 |
| No           | No                    | Yes                    |            2201 |         1214 |
| No           | Yes                   | No                     |            1668 |          489 |
| Yes          | No                    | No                     |            2079 |          533 |
| Yes          | No                    | Yes                    |           14400 |         4075 |
| Yes          | Yes                   | No                     |             466 |          130 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                        |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                       |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                             | design_1_i/smartconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg_1[0]                                                                               | design_1_i/smartconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_ctrl/sub_scale_P1_reg[2]_0[0]                                                                                                                                                                                          | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_ctrl/sub_scale_P1_reg[1]_1[0]                                                                                                                                                                                          | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_ctrl/align_fifo_get_all_reg_8[0]                                                                                                                                                                                       | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_ctrl/align_fifo_get_all_reg_11[0]                                                                                                                                                                                      | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_ctrl/align_fifo_get_all_reg_5[0]                                                                                                                                                                                       | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                                    |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_ctrl/align_fifo_get_all_reg_3[0]                                                                                                                                                                                       | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                                    |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset/U0/EXT_LPF/lpf_int                                                                                                                                                                                            |                3 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_ctrl/align_fifo_get_all_reg_4[0]                                                                                                                                                                                       | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_ctrl/align_fifo_get_all_reg_1[0]                                                                                                                                                                                       | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_ctrl/align_fifo_get_all_reg_2[0]                                                                                                                                                                                       | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_ctrl/align_fifo_get_all_reg_7[0]                                                                                                                                                                                       | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_ctrl/align_fifo_get_all_reg_10[0]                                                                                                                                                                                      | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_ctrl/align_fifo_get_all_reg_0[0]                                                                                                                                                                                       | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_ctrl/align_fifo_get_all_reg_9[0]                                                                                                                                                                                       | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_ctrl/E[0]                                                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_2/genblk1[4].fifo_wr_cnt[4][3]_i_1_n_0                                                                                                                                                                               | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_2/genblk1[6].fifo_wr_cnt[6][3]_i_1_n_0                                                                                                                                                                               | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                             | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                               | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                   |                1 |              5 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                           | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                               | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                   |                1 |              5 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/axi_bram_ctrl_BRAM_WM32/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                                                                                                |                2 |              6 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/axi_bram_ctrl_BRAM_CTRL/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                                                                                                |                2 |              6 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/axi_bram_ctrl_BRAM_OUT/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[5]_i_1_n_0                                                                                                                               | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/axi_bram_ctrl_BRAM_FM32/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                                                                                                |                2 |              6 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | design_1_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                          | design_1_i/smartconnect/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                  |                1 |              6 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                3 |              6 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ff9_i_1_n_0                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                              | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Out_ctrl/cnt_M[7]_i_1_n_0                                                                                                                                                                                                       | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                         | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_2_n_0                                                                                                                                | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                                               |                3 |              9 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                5 |              9 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |              9 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Out_ctrl/offset_addr                                                                                                                                                                                                            | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                3 |              9 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                                                                | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                            |                3 |              9 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                3 |              9 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[16]_i_1_n_0                                                                                                                           | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                            |                5 |              9 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                2 |             10 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0                                                                                                                           | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                            |                3 |             10 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                |                4 |             12 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                                 | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                     |                6 |             12 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                |                4 |             12 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0                                                                                                                             | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                            |                5 |             12 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                                    | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_FM_reshape/BRAM_FM64_waddr[11]_i_1_n_0                                                                                                                                                                                          | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                          |                                                                                                                                                                                                                                         |                7 |             12 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                          |                                                                                                                                                                                                                                         |                4 |             12 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[6]_i_1_n_0                                                                                                                                                             |                4 |             13 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_WM_reshape/BRAM_WM128_waddr[12]_i_1_n_0                                                                                                                                                                                         | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                4 |             13 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Out_ctrl/BRAM_OUT_addr_pre[31]_i_1_n_0                                                                                                                                                                                          | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                4 |             13 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_ctrl/num_valid                                                                                                                                                                                                         | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_ctrl/N_cnt                                                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                5 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[2].U_MAC/num_valid_r_2                                                                                                                                                                                   | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                6 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[46].U_MAC/num_valid_r_46                                                                                                                                                                                 | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                6 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[6].U_MAC/num_valid_r_reg_0                                                                                                                                                                               | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                6 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[0].U_MAC/num_valid_r_0                                                                                                                                                                                   | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                7 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[10].U_MAC/num_valid_r_10                                                                                                                                                                                 | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                7 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[14].U_MAC/num_valid_r_14                                                                                                                                                                                 | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[54].U_MAC/num_valid_r_54                                                                                                                                                                                 | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                5 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[18].U_MAC/num_valid_r_18                                                                                                                                                                                 | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                6 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[1].U_MAC/num_valid_r_1                                                                                                                                                                                   | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                6 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[22].U_MAC/num_valid_r_22                                                                                                                                                                                 | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[30].U_MAC/num_valid_r_30                                                                                                                                                                                 | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_FM_reshape/cycle1_cnt[15]_i_1_n_0                                                                                                                                                                                               | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[62].U_MAC/num_valid_r_62                                                                                                                                                                                 | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                6 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                9 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_FM_reshape/cycle2_cnt[15]_i_1_n_0                                                                                                                                                                                               | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_WM_reshape/cycle2_cnt[15]_i_1__0_n_0                                                                                                                                                                                            | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_WM_reshape/cycle1_cnt[15]_i_1__0_n_0                                                                                                                                                                                            | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_WM_reshape/BRAM_WM32_addr[31]_i_1_n_0                                                                                                                                                                                           | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[26].U_MAC/num_valid_r_reg_0                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                8 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_FM_reshape/BRAM_FM32_addr[31]_i_1_n_0                                                                                                                                                                                           | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                8 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[38].U_MAC/num_valid_r_38                                                                                                                                                                                 | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             16 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                4 |             17 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_0                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             19 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_0                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             19 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             22 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                            |               11 |             22 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                     |               10 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_ctrl/BRAM_FM64_raddr[11]_i_1_n_0                                                                                                                                                                                       | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                7 |             25 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_CTRL/sub_P_cnt                                                                                                                                                                                                                  | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                5 |             29 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_CTRL/sub_M_cnt[15]_i_1_n_0                                                                                                                                                                                                      | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                4 |             29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[42].U_MAC/w_valid_r_reg_11[0]                                                                                                                                                                            | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[42].U_MAC/w_valid_r_reg_1[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[42].U_MAC/w_valid_r_reg_12[0]                                                                                                                                                                            | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[42].U_MAC/w_valid_r_reg_14[0]                                                                                                                                                                            | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[42].U_MAC/w_valid_r_reg_2[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[42].U_MAC/w_valid_r_reg_13[0]                                                                                                                                                                            | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[42].U_MAC/w_valid_r_reg_5[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[42].U_MAC/w_valid_r_reg_6[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[42].U_MAC/w_valid_r_reg_3[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[42].U_MAC/w_valid_r_reg_4[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[42].U_MAC/w_valid_r_reg_9[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[42].U_MAC/w_valid_r_reg_8[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[42].U_MAC/w_valid_r_reg_7[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[43].U_MAC/f_valid_r_reg_2[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[43].U_MAC/f_valid_r_reg_7[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[43].U_MAC/f_valid_r_reg_5[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[43].U_MAC/f_valid_r_reg_10[0]                                                                                                                                                                            | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[43].U_MAC/f_valid_r_reg_11[0]                                                                                                                                                                            | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[43].U_MAC/f_valid_r_reg_3[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[43].U_MAC/f_valid_r_reg_9[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[43].U_MAC/f_valid_r_reg_4[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[43].U_MAC/f_valid_r_reg_12[0]                                                                                                                                                                            | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[43].U_MAC/f_valid_r_reg_6[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[43].U_MAC/f_valid_r_reg_1[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[43].U_MAC/f_valid_r_reg_8[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[46].U_MAC/w_valid_r_reg_5[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[46].U_MAC/w_valid_r_reg_1[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[46].U_MAC/w_valid_r_reg_3[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[46].U_MAC/w_valid_r_reg_2[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[46].U_MAC/w_valid_r_reg_4[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[46].U_MAC/w_valid_r_reg_6[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[59].U_MAC/f_valid_r_reg_3[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[59].U_MAC/f_valid_r_reg_4[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[59].U_MAC/f_valid_r_reg_2[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[59].U_MAC/f_valid_r_reg_5[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[59].U_MAC/f_valid_r_reg_7[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[59].U_MAC/f_valid_r_reg_8[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[59].U_MAC/f_valid_r_reg_1[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[59].U_MAC/f_valid_r_reg_6[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[6].U_MAC/f_valid_r_reg_3[0]                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[6].U_MAC/f_valid_r_reg_10[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[6].U_MAC/f_valid_r_reg_15[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[6].U_MAC/f_valid_r_reg_9[0]                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[6].U_MAC/f_valid_r_reg_5[0]                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[6].U_MAC/f_valid_r_reg_16[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[6].U_MAC/f_valid_r_reg_6[0]                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[6].U_MAC/f_valid_r_reg_14[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[6].U_MAC/f_valid_r_reg_2[0]                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[6].U_MAC/f_valid_r_reg_8[0]                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[6].U_MAC/f_valid_r_reg_1[0]                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[6].U_MAC/f_valid_r_reg_11[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[6].U_MAC/f_valid_r_reg_13[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[6].U_MAC/f_valid_r_reg_12[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[6].U_MAC/f_valid_r_reg_4[0]                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[6].U_MAC/f_valid_r_reg_7[0]                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_ctrl/fvalid_reg[0]_1[0]                                                                                                                                                                                                | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_ctrl/fvalid_reg[0]_0[0]                                                                                                                                                                                                | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_WM_reshape/BRAM_WM128_wrdata[127]_i_1_n_0                                                                                                                                                                                       | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_WM_reshape/BRAM_WM128_wrdata[63]_i_1_n_0                                                                                                                                                                                        | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_WM_reshape/BRAM_WM128_wrdata[31]_i_1_n_0                                                                                                                                                                                        | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_WM_reshape/BRAM_WM128_wrdata[95]_i_1_n_0                                                                                                                                                                                        | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_WM_reshape/cycle1                                                                                                                                                                                                               | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                              |                                                                                                                                                                                                                                         |               16 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                       | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                            |                9 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_1/valid_reg_0[0]                                                                                                                                                                                                     | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               19 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_FM_reshape/BRAM_FM64_wrdata[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_FM_reshape/BRAM_FM64_wrdata[63]_i_1_n_0                                                                                                                                                                                         | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_FM_reshape/cycle1                                                                                                                                                                                                               | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_CTRL/BRAM_CTRL_wrdata__0                                                                                                                                                                                                        | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Input_align1/E[0]                                                                                                                                                                                                               | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Input_align1/fvalid1_r_reg_1[0]                                                                                                                                                                                                 | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Input_align1/fvalid1_r_reg_2[0]                                                                                                                                                                                                 | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Input_align1/fvalid1_r_reg_3[0]                                                                                                                                                                                                 | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Input_align1/fvalid1_r_reg_0[0]                                                                                                                                                                                                 | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Input_align1/wvalid2_r_reg[1]_1[0]                                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Input_align1/wvalid2_r_reg[1]_3[0]                                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Input_align1/wvalid2_r_reg[1]_4[0]                                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Input_align1/wvalid4_r_reg[3]_0[0]                                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Input_align1/wvalid4_r_reg[3]_1[0]                                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Input_align1/wvalid4_r_reg[3]_2[0]                                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Input_align1/wvalid4_r_reg[3]_5[0]                                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Input_align1/wvalid2_r_reg[1]_5[0]                                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Input_align1/wvalid4_r_reg[3]_6[0]                                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Input_align1/wvalid4_r_reg[3]_7[0]                                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Input_align1/wvalid4_r_reg[3]_8[0]                                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Input_align1/wvalid2_r_reg[1]_2[0]                                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Input_align1/wvalid4_r_reg[3]_3[0]                                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Input_align1/wvalid4_r_reg[3]_4[0]                                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Input_align1/wvalid2_r_reg[1]_0[0]                                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[47].U_MAC/E[0]                                                                                                                                                                                           | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[47].U_MAC/w_valid_r_reg_1[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[47].U_MAC/w_valid_r_reg_3[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[47].U_MAC/w_valid_r_reg_2[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[62].U_MAC/f_valid_r_reg_0[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[62].U_MAC/f_valid_r_reg_1[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[9].U_MAC/E[0]                                                                                                                                                                                            | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[9].U_MAC/w_valid_r_reg_4[0]                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[9].U_MAC/w_valid_r_reg_5[0]                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[9].U_MAC/w_valid_r_reg_7[0]                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[9].U_MAC/w_valid_r_reg_6[0]                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[9].U_MAC/w_valid_r_reg_1[0]                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[9].U_MAC/w_valid_r_reg_2[0]                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[9].U_MAC/w_valid_r_reg_3[0]                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[32].U_MAC/E[0]                                                                                                                                                                                           | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[32].U_MAC/w_valid_r_reg_4[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[32].U_MAC/w_valid_r_reg_7[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[32].U_MAC/w_valid_r_reg_9[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[32].U_MAC/w_valid_r_reg_5[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[32].U_MAC/w_valid_r_reg_6[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[32].U_MAC/w_valid_r_reg_2[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[32].U_MAC/w_valid_r_reg_10[0]                                                                                                                                                                            | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[32].U_MAC/w_valid_r_reg_1[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[32].U_MAC/w_valid_r_reg_8[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[32].U_MAC/w_valid_r_reg_3[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[32].U_MAC/w_valid_r_reg_11[0]                                                                                                                                                                            | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                9 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[26].U_MAC/E[0]                                                                                                                                                                                           | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[26].U_MAC/w_valid_r_reg_1[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[26].U_MAC/w_valid_r_reg_6[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[26].U_MAC/w_valid_r_reg_8[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[26].U_MAC/w_valid_r_reg_7[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[26].U_MAC/w_valid_r_reg_9[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[26].U_MAC/w_valid_r_reg_4[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[26].U_MAC/w_valid_r_reg_5[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[26].U_MAC/w_valid_r_reg_10[0]                                                                                                                                                                            | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[26].U_MAC/w_valid_r_reg_2[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[26].U_MAC/w_valid_r_reg_12[0]                                                                                                                                                                            | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[26].U_MAC/w_valid_r_reg_13[0]                                                                                                                                                                            | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[26].U_MAC/w_valid_r_reg_3[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[26].U_MAC/w_valid_r_reg_11[0]                                                                                                                                                                            | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[30].U_MAC/w_valid_r_reg_5[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[30].U_MAC/w_valid_r_reg_7[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[30].U_MAC/w_valid_r_reg_1[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[30].U_MAC/w_valid_r_reg_3[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[30].U_MAC/w_valid_r_reg_9[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[30].U_MAC/w_valid_r_reg_10[0]                                                                                                                                                                            | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[30].U_MAC/w_valid_r_reg_6[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               13 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                8 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[30].U_MAC/w_valid_r_reg_8[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[30].U_MAC/w_valid_r_reg_4[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               17 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[30].U_MAC/w_valid_r_reg_2[0]                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[42].U_MAC/w_valid_r_reg_10[0]                                                                                                                                                                            | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             33 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1136]_i_1__0_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             35 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_ctrl/sub_scale_P2[7]_i_1_n_0                                                                                                                                                                                           | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               12 |             36 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                 |               26 |             38 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1136]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |               17 |             39 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/smartconnect/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_0                                                                                                                         |                                                                                                                                                                                                                                         |               20 |             40 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_2/genblk2[5].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                8 |             42 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_2/genblk2[4].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                8 |             42 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_1/genblk2[5].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                9 |             42 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_1/genblk2[4].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                9 |             42 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_1/genblk2[3].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                9 |             42 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_1/genblk2[2].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |               10 |             42 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_1/genblk2[7].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |               11 |             42 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_1/genblk2[1].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                8 |             42 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_1/genblk2[0].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                8 |             42 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_2/genblk2[0].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                9 |             42 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_1/genblk2[6].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                8 |             42 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_2/genblk2[6].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                9 |             42 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_2/genblk2[2].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                9 |             42 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_2/genblk2[3].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                8 |             42 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_2/genblk2[7].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                9 |             42 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_2/genblk2[1].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                9 |             42 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             49 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             49 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             49 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             57 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_2/genblk2[6].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                8 |             58 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_2/genblk2[3].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                8 |             58 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_1/genblk2[2].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                9 |             58 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_1/genblk2[0].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                8 |             58 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_1/genblk2[3].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                9 |             58 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_2/genblk2[5].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                8 |             58 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_1/genblk2[1].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                9 |             58 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_1/genblk2[7].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                8 |             58 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_2/genblk2[7].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                9 |             58 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_2/genblk2[4].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                9 |             58 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_2/genblk2[2].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                9 |             58 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_1/genblk2[6].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                9 |             58 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_1/genblk2[4].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                8 |             58 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_2/genblk2[1].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                8 |             58 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_1/genblk2[5].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                8 |             58 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Align_fifo_2/genblk2[0].U_out_align_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                8 |             58 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               22 |             63 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_MULTIPLY[63]_i_1_n_0                                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               16 |             64 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_CTRL/time_JUDGE_FINISH[63]_i_1_n_0                                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               16 |             64 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_CTRL/time_INFO_RESHAPE[63]_i_1_n_0                                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               16 |             64 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_CTRL/time_IDLE[63]_i_1_n_0                                                                                                                                                                                                      | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               16 |             64 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_CTRL/time_FINISH[63]_i_1_n_0                                                                                                                                                                                                    | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               16 |             64 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_CTRL/submulti_start_i_1_n_0                                                                                                                                                                                                     | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               16 |             64 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_CTRL/out_start_i_1_n_0                                                                                                                                                                                                          | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               16 |             64 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_RESHAPE[63]_i_1_n_0                                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               16 |             64 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_CTRL/time_WAIT_OUT[63]_i_1_n_0                                                                                                                                                                                                  | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               16 |             64 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_CTRL/N[15]_i_1_n_0                                                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               21 |             80 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             81 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             81 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             81 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             81 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             81 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             81 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             81 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             81 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             81 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             81 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             81 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             81 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             81 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_CTRL/P[15]_i_1_n_0                                                                                                                                                                                                              | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               28 |             96 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               42 |             98 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               23 |            103 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[62].U_MAC/f_valid_r_62                                                                                                                                                                                   | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               32 |            128 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_ctrl/fvalid[0]                                                                                                                                                                                                         | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               32 |            128 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_CTRL/Pa[15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               55 |            176 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_ctrl/fdata[63]_i_1_n_0                                                                                                                                                                                                 | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               69 |            192 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[47].U_MAC/w_valid_r_reg_0                                                                                                                                                                                | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               64 |            256 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Input_align1/ali_fvalid1_1                                                                                                                                                                                                      | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               64 |            256 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[46].U_MAC/w_valid_r_reg_0                                                                                                                                                                                | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               96 |            384 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Input_align1/ali_fvalid2_1                                                                                                                                                                                                      | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |               96 |            384 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[59].U_MAC/f_valid_r_reg_0                                                                                                                                                                                | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |              128 |            512 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[9].U_MAC/w_valid_r_reg_0                                                                                                                                                                                 | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |              128 |            512 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Input_align1/ali_fvalid4_1                                                                                                                                                                                                      | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |              160 |            640 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[30].U_MAC/w_valid_r_reg_0                                                                                                                                                                                | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |              160 |            640 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[43].U_MAC/f_valid_r_reg_0                                                                                                                                                                                | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |              192 |            768 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_1/genblk1[32].U_MAC/w_valid_r_reg_0                                                                                                                                                                                | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |              192 |            768 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[42].U_MAC/w_valid_r_reg_0                                                                                                                                                                                | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |              224 |            896 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[26].U_MAC/w_valid_r_reg_0                                                                                                                                                                                | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |              224 |            896 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 | design_1_i/MM_TOP/inst/U_Multiply_8x8_2/genblk1[6].U_MAC/f_valid_r_reg_0                                                                                                                                                                                 | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |              256 |           1024 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |              259 |           1084 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_i/MM_TOP/inst/U_arstn2rst/arststages_ff_reg[3]                                                                                                                                                                                 |             1173 |           2068 |
|  design_1_i/processing_system7/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             1140 |           6235 |
+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


