static int\r\nF_1 ( T_1 * V_1 , T_2 * V_2 ,\r\nT_3 * V_3 , void * T_4 V_4 )\r\n{\r\nT_5 V_5 ;\r\nT_6 V_6 ;\r\nT_6 V_7 ;\r\nT_7 * V_8 ;\r\nT_3 * V_9 ;\r\nT_8 * V_10 ;\r\nV_5 = F_2 ( V_1 ) ;\r\nif ( V_5 < V_11 ) {\r\nreturn 0 ;\r\n}\r\nV_6 = F_3 ( V_1 , 0 ) ;\r\nV_7 = F_3 ( V_1 , 2 ) ;\r\nif ( ( V_6 < 0x4000 ) || ( V_6 > 0xFFFE ) ) {\r\nreturn 0 ;\r\n}\r\nif ( V_5 != V_11 + V_7 ) {\r\nreturn 0 ;\r\n}\r\nF_4 ( V_2 -> V_12 , V_13 , L_1 ) ;\r\nF_5 ( V_2 -> V_12 , V_14 , L_2 , V_6 ) ;\r\nV_8 = F_6 ( V_3 , V_15 , V_1 , 0 , - 1 , V_16 ) ;\r\nV_9 = F_7 ( V_8 , V_17 ) ;\r\nF_8 ( V_9 , V_18 , V_1 , 0 , 2 , V_6 ) ;\r\nF_8 ( V_9 , V_19 , V_1 , 2 , 2 , V_7 ) ;\r\nif ( V_5 > V_11 ) {\r\nT_1 * V_20 ;\r\nT_5 V_21 , V_22 ;\r\nV_22 = F_9 ( V_1 , V_11 ) ;\r\nV_21 = F_10 ( V_1 ,\r\nV_11 ) ;\r\nif ( V_7 < V_21 ) {\r\nV_21 = V_7 ;\r\n}\r\nV_20 = F_11 ( V_1 , V_11 , V_22 ,\r\nV_21 ) ;\r\nif ( ! F_12 ( V_23 ,\r\nV_20 , V_2 , V_3 , & V_10 , NULL ) ) {\r\nF_13 ( V_20 , V_2 , V_3 ) ;\r\n}\r\n}\r\nreturn F_2 ( V_1 ) ;\r\n}\r\nstatic T_5\r\nF_14 ( T_2 * V_2 V_4 , T_1 * V_1 ,\r\nint V_24 , void * T_4 V_4 )\r\n{\r\nreturn ( T_5 ) F_3 ( V_1 , V_24 + 2 ) + V_11 ;\r\n}\r\nstatic int\r\nF_15 ( T_1 * V_1 , T_2 * V_2 , T_3 * V_3 , void * T_4 )\r\n{\r\nF_16 ( V_1 , V_2 , V_3 , TRUE , V_11 ,\r\nF_14 , F_1 , T_4 ) ;\r\nreturn F_2 ( V_1 ) ;\r\n}\r\nstatic T_9\r\nF_17 ( T_1 * V_1 , T_2 * V_2 , T_3 * V_3 , void * T_4 V_4 )\r\n{\r\nT_5 V_5 ;\r\nT_6 V_6 ;\r\nT_6 V_7 ;\r\nV_5 = F_2 ( V_1 ) ;\r\nif ( V_5 < V_11 ) {\r\nreturn FALSE ;\r\n}\r\nV_6 = F_3 ( V_1 , 0 ) ;\r\nV_7 = F_3 ( V_1 , 2 ) ;\r\nif ( ( V_6 < 0x4000 ) || ( V_6 > 0xFFFE ) ) {\r\nreturn FALSE ;\r\n}\r\nif ( V_5 != V_11 + V_7 ) {\r\nreturn FALSE ;\r\n}\r\nreturn F_1 ( V_1 , V_2 , V_3 , NULL ) ;\r\n}\r\nvoid\r\nF_18 ( void )\r\n{\r\nstatic T_10 V_25 [] = {\r\n{ & V_18 ,\r\n{ L_3 , L_4 , V_26 ,\r\nV_27 , NULL , 0x0 , NULL , V_28 }\r\n} ,\r\n{ & V_19 ,\r\n{ L_5 , L_6 , V_26 ,\r\nV_29 , NULL , 0x0 , NULL , V_28 }\r\n} ,\r\n} ;\r\nstatic T_11 * V_30 [] = {\r\n& V_17 ,\r\n} ;\r\nV_15 = F_19 ( L_7 ,\r\nL_8 , L_9 ) ;\r\nF_20 ( L_9 , F_1 ,\r\nV_15 ) ;\r\nV_23 = F_21 ( L_9 , V_15 ) ;\r\nF_22 ( V_15 , V_25 , F_23 ( V_25 ) ) ;\r\nF_24 ( V_30 , F_23 ( V_30 ) ) ;\r\n}\r\nvoid\r\nF_25 ( void )\r\n{\r\nT_12 V_31 ;\r\nT_12 V_32 ;\r\nV_31 = F_26 ( F_15 , V_15 ) ;\r\nV_32 = F_27 ( L_9 ) ;\r\nF_28 ( L_10 , V_31 ) ;\r\nF_28 ( L_11 , V_32 ) ;\r\nF_29 ( L_12 , F_17 , L_13 , L_14 , V_15 , V_33 ) ;\r\n}
