
---------- Begin Simulation Statistics ----------
final_tick                               2541827469500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 209115                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746820                       # Number of bytes of host memory used
host_op_rate                                   209114                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.08                       # Real time elapsed on the host
host_tick_rate                              588611185                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198403                       # Number of instructions simulated
sim_ops                                       4198403                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011818                       # Number of seconds simulated
sim_ticks                                 11817624500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             58.675271                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  327249                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               557729                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2703                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             70654                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            898378                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              40291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          161666                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           121375                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1081825                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65379                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26744                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198403                       # Number of instructions committed
system.cpu.committedOps                       4198403                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.626302                       # CPI: cycles per instruction
system.cpu.discardedOps                        224553                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   611969                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1459804                       # DTB hits
system.cpu.dtb.data_misses                       7916                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   410018                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       856406                       # DTB read hits
system.cpu.dtb.read_misses                       7090                       # DTB read misses
system.cpu.dtb.write_accesses                  201951                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      603398                       # DTB write hits
system.cpu.dtb.write_misses                       826                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18145                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3493073                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1063813                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           665517                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16831905                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177737                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  906241                       # ITB accesses
system.cpu.itb.fetch_acv                          402                       # ITB acv
system.cpu.itb.fetch_hits                      900897                       # ITB hits
system.cpu.itb.fetch_misses                      5344                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4218     69.36%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6081                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14424                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2680     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5131                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10894126000     92.15%     92.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9402500      0.08%     92.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                16815500      0.14%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               901762000      7.63%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11822106000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903358                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946989                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8017610000     67.82%     67.82% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3804496000     32.18%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23621485                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85455      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542819     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839932     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593024     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104843      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198403                       # Class of committed instruction
system.cpu.quiesceCycles                        13764                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6789580                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156081                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        313773                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22808457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22808457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22808457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22808457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116966.446154                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116966.446154                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116966.446154                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116966.446154                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13047482                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13047482                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13047482                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13047482                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66910.164103                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66910.164103                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66910.164103                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66910.164103                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22458960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22458960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116973.750000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116973.750000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12847985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12847985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66916.588542                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66916.588542                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.266581                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539413690000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.266581                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204161                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204161                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128613                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34852                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86947                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34263                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28995                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28995                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87537                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40970                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       261950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       261950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 471615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11162432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11162432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6696704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6697137                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17870833                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       4736                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157918                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002799                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052831                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157476     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     442      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157918                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           823778028                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376344000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          464149250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5597824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4477440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10075264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5597824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5597824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34852                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34852                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         473684369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378878175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             852562543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    473684369                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        473684369                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188745885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188745885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188745885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        473684369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378878175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1041308429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000146004500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7354                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7354                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              407937                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112081                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157426                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121579                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157426                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121579                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10418                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2202                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5758                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2015198250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  735040000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4771598250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13708.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32458.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104038                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80558                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157426                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121579                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81751                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.485572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.216381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.494257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34781     42.55%     42.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24032     29.40%     71.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10174     12.45%     84.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4559      5.58%     89.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2443      2.99%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1492      1.83%     94.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          928      1.14%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          586      0.72%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2756      3.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81751                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7354                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.989122                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.377524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.763215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1341     18.23%     18.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5541     75.35%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           276      3.75%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            93      1.26%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            43      0.58%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.29%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7354                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.229535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.214769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.724402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6599     89.73%     89.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      1.28%     91.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              456      6.20%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              144      1.96%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               56      0.76%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7354                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9408512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  666752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7638528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10075264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7781056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       796.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       646.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    852.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    658.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11817619500                       # Total gap between requests
system.mem_ctrls.avgGap                      42356.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4963520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4444992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7638528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 420009960.546639442444                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376132445.230426788330                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 646367465.813455104828                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87466                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69960                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121579                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2526267750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2245330500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290594833750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28882.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32094.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2390172.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            316016400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167940135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           561810900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          310736160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5170623900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        183758400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7643294775                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.770827                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    425458750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10997745750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267778560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142304910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487826220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312281280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5107470180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        236940480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7487010510                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.546150                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    564925750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10858278750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11810424500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1563467                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1563467                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1563467                       # number of overall hits
system.cpu.icache.overall_hits::total         1563467                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87538                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87538                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87538                       # number of overall misses
system.cpu.icache.overall_misses::total         87538                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5391248500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5391248500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5391248500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5391248500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1651005                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1651005                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1651005                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1651005                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.053021                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.053021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.053021                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.053021                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61587.521990                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61587.521990                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61587.521990                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61587.521990                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86947                       # number of writebacks
system.cpu.icache.writebacks::total             86947                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87538                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87538                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87538                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87538                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5303711500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5303711500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5303711500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5303711500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.053021                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.053021                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.053021                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.053021                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60587.533414                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60587.533414                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60587.533414                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60587.533414                       # average overall mshr miss latency
system.cpu.icache.replacements                  86947                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1563467                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1563467                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87538                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87538                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5391248500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5391248500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1651005                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1651005                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.053021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.053021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61587.521990                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61587.521990                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87538                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87538                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5303711500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5303711500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.053021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.053021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60587.533414                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60587.533414                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.792457                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1587022                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87025                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.236392                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.792457                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995688                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995688                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3389547                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3389547                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1319307                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1319307                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1319307                       # number of overall hits
system.cpu.dcache.overall_hits::total         1319307                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105764                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105764                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105764                       # number of overall misses
system.cpu.dcache.overall_misses::total        105764                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6775163000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6775163000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6775163000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6775163000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1425071                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1425071                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1425071                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1425071                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074217                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074217                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074217                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074217                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64059.254567                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64059.254567                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64059.254567                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64059.254567                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34676                       # number of writebacks
system.cpu.dcache.writebacks::total             34676                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36681                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36681                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36681                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36681                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69083                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69083                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69083                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69083                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4395534500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4395534500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4395534500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4395534500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048477                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048477                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048477                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048477                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63626.861891                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63626.861891                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63626.861891                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63626.861891                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68936                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       787979                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          787979                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49294                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49294                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3293392500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3293392500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       837273                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       837273                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058874                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058874                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66811.224490                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66811.224490                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9221                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9221                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40073                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40073                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2669929500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2669929500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047861                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047861                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66626.643875                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66626.643875                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531328                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531328                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3481770500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3481770500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587798                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587798                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61656.994865                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61656.994865                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29010                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29010                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1725605000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1725605000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049354                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049354                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59483.109273                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59483.109273                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10284                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10284                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64306500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64306500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080143                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080143                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71770.647321                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71770.647321                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63410500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63410500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080143                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080143                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70770.647321                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70770.647321                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11114                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11114                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11114                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11114                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541827469500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.306428                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1380979                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68936                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.032770                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.306428                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978815                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978815                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2964690                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2964690                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552318338500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 607544                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749892                       # Number of bytes of host memory used
host_op_rate                                   607539                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.18                       # Real time elapsed on the host
host_tick_rate                              676367427                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7400638                       # Number of instructions simulated
sim_ops                                       7400638                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008239                       # Number of seconds simulated
sim_ticks                                  8239072000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.173033                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  178204                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               394492                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1676                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             37743                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            520684                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              32994                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          148872                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           115878                       # Number of indirect misses.
system.cpu.branchPred.lookups                  647334                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   50625                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19346                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2460904                       # Number of instructions committed
system.cpu.committedOps                       2460904                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.649801                       # CPI: cycles per instruction
system.cpu.discardedOps                        119123                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   165722                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       825627                       # DTB hits
system.cpu.dtb.data_misses                       3092                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   108401                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       484152                       # DTB read hits
system.cpu.dtb.read_misses                       2627                       # DTB read misses
system.cpu.dtb.write_accesses                   57321                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      341475                       # DTB write hits
system.cpu.dtb.write_misses                       465                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4768                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1967804                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            570805                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           370535                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12369998                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.150380                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  337476                       # ITB accesses
system.cpu.itb.fetch_acv                          206                       # ITB acv
system.cpu.itb.fetch_hits                      334778                       # ITB hits
system.cpu.itb.fetch_misses                      2698                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.80%      4.80% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.03% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5089     80.05%     85.09% # number of callpals executed
system.cpu.kern.callpal::rdps                     156      2.45%     87.54% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.57% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.60% # number of callpals executed
system.cpu.kern.callpal::rti                      461      7.25%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.34%     96.19% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.44% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.54%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6357                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9940                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2311     41.29%     41.29% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.70%     41.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.14%     42.13% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3239     57.87%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5597                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2308     49.50%     49.50% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.84%     50.33% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.17%     50.50% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2308     49.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4663                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5884450500     71.42%     71.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                66944500      0.81%     72.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                10070000      0.12%     72.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2277364000     27.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8238829000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998702                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.712566                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.833125                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 419                      
system.cpu.kern.mode_good::user                   419                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               766                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 419                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.546997                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.707173                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6903409000     83.79%     83.79% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1335420000     16.21%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16364521                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43229      1.76%      1.76% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1522461     61.87%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3563      0.14%     63.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 485486     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339151     13.78%     97.39% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.50% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58848      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2460904                       # Class of committed instruction
system.cpu.quiesceCycles                       113623                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3994523                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          227                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       128912                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        257698                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2655590486                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2655590486                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2655590486                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2655590486                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117931.898304                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117931.898304                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117931.898304                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117931.898304                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            66                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1528444997                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1528444997                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1528444997                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1528444997                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67876.587486                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67876.587486                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67876.587486                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67876.587486                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6219475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6219475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115175.462963                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115175.462963                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3519475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3519475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65175.462963                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65175.462963                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2649371011                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2649371011                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117938.524350                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117938.524350                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1524925522                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1524925522                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67883.080573                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67883.080573                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              92038                       # Transaction distribution
system.membus.trans_dist::WriteReq                794                       # Transaction distribution
system.membus.trans_dist::WriteResp               794                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41856                       # Transaction distribution
system.membus.trans_dist::WritebackClean        72446                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14476                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15433                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15433                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          72457                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18436                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       217351                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       217351                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       101455                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       105339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 367726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9273216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9273216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2919                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3405184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3408103                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14119015                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               62                       # Total snoops (count)
system.membus.snoopTraffic                       3968                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            130744                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001721                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.041448                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  130519     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     225      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              130744                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3125500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           727930032                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             294975                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          185427000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          384988000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4636672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2164096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6800768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4636672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4636672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2678784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2678784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           72448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           33814                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              106262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41856                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41856                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         562766292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         262662591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             825428883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    562766292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        562766292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      325131762                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            325131762                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      325131762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        562766292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        262662591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1150560646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    112992.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     67336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000245050500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6951                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6950                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              287812                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             106588                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      106263                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     114203                       # Number of write requests accepted
system.mem_ctrls.readBursts                    106263                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   114203                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5257                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1211                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5157                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1527671000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  505030000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3421533500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15124.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33874.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       117                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    71880                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   78823                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                106263                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               114203                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    380                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        63307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    216.362803                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.575921                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.582423                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26218     41.41%     41.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18948     29.93%     71.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7818     12.35%     83.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3487      5.51%     89.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1915      3.02%     92.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1055      1.67%     93.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          646      1.02%     94.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          445      0.70%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2775      4.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        63307                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.532230                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.798053                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.329857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1461     21.02%     21.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            921     13.25%     34.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4185     60.22%     94.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           209      3.01%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            82      1.18%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            37      0.53%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            27      0.39%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             9      0.13%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             5      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             2      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.01%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.01%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            4      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6950                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.256941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.238943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.817181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6090     87.61%     87.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              300      4.32%     91.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              351      5.05%     96.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              143      2.06%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               34      0.49%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.16%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                9      0.13%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.07%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6951                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6464384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  336448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7231680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6800832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7308992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       784.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       877.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    825.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    887.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8239075000                       # Total gap between requests
system.mem_ctrls.avgGap                      37371.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4309504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2154880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7231680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 523056965.638848662376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 261544018.549661904573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 877729919.097684741020                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        72449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        33814                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       114203                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2268555750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1152977750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 206734184750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31312.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34097.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1810234.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            258318060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            137291715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           402289020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          312244740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     650903760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3516298080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        205467840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5482813215                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        665.464899                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    500516500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    275340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7470395750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            194172300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            103197435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           319614960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          278126820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     650903760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3466755960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        247187520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5259958755                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        638.416408                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    608489250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    275340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7362423000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23258                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23258                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3882                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2919                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441047                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               174500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3088000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117389486                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1158000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1653000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              108500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10430869000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       869656                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           869656                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       869656                       # number of overall hits
system.cpu.icache.overall_hits::total          869656                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        72456                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          72456                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        72456                       # number of overall misses
system.cpu.icache.overall_misses::total         72456                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4687292000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4687292000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4687292000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4687292000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       942112                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       942112                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       942112                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       942112                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076908                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.076908                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076908                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.076908                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64691.564536                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64691.564536                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64691.564536                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64691.564536                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        72446                       # number of writebacks
system.cpu.icache.writebacks::total             72446                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        72456                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        72456                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        72456                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        72456                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4614836000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4614836000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4614836000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4614836000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.076908                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.076908                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.076908                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.076908                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63691.564536                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63691.564536                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63691.564536                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63691.564536                       # average overall mshr miss latency
system.cpu.icache.replacements                  72446                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       869656                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          869656                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        72456                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         72456                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4687292000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4687292000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       942112                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       942112                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076908                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.076908                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64691.564536                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64691.564536                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        72456                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        72456                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4614836000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4614836000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.076908                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.076908                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63691.564536                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63691.564536                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985236                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              970955                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             72967                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.306769                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985236                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1956680                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1956680                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       749362                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           749362                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       749362                       # number of overall hits
system.cpu.dcache.overall_hits::total          749362                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51492                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51492                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51492                       # number of overall misses
system.cpu.dcache.overall_misses::total         51492                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3374772000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3374772000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3374772000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3374772000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       800854                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       800854                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       800854                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       800854                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.064296                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064296                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.064296                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064296                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65539.734328                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65539.734328                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65539.734328                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65539.734328                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19392                       # number of writebacks
system.cpu.dcache.writebacks::total             19392                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18240                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18240                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18240                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18240                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33252                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33252                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33252                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33252                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2184372000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2184372000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2184372000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2184372000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233761000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233761000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041521                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041521                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041521                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041521                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65691.447131                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65691.447131                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65691.447131                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65691.447131                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120433.281813                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120433.281813                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  33814                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       449142                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          449142                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21586                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21586                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1516669000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1516669000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       470728                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       470728                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045857                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045857                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70261.697396                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70261.697396                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3779                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3779                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17807                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17807                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1255400000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1255400000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233761000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233761000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037829                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037829                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70500.365025                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70500.365025                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203802.092415                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203802.092415                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300220                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300220                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29906                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29906                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1858103000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1858103000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090590                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090590                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62131.445195                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62131.445195                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14461                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14461                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15445                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15445                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    928972000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    928972000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046785                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046785                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60147.102622                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60147.102622                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8541                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8541                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          576                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          576                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     43053000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     43053000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.063179                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.063179                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74744.791667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74744.791667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          576                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          576                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     42477000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     42477000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.063179                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.063179                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73744.791667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73744.791667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8801                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8801                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8801                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8801                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10490869000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              830279                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34838                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.832568                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          858                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1671358                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1671358                       # Number of data accesses

---------- End Simulation Statistics   ----------
