srcscan starts
srcscan exits with return value 0
 VHDL std libs ===========
INFO: VHDL library search path for library "std" is now "D:/Skola/program/Vivado/2023.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: VHDL library search path for library "synopsys" is now "D:/Skola/program/Vivado/2023.2/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: VHDL library search path for library "ieee" is now "D:/Skola/program/Vivado/2023.2/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: VHDL library search path for library "unimacro" is now "D:/Skola/program/Vivado/2023.2/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: VHDL library search path for library "unisim" is now "D:/Skola/program/Vivado/2023.2/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: VHDL library search path for library "vl" is now "D:/Skola/program/Vivado/2023.2/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: VHDL library search path for library "xpm" is now "D:/Skola/program/Vivado/2023.2/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
-- Analyzing VHDL file "C:/Users/Elliot/AppData/Local/Temp/VivadoEditorAssist2051896956915068837.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'seconds_counter' (VHDL-1012)
INFO: analyzing architecture 'arch_seconds_counter' of entity 'seconds_counter' (VHDL-9006)
INFO: analyzing entity 'timer' (VHDL-1012)
INFO: analyzing architecture 'arch_timer' of entity 'timer' (VHDL-9006)
C:/Users/Elliot/AppData/Local/Temp/VivadoEditorAssist2051896956915068837.tmp(70): WARNING: Positional port connection in entity/module instantiation <seconds_counter> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/Elliot/AppData/Local/Temp/VivadoEditorAssist2051896956915068837.tmp(70): WARNING: Positional port connection in entity/module instantiation <seconds_counter> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/Elliot/AppData/Local/Temp/VivadoEditorAssist2051896956915068837.tmp(70): WARNING: Positional port connection in entity/module instantiation <seconds_counter> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/Elliot/AppData/Local/Temp/VivadoEditorAssist2051896956915068837.tmp(70): WARNING: Positional port connection in entity/module instantiation <seconds_counter> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/Elliot/AppData/Local/Temp/VivadoEditorAssist2051896956915068837.tmp(71): WARNING: Positional port connection in entity/module instantiation <seconds_counter> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/Elliot/AppData/Local/Temp/VivadoEditorAssist2051896956915068837.tmp(71): WARNING: Positional port connection in entity/module instantiation <seconds_counter> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/Elliot/AppData/Local/Temp/VivadoEditorAssist2051896956915068837.tmp(71): WARNING: Positional port connection in entity/module instantiation <seconds_counter> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/Elliot/AppData/Local/Temp/VivadoEditorAssist2051896956915068837.tmp(71): WARNING: Positional port connection in entity/module instantiation <seconds_counter> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/Elliot/AppData/Local/Temp/VivadoEditorAssist2051896956915068837.tmp(72): WARNING: Positional port connection in entity/module instantiation <seconds_counter> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/Elliot/AppData/Local/Temp/VivadoEditorAssist2051896956915068837.tmp(72): WARNING: Positional port connection in entity/module instantiation <seconds_counter> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/Elliot/AppData/Local/Temp/VivadoEditorAssist2051896956915068837.tmp(72): WARNING: Positional port connection in entity/module instantiation <seconds_counter> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/Elliot/AppData/Local/Temp/VivadoEditorAssist2051896956915068837.tmp(72): WARNING: Positional port connection in entity/module instantiation <seconds_counter> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/Elliot/AppData/Local/Temp/VivadoEditorAssist2051896956915068837.tmp(73): WARNING: Positional port connection in entity/module instantiation <seconds_counter> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/Elliot/AppData/Local/Temp/VivadoEditorAssist2051896956915068837.tmp(73): WARNING: Positional port connection in entity/module instantiation <seconds_counter> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/Elliot/AppData/Local/Temp/VivadoEditorAssist2051896956915068837.tmp(73): WARNING: Positional port connection in entity/module instantiation <seconds_counter> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/Elliot/AppData/Local/Temp/VivadoEditorAssist2051896956915068837.tmp(73): WARNING: Positional port connection in entity/module instantiation <seconds_counter> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'wrapper_timer_7seg' (VHDL-1012)
INFO: analyzing architecture 'arch_wrapper_timer_7seg' of entity 'wrapper_timer_7seg' (VHDL-9006)
-- Analyzing VHDL file "D:/Skola/3/DVA494/Lab4/SevenSegment/bcd_to_7seg_decoder.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'bcd_to_7seg_decoder' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'bcd_to_7seg_decoder' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Elliot/AppData/Local/Temp/VivadoEditorAssist1269462482916299036.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'seg7_ctler' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'seg7_ctler' (VHDL-9006)
-- Analyzing VHDL file "D:/Skola/3/DVA494/Lab4/SevenSegment/clock_divider.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'clock_divider' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'clock_divider' (VHDL-9006)
-- Analyzing VHDL file "D:/Skola/3/DVA494/Lab4/SevenSegment/dff_slow.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'dff_slow' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'dff_slow' (VHDL-9006)
-- Analyzing VHDL file "D:/Skola/3/DVA494/Lab4/SevenSegment/key_debouncer.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'key_debouncer' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'key_debouncer' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Elliot/AppData/Local/Temp/VivadoEditorAssist13269652691168112083.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'wrapper_7seg' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'wrapper_7seg' (VHDL-9006)
srcscan exits with return value 0
