Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Tue Nov 17 10:22:17 2020
| Host             : LAPTOP-L9GKEMTI running 64-bit major release  (build 9200)
| Command          : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
| Design           : main
| Device           : xc7s15ftgb196-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.508        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.488        |
| Device Static (W)        | 0.020        |
| Effective TJA (C/W)      | 3.4          |
| Max Ambient (C)          | 83.3         |
| Junction Temperature (C) | 26.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.013 |       19 |       --- |             --- |
| Slice Logic             |     0.006 |     2415 |       --- |             --- |
|   LUT as Logic          |     0.006 |      939 |      8000 |           11.74 |
|   CARRY4                |    <0.001 |       90 |      2000 |            4.50 |
|   Register              |    <0.001 |     1023 |     16000 |            6.39 |
|   LUT as Shift Register |    <0.001 |       21 |      2400 |            0.88 |
|   F7/F8 Muxes           |    <0.001 |       19 |      8000 |            0.24 |
|   Others                |     0.000 |       89 |       --- |             --- |
| Signals                 |     0.007 |     1920 |       --- |             --- |
| Block RAM               |     0.004 |        2 |        10 |           20.00 |
| MMCM                    |     0.187 |        2 |         2 |          100.00 |
| PLL                     |     0.108 |        1 |         2 |           50.00 |
| I/O                     |     0.163 |       24 |       100 |           24.00 |
| Static Power            |     0.020 |          |           |                 |
| Total                   |     0.508 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.050 |       0.046 |      0.004 |
| Vccaux    |       1.800 |     0.175 |       0.168 |      0.007 |
| Vcco33    |       3.300 |     0.043 |       0.042 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 15.4                     |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+----------------------------------------------------------+-----------------+
| Clock                | Domain                                                   | Constraint (ns) |
+----------------------+----------------------------------------------------------+-----------------+
| CLKFBIN              | Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/CLKFBIN   |            10.0 |
| PixelClkIO           | Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk  |            10.0 |
| SerialClkIO          | Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/SerialClk |             2.0 |
| clk_out1_clk_wiz_0   | clk_10/inst/clk_out1_clk_wiz_0                           |            10.0 |
| clk_out1_clk_wiz_0_1 | clk_10/inst/clk_out1_clk_wiz_0                           |            10.0 |
| clk_out1_clk_wiz_1   | MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1   |            10.0 |
| clk_out2_clk_wiz_0   | clk_10/inst/clk_out2_clk_wiz_0                           |             5.0 |
| clk_out2_clk_wiz_0_1 | clk_10/inst/clk_out2_clk_wiz_0                           |             5.0 |
| clkfbout_clk_wiz_0   | clk_10/inst/clkfbout_clk_wiz_0                           |            10.0 |
| clkfbout_clk_wiz_0_1 | clk_10/inst/clkfbout_clk_wiz_0                           |            10.0 |
| clkfbout_clk_wiz_1   | MIPI_Trans_Driver/camera_clock/inst/clkfbout_clk_wiz_1   |            10.0 |
| dphy_hs_clock_p      | i_clk_rx_data_p                                          |             4.8 |
| i_clk                | i_clk                                                    |            10.0 |
| pclk                 | MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/CLK     |            19.0 |
| pclk                 | MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk    |            19.0 |
| sys_clk_pin          | i_clk                                                    |            10.0 |
+----------------------+----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| main                                 |     0.488 |
|   MIPI_Camera_Driver                 |     0.001 |
|   MIPI_Trans_Driver                  |     0.114 |
|     Data_Read                        |     0.022 |
|       U0                             |     0.022 |
|     Driver_Bayer_To_RGB0             |     0.008 |
|       RAM_Line_Buff0                 |     0.001 |
|       RAM_Line_Buff1                 |     0.001 |
|     Driver_Csi_To_Dvp0               |     0.002 |
|       RAM_AXIS                       |     0.001 |
|     camera_clock                     |     0.081 |
|       inst                           |     0.081 |
|   Mini_HDMI_Driver                   |     0.258 |
|     U0                               |     0.258 |
|       ClockGenInternal.ClockGenX     |     0.108 |
|       ClockSerializer                |     0.034 |
|       DataEncoders[0].DataEncoder    |     0.002 |
|       DataEncoders[0].DataSerializer |     0.037 |
|       DataEncoders[1].DataEncoder    |     0.002 |
|       DataEncoders[1].DataSerializer |     0.037 |
|       DataEncoders[2].DataEncoder    |     0.002 |
|       DataEncoders[2].DataSerializer |     0.037 |
|   clk_10                             |     0.107 |
|     inst                             |     0.107 |
|   pre_recognize1                     |     0.003 |
|     Rgb_led1                         |     0.002 |
|       Driver_SK6805_0                |     0.001 |
+--------------------------------------+-----------+


