/*
 * Copyright (C) 2017 Broadcom
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/*
 * Broadcom SBA RAID Driver
 *
 * The Broadcom stream buffer accelerator (SBA) provides offloading
 * capabilities for RAID operations. The SBA offload engine is accessible
 * via Broadcom SoC specific ring manager. Two or more offload engines
 * can share same Broadcom SoC specific ring manager due to this Broadcom
 * SoC specific ring manager driver is implemented as a mailbox controller
 * driver and offload engine drivers are implemented as mallbox clients.
 *
 * Typically, Broadcom SoC specific ring manager will implement larger
 * number of hardware rings over one or more SBA hardware devices. By
 * design, the internal buffer size of SBA hardware device is limited
 * but all offload operations supported by SBA can be broken down into
 * multiple small size requests and executed parallely on multiple SBA
 * hardware devices for achieving high through-put.
 *
 * The Broadcom SBA RAID driver does not require any register programming
 * except submitting request to SBA hardware device via mailbox channels.
 * This driver implements a DMA device with one DMA channel using a set
 * of mailbox channels provided by Broadcom SoC specific ring manager
 * driver. To exploit parallelism (as described above), all DMA request
 * coming to SBA RAID DMA channel are broken down to smaller requests
 * and submitted to multiple mailbox channels in round-robin fashion.
 * For having more SBA DMA channels, we can create more SBA device nodes
 * in Broadcom SoC specific DTS based on number of hardware rings supported
 * by Broadcom SoC ring manager.
 */

#include <linux/dma-mapping.h>
#include <linux/dmaengine.h>
#include <linux/list.h>
#include <linux/mailbox_client.h>
#include <linux/mailbox/brcm-message.h>
#include <linux/module.h>
#include <linux/of_device.h>
#include <linux/slab.h>
#include <linux/raid/pq.h>

#include "dmaengine.h"

/* SBA command helper macros */
#define SBA_DEC(_d, _s, _m)		(((_d) >> (_s)) & (_m))
#define SBA_ENC(_d, _v, _s, _m)					\
		do {						\
			(_d) &= ~((u64)(_m) << (_s));		\
			(_d) |= (((u64)(_v) & (_m)) << (_s));	\
		} while (0)

/* SBA command related defines */
#define SBA_TYPE_SHIFT					48
#define SBA_TYPE_MASK					0x3
#define SBA_TYPE_A					0x0
#define SBA_TYPE_B					0x2
#define SBA_TYPE_C					0x3
#define SBA_USER_DEF_SHIFT				32
#define SBA_USER_DEF_MASK				0xffff
#define SBA_R_MDATA_SHIFT				24
#define SBA_R_MDATA_MASK				0xff
#define SBA_C_MDATA_MS_SHIFT				18
#define SBA_C_MDATA_MS_MASK				0x3
#define SBA_INT_SHIFT					17
#define SBA_INT_MASK					0x1
#define SBA_RESP_SHIFT					16
#define SBA_RESP_MASK					0x1
#define SBA_C_MDATA_SHIFT				8
#define SBA_C_MDATA_MASK				0xff
#define SBA_CMD_SHIFT					0
#define SBA_CMD_MASK					0xf
#define SBA_CMD_ZERO_ALL_BUFFERS			0x8
#define SBA_CMD_LOAD_BUFFER				0x9
#define SBA_CMD_XOR					0xa
#define SBA_CMD_GALOIS_XOR				0xb
#define SBA_CMD_ZERO_BUFFER				0x4
#define SBA_CMD_WRITE_BUFFER				0xc

/* SBA C_MDATA helper macros */
#define SBA_C_MDATA_LOAD_VAL(__bnum0)		((__bnum0) & 0x3)
#define SBA_C_MDATA_WRITE_VAL(__bnum0)		((__bnum0) & 0x3)
#define SBA_C_MDATA_XOR_VAL(__bnum1, __bnum0)			\
			({	u32 __v = ((__bnum0) & 0x3);	\
				__v |= ((__bnum1) & 0x3) << 2;	\
				__v;				\
			})
#define SBA_C_MDATA_PQ_VAL(__dnum, __bnum1, __bnum0)		\
			({	u32 __v = ((__bnum0) & 0x3);	\
				__v |= ((__bnum1) & 0x3) << 2;	\
				__v |= ((__dnum) & 0x1f) << 5;	\
				__v;				\
			})
#define SBA_C_MDATA_LS(__c_mdata_val)	((__c_mdata_val) & 0xff)
#define SBA_C_MDATA_MS(__c_mdata_val)	(((__c_mdata_val) >> 8) & 0x3)

/* Driver helper macros */
#define to_sba_request(tx)		\
	container_of(tx, struct sba_request, tx)
#define to_sba_device(dchan)		\
	container_of(dchan, struct sba_device, dma_chan)

enum sba_request_state {
	SBA_REQUEST_STATE_FREE = 1,
	SBA_REQUEST_STATE_ALLOCED = 2,
	SBA_REQUEST_STATE_PENDING = 3,
	SBA_REQUEST_STATE_ACTIVE = 4,
	SBA_REQUEST_STATE_COMPLETED = 5,
	SBA_REQUEST_STATE_ABORTED = 6,
};

struct sba_request {
	struct list_head node;
	struct sba_device *sba;
	enum sba_request_state state;
	bool fence;
	void *resp;
	dma_addr_t resp_dma;
	struct brcm_sba_command *cmds;
	struct brcm_message *msgs;
	struct brcm_message bmsg;
	atomic_t msgs_pending_count;
	struct dma_async_tx_descriptor tx;
};

enum sba_version {
	SBA_VER_1 = 0,
	SBA_VER_2
};

struct sba_device {
	/* Underlying device */
	struct device *dev;
	/* DT configuration parameters */
	enum sba_version ver;
	u32 max_req;
	u32 req_size;
	/* Derived configuration parameters */
	u32 hw_buf_size;
	u32 hw_resp_size;
	u32 max_pq_coefs;
	u32 max_pq_srcs;
	u32 max_msg_per_req;
	u32 max_cmd_per_msg;
	u32 max_cmd_per_req;
	u32 max_xor_srcs;
	u32 max_resp_pool_size;
	u32 max_cmds_pool_size;
	/* Maibox client and Mailbox channels */
	struct mbox_client client;
	int mchans_count;
	atomic_t mchans_current;
	struct mbox_chan **mchans;
	struct device *mbox_dev;
	/* DMA device and DMA channel */
	struct dma_device dma_dev;
	struct dma_chan dma_chan;
	/* DMA channel resources */
	void *resp_base;
	dma_addr_t resp_dma_base;
	void *cmds_base;
	dma_addr_t cmds_dma_base;
	spinlock_t reqs_lock;
	struct sba_request *reqs;
	bool reqs_fence;
	struct list_head reqs_alloc_list;
	struct list_head reqs_pending_list;
	struct list_head reqs_active_list;
	struct list_head reqs_completed_list;
	struct list_head reqs_aborted_list;
	struct list_head reqs_free_list;
	int reqs_free_count;
};

/* ====== Channel resource management routines ===== */

static struct sba_request *sba_alloc_request(struct sba_device *sba)
{
	unsigned long flags;
	struct sba_request *req = NULL;

	spin_lock_irqsave(&sba->reqs_lock, flags);

	if (!list_empty(&sba->reqs_free_list)) {
		req = list_first_entry(&sba->reqs_free_list,
				       struct sba_request,
				       node);

		req->state = SBA_REQUEST_STATE_ALLOCED;
		req->fence = false;
		atomic_set(&req->msgs_pending_count, 0);
		list_move_tail(&req->node, &sba->reqs_alloc_list);
		sba->reqs_free_count--;

		dma_async_tx_descriptor_init(&req->tx, &sba->dma_chan);
	}

	spin_unlock_irqrestore(&sba->reqs_lock, flags);

	return req;
}

/* Note: Must be called with sba->reqs_lock held */
static void _sba_pending_request(struct sba_device *sba,
				 struct sba_request *req)
{
	req->state = SBA_REQUEST_STATE_PENDING;
	list_move_tail(&req->node, &sba->reqs_pending_list);
	if (list_empty(&sba->reqs_active_list))
		sba->reqs_fence = false;
}

/* Note: Must be called with sba->reqs_lock held */
static bool _sba_active_request(struct sba_device *sba,
				struct sba_request *req)
{
	if (list_empty(&sba->reqs_active_list))
		sba->reqs_fence = false;
	if (sba->reqs_fence)
		return false;
	req->state = SBA_REQUEST_STATE_ACTIVE;
	list_move_tail(&req->node, &sba->reqs_active_list);
	if (req->fence)
		sba->reqs_fence = true;
	return true;
}

/* Note: Must be called with sba->reqs_lock held */
static void _sba_abort_request(struct sba_device *sba,
			       struct sba_request *req)
{
	req->state = SBA_REQUEST_STATE_ABORTED;
	list_move_tail(&req->node, &sba->reqs_aborted_list);
	if (list_empty(&sba->reqs_active_list))
		sba->reqs_fence = false;
}

/* Note: Must be called with sba->reqs_lock held */
static void _sba_free_request(struct sba_device *sba,
			      struct sba_request *req)
{
	req->state = SBA_REQUEST_STATE_FREE;
	list_move_tail(&req->node, &sba->reqs_free_list);
	if (list_empty(&sba->reqs_active_list))
		sba->reqs_fence = false;
	sba->reqs_free_count++;
}

static void sba_complete_request(struct sba_request *req)
{
	unsigned long flags;
	struct sba_device *sba = req->sba;

	spin_lock_irqsave(&sba->reqs_lock, flags);
	req->state = SBA_REQUEST_STATE_COMPLETED;
	list_move_tail(&req->node, &sba->reqs_completed_list);
	if (list_empty(&sba->reqs_active_list))
		sba->reqs_fence = false;
	spin_unlock_irqrestore(&sba->reqs_lock, flags);
}

static void sba_free_request(struct sba_request *req)
{
	unsigned long flags;
	struct sba_device *sba = req->sba;

	spin_lock_irqsave(&sba->reqs_lock, flags);
	_sba_free_request(sba, req);
	spin_unlock_irqrestore(&sba->reqs_lock, flags);
}

static int sba_free_request_count(struct sba_device *sba)
{
	int ret;
	unsigned long flags;

	spin_lock_irqsave(&sba->reqs_lock, flags);
	ret = sba->reqs_free_count;
	spin_unlock_irqrestore(&sba->reqs_lock, flags);

	return ret;
}

static void sba_cleanup_inflight_requests(struct sba_device *sba)
{
	unsigned long flags;
	struct sba_request *req, *req1;

	spin_lock_irqsave(&sba->reqs_lock, flags);

	/* Freeup all alloced request */
	list_for_each_entry_safe(req, req1, &sba->reqs_alloc_list, node) {
		_sba_free_request(sba, req);
	}

	/* Freeup all pending request */
	list_for_each_entry_safe(req, req1, &sba->reqs_pending_list, node) {
		if (req->bmsg.batch.msgs_queued < req->bmsg.batch.msgs_count)
			/* Set partially-queued request as aborted */
			_sba_abort_request(sba, req);
		else
			/* Freeup rest of the pending request */
			_sba_free_request(sba, req);
	}

	/* Freeup all completed request */
	list_for_each_entry_safe(req, req1, &sba->reqs_completed_list, node) {
		_sba_free_request(sba, req);
	}

	/* Set all active requests as aborted */
	list_for_each_entry_safe(req, req1, &sba->reqs_active_list, node) {
		_sba_abort_request(sba, req);
	}

	/*
	 * Note: We expect that aborted request will be eventually
	 * freed by sba_receive_message()
	 */

	spin_unlock_irqrestore(&sba->reqs_lock, flags);
}

/* ====== DMAENGINE callbacks ===== */

static int sba_alloc_chan_resources(struct dma_chan *dchan)
{
	/*
	 * We only have one channel so we have pre-alloced
	 * channel resources. Over here we just return number
	 * of free request.
	 */
	return sba_free_request_count(to_sba_device(dchan));
}

static void sba_free_chan_resources(struct dma_chan *dchan)
{
	/*
	 * Channel resources are pre-alloced so we just free-up
	 * whatever we can so that we can re-use pre-alloced
	 * channel resources next time.
	 */
	sba_cleanup_inflight_requests(to_sba_device(dchan));
}

static int sba_send_mbox_request(struct sba_device *sba,
				 struct sba_request *req)
{
	int mchans_idx, ret = 0;

	/* Select mailbox channel in round-robin fashion */
	mchans_idx = atomic_inc_return(&sba->mchans_current);
	mchans_idx = mchans_idx % sba->mchans_count;

	/* Send batch message for the request */
	req->bmsg.batch.msgs_queued = 0;
	ret = mbox_send_message(sba->mchans[mchans_idx], &req->bmsg);
	if (ret < 0) {
		dev_info(sba->dev, "channel %d message %d (total %d)",
			 mchans_idx, req->bmsg.batch.msgs_queued,
			 req->bmsg.batch.msgs_count);
		dev_err(sba->dev, "send message failed with error %d", ret);
		return ret;
	}
	ret = req->bmsg.error;
	if (ret < 0) {
		dev_info(sba->dev,
			 "mbox channel %d message %d (total %d)",
			 mchans_idx, req->bmsg.batch.msgs_queued,
			 req->bmsg.batch.msgs_count);
		dev_err(sba->dev, "message error %d", ret);
		return ret;
	}

	return 0;
}

static void sba_issue_pending(struct dma_chan *dchan)
{
	int ret;
	unsigned long flags;
	struct sba_request *req, *req1;
	struct sba_device *sba = to_sba_device(dchan);

	spin_lock_irqsave(&sba->reqs_lock, flags);

	/* Process all pending request */
	list_for_each_entry_safe(req, req1, &sba->reqs_pending_list, node) {
		/* Try to make request active */
		if (!_sba_active_request(sba, req))
			break;

		/* Send request to mailbox channel */
		spin_unlock_irqrestore(&sba->reqs_lock, flags);
		ret = sba_send_mbox_request(sba, req);
		spin_lock_irqsave(&sba->reqs_lock, flags);

		/* If something went wrong then keep request pending */
		if (ret < 0) {
			_sba_pending_request(sba, req);
			break;
		}
	}

	spin_unlock_irqrestore(&sba->reqs_lock, flags);
}

static dma_cookie_t sba_tx_submit(struct dma_async_tx_descriptor *tx)
{
	unsigned long flags;
	dma_cookie_t cookie;
	struct sba_request *req;
	struct sba_device *sba;

	if (unlikely(!tx))
		return -EINVAL;

	sba = to_sba_device(tx->chan);
	req = to_sba_request(tx);

	/* Assign cookie and mark request pending */
	spin_lock_irqsave(&sba->reqs_lock, flags);
	cookie = dma_cookie_assign(tx);
	_sba_pending_request(sba, req);
	spin_unlock_irqrestore(&sba->reqs_lock, flags);

	/* Try to submit pending request */
	sba_issue_pending(&sba->dma_chan);

	return cookie;
}

static enum dma_status sba_tx_status(struct dma_chan *dchan,
				     dma_cookie_t cookie,
				     struct dma_tx_state *txstate)
{
	int mchan_idx;
	enum dma_status ret;
	struct sba_device *sba = to_sba_device(dchan);

	ret = dma_cookie_status(dchan, cookie, txstate);
	if (ret == DMA_COMPLETE)
		return ret;

	for (mchan_idx = 0; mchan_idx < sba->mchans_count; mchan_idx++)
		mbox_client_peek_data(sba->mchans[mchan_idx]);

	return dma_cookie_status(dchan, cookie, txstate);
}

static unsigned int sba_fillup_memcpy_msg(struct sba_request *req,
					  struct brcm_sba_command *cmds,
					  struct brcm_message *msg,
					  dma_addr_t msg_offset, size_t msg_len,
					  dma_addr_t dst, dma_addr_t src)
{
	u64 cmd;
	u32 c_mdata;
	struct brcm_sba_command *cmdsp = cmds;

	/* Type-B command to load data into buf0 */
	cmd = 0;
	SBA_ENC(cmd, SBA_TYPE_B, SBA_TYPE_SHIFT, SBA_TYPE_MASK);
	SBA_ENC(cmd, msg_len,
		SBA_USER_DEF_SHIFT, SBA_USER_DEF_MASK);
	c_mdata = SBA_C_MDATA_LOAD_VAL(0);
	SBA_ENC(cmd, SBA_C_MDATA_LS(c_mdata),
		SBA_C_MDATA_SHIFT, SBA_C_MDATA_MASK);
	SBA_ENC(cmd, SBA_CMD_LOAD_BUFFER,
		SBA_CMD_SHIFT, SBA_CMD_MASK);
	cmdsp->cmd = cmd;
	*cmdsp->cmd_dma = cpu_to_le64(cmd);
	cmdsp->flags = BRCM_SBA_CMD_TYPE_B;
	cmdsp->data = src + msg_offset;
	cmdsp->data_len = msg_len;
	cmdsp++;

	/* Type-A command to write buf0 */
	cmd = 0;
	SBA_ENC(cmd, SBA_TYPE_A, SBA_TYPE_SHIFT, SBA_TYPE_MASK);
	SBA_ENC(cmd, msg_len,
		SBA_USER_DEF_SHIFT, SBA_USER_DEF_MASK);
	SBA_ENC(cmd, 0x1, SBA_RESP_SHIFT, SBA_RESP_MASK);
	c_mdata = SBA_C_MDATA_WRITE_VAL(0);
	SBA_ENC(cmd, SBA_C_MDATA_LS(c_mdata),
		SBA_C_MDATA_SHIFT, SBA_C_MDATA_MASK);
	SBA_ENC(cmd, SBA_CMD_WRITE_BUFFER,
		SBA_CMD_SHIFT, SBA_CMD_MASK);
	cmdsp->cmd = cmd;
	*cmdsp->cmd_dma = cpu_to_le64(cmd);
	cmdsp->flags = BRCM_SBA_CMD_TYPE_A;
	if (req->sba->hw_resp_size) {
		cmdsp->flags |= BRCM_SBA_CMD_HAS_RESP;
		cmdsp->resp = req->resp_dma;
		cmdsp->resp_len = req->sba->hw_resp_size;
	}
	cmdsp->flags |= BRCM_SBA_CMD_HAS_OUTPUT;
	cmdsp->data = dst + msg_offset;
	cmdsp->data_len = msg_len;
	cmdsp++;

	/* Fillup brcm_message */
	msg->type = BRCM_MESSAGE_SBA;
	msg->sba.cmds = cmds;
	msg->sba.cmds_count = cmdsp - cmds;
	msg->ctx = req;
	msg->error = 0;

	return cmdsp - cmds;
}

static struct dma_async_tx_descriptor *
sba_prep_dma_memcpy(struct dma_chan *dchan, dma_addr_t dst, dma_addr_t src,
		    size_t len, unsigned long flags)
{
	size_t msg_len;
	dma_addr_t msg_offset = 0;
	unsigned int msgs_count = 0, cmds_count, cmds_idx = 0;
	struct sba_device *sba = to_sba_device(dchan);
	struct sba_request *req = NULL;

	/* Sanity checks */
	if (unlikely(len > sba->req_size))
		return NULL;

	/* Alloc new request */
	req = sba_alloc_request(sba);
	if (!req)
		return NULL;
	req->fence = (flags & DMA_PREP_FENCE) ? true : false;

	/* Fillup request messages */
	while (len) {
		msg_len = (len < sba->hw_buf_size) ? len : sba->hw_buf_size;
		cmds_count = sba_fillup_memcpy_msg(req,
					&req->cmds[cmds_idx],
					&req->msgs[msgs_count],
					msg_offset, msg_len, dst, src);
		msgs_count++;
		cmds_idx += cmds_count;
		msg_offset += msg_len;
		len -= msg_len;
	}
	req->bmsg.type = BRCM_MESSAGE_BATCH;
	req->bmsg.batch.msgs = &req->msgs[0];
	req->bmsg.batch.msgs_queued = 0;
	req->bmsg.batch.msgs_count = msgs_count;
	req->bmsg.ctx = req;
	req->bmsg.error = 0;
	atomic_set(&req->msgs_pending_count, msgs_count);

	/* Init async_tx descriptor */
	req->tx.flags = flags;
	req->tx.cookie = -EBUSY;

	return &req->tx;
}

static unsigned int sba_fillup_xor_msg(struct sba_request *req,
				struct brcm_sba_command *cmds,
				struct brcm_message *msg,
				dma_addr_t msg_offset, size_t msg_len,
				dma_addr_t dst, dma_addr_t *src, u32 src_cnt)
{
	u64 cmd;
	u32 c_mdata;
	unsigned int i;
	struct brcm_sba_command *cmdsp = cmds;

	/* Type-B command to load data into buf0 */
	cmd = 0;
	SBA_ENC(cmd, SBA_TYPE_B, SBA_TYPE_SHIFT, SBA_TYPE_MASK);
	SBA_ENC(cmd, msg_len,
		SBA_USER_DEF_SHIFT, SBA_USER_DEF_MASK);
	c_mdata = SBA_C_MDATA_LOAD_VAL(0);
	SBA_ENC(cmd, SBA_C_MDATA_LS(c_mdata),
		SBA_C_MDATA_SHIFT, SBA_C_MDATA_MASK);
	SBA_ENC(cmd, SBA_CMD_LOAD_BUFFER,
		SBA_CMD_SHIFT, SBA_CMD_MASK);
	cmdsp->cmd = cmd;
	*cmdsp->cmd_dma = cpu_to_le64(cmd);
	cmdsp->flags = BRCM_SBA_CMD_TYPE_B;
	cmdsp->data = src[0] + msg_offset;
	cmdsp->data_len = msg_len;
	cmdsp++;

	/* Type-B commands to xor data with buf0 and put it back in buf0 */
	for (i = 1; i < src_cnt; i++) {
		cmd = 0;
		SBA_ENC(cmd, SBA_TYPE_B, SBA_TYPE_SHIFT, SBA_TYPE_MASK);
		SBA_ENC(cmd, msg_len,
			SBA_USER_DEF_SHIFT, SBA_USER_DEF_MASK);
		c_mdata = SBA_C_MDATA_XOR_VAL(0, 0);
		SBA_ENC(cmd, SBA_C_MDATA_LS(c_mdata),
			SBA_C_MDATA_SHIFT, SBA_C_MDATA_MASK);
		SBA_ENC(cmd, SBA_CMD_XOR, SBA_CMD_SHIFT, SBA_CMD_MASK);
		cmdsp->cmd = cmd;
		*cmdsp->cmd_dma = cpu_to_le64(cmd);
		cmdsp->flags = BRCM_SBA_CMD_TYPE_B;
		cmdsp->data = src[i] + msg_offset;
		cmdsp->data_len = msg_len;
		cmdsp++;
	}

	/* Type-A command to write buf0 */
	cmd = 0;
	SBA_ENC(cmd, SBA_TYPE_A, SBA_TYPE_SHIFT, SBA_TYPE_MASK);
	SBA_ENC(cmd, msg_len,
		SBA_USER_DEF_SHIFT, SBA_USER_DEF_MASK);
	SBA_ENC(cmd, 0x1, SBA_RESP_SHIFT, SBA_RESP_MASK);
	c_mdata = SBA_C_MDATA_WRITE_VAL(0);
	SBA_ENC(cmd, SBA_C_MDATA_LS(c_mdata),
		SBA_C_MDATA_SHIFT, SBA_C_MDATA_MASK);
	SBA_ENC(cmd, SBA_CMD_WRITE_BUFFER,
		SBA_CMD_SHIFT, SBA_CMD_MASK);
	cmdsp->cmd = cmd;
	*cmdsp->cmd_dma = cpu_to_le64(cmd);
	cmdsp->flags = BRCM_SBA_CMD_TYPE_A;
	if (req->sba->hw_resp_size) {
		cmdsp->flags |= BRCM_SBA_CMD_HAS_RESP;
		cmdsp->resp = req->resp_dma;
		cmdsp->resp_len = req->sba->hw_resp_size;
	}
	cmdsp->flags |= BRCM_SBA_CMD_HAS_OUTPUT;
	cmdsp->data = dst + msg_offset;
	cmdsp->data_len = msg_len;
	cmdsp++;

	/* Fillup brcm_message */
	msg->type = BRCM_MESSAGE_SBA;
	msg->sba.cmds = cmds;
	msg->sba.cmds_count = cmdsp - cmds;
	msg->ctx = req;
	msg->error = 0;

	return cmdsp - cmds;
}

static struct dma_async_tx_descriptor *
sba_prep_dma_xor(struct dma_chan *dchan, dma_addr_t dst, dma_addr_t *src,
		 u32 src_cnt, size_t len, unsigned long flags)
{
	size_t msg_len;
	dma_addr_t msg_offset = 0;
	unsigned int msgs_count = 0, cmds_count, cmds_idx = 0;
	struct sba_device *sba = to_sba_device(dchan);
	struct sba_request *req = NULL;

	/* Sanity checks */
	if (unlikely(len > sba->req_size))
		return NULL;
	if (unlikely(src_cnt > sba->max_xor_srcs))
		return NULL;

	/* Alloc new request */
	req = sba_alloc_request(sba);
	if (!req)
		return NULL;
	req->fence = (flags & DMA_PREP_FENCE) ? true : false;

	/* Fillup request messages */
	while (len) {
		msg_len = (len < sba->hw_buf_size) ? len : sba->hw_buf_size;
		cmds_count = sba_fillup_xor_msg(req,
				     &req->cmds[cmds_idx],
				     &req->msgs[msgs_count],
				     msg_offset, msg_len,
				     dst, src, src_cnt);
		msgs_count++;
		cmds_idx += cmds_count;
		msg_offset += msg_len;
		len -= msg_len;
	}
	req->bmsg.type = BRCM_MESSAGE_BATCH;
	req->bmsg.batch.msgs = &req->msgs[0];
	req->bmsg.batch.msgs_queued = 0;
	req->bmsg.batch.msgs_count = msgs_count;
	req->bmsg.ctx = req;
	req->bmsg.error = 0;
	atomic_set(&req->msgs_pending_count, msgs_count);

	/* Init async_tx descriptor */
	req->tx.flags = flags;
	req->tx.cookie = -EBUSY;

	return &req->tx;
}

static unsigned int sba_fillup_pq_msg(struct sba_request *req,
				bool pq_continue,
				struct brcm_sba_command *cmds,
				struct brcm_message *msg,
				dma_addr_t msg_offset, size_t msg_len,
				dma_addr_t *dst_p, dma_addr_t *dst_q,
				const u8 *scf, dma_addr_t *src, u32 src_cnt)
{
	u64 cmd;
	u32 c_mdata;
	unsigned int i;
	struct brcm_sba_command *cmdsp = cmds;

	if (pq_continue) {
		/* Type-B command to load old P into buf0 */
		if (dst_p) {
			cmd = 0;
			SBA_ENC(cmd, SBA_TYPE_B,
				SBA_TYPE_SHIFT, SBA_TYPE_MASK);
			SBA_ENC(cmd, msg_len,
				SBA_USER_DEF_SHIFT, SBA_USER_DEF_MASK);
			c_mdata = SBA_C_MDATA_LOAD_VAL(0);
			SBA_ENC(cmd, SBA_C_MDATA_LS(c_mdata),
				SBA_C_MDATA_SHIFT, SBA_C_MDATA_MASK);
			SBA_ENC(cmd, SBA_CMD_LOAD_BUFFER,
				SBA_CMD_SHIFT, SBA_CMD_MASK);
			cmdsp->cmd = cmd;
			*cmdsp->cmd_dma = cpu_to_le64(cmd);
			cmdsp->flags = BRCM_SBA_CMD_TYPE_B;
			cmdsp->data = *dst_p + msg_offset;
			cmdsp->data_len = msg_len;
			cmdsp++;
		}

		/* Type-B command to load old Q into buf1 */
		if (dst_q) {
			cmd = 0;
			SBA_ENC(cmd, SBA_TYPE_B,
				SBA_TYPE_SHIFT, SBA_TYPE_MASK);
			SBA_ENC(cmd, msg_len,
				SBA_USER_DEF_SHIFT, SBA_USER_DEF_MASK);
			c_mdata = SBA_C_MDATA_LOAD_VAL(1);
			SBA_ENC(cmd, SBA_C_MDATA_LS(c_mdata),
				SBA_C_MDATA_SHIFT, SBA_C_MDATA_MASK);
			SBA_ENC(cmd, SBA_CMD_LOAD_BUFFER,
				SBA_CMD_SHIFT, SBA_CMD_MASK);
			cmdsp->cmd = cmd;
			*cmdsp->cmd_dma = cpu_to_le64(cmd);
			cmdsp->flags = BRCM_SBA_CMD_TYPE_B;
			cmdsp->data = *dst_q + msg_offset;
			cmdsp->data_len = msg_len;
			cmdsp++;
		}
	} else {
		/* Type-A command to load data into buf0 */
		cmd = 0;
		SBA_ENC(cmd, SBA_TYPE_A, SBA_TYPE_SHIFT, SBA_TYPE_MASK);
		SBA_ENC(cmd, msg_len,
			SBA_USER_DEF_SHIFT, SBA_USER_DEF_MASK);
		SBA_ENC(cmd, SBA_CMD_ZERO_ALL_BUFFERS,
			SBA_CMD_SHIFT, SBA_CMD_MASK);
		cmdsp->cmd = cmd;
		*cmdsp->cmd_dma = cpu_to_le64(cmd);
		cmdsp->flags = BRCM_SBA_CMD_TYPE_A;
		cmdsp++;
	}

	/* Type-B commands for generate P onto buf0 and Q onto buf1 */
	for (i = 0; i < src_cnt; i++) {
		cmd = 0;
		SBA_ENC(cmd, SBA_TYPE_B, SBA_TYPE_SHIFT, SBA_TYPE_MASK);
		SBA_ENC(cmd, msg_len,
			SBA_USER_DEF_SHIFT, SBA_USER_DEF_MASK);
		c_mdata = SBA_C_MDATA_PQ_VAL(raid6_gflog[scf[i]], 1, 0);
		SBA_ENC(cmd, SBA_C_MDATA_LS(c_mdata),
			SBA_C_MDATA_SHIFT, SBA_C_MDATA_MASK);
		SBA_ENC(cmd, SBA_C_MDATA_MS(c_mdata),
			SBA_C_MDATA_MS_SHIFT, SBA_C_MDATA_MS_MASK);
		SBA_ENC(cmd, SBA_CMD_GALOIS_XOR,
			SBA_CMD_SHIFT, SBA_CMD_MASK);
		cmdsp->cmd = cmd;
		*cmdsp->cmd_dma = cpu_to_le64(cmd);
		cmdsp->flags = BRCM_SBA_CMD_TYPE_B;
		cmdsp->data = src[i] + msg_offset;
		cmdsp->data_len = msg_len;
		cmdsp++;
	}

	/* Type-A command to write buf0 */
	if (dst_p) {
		cmd = 0;
		SBA_ENC(cmd, SBA_TYPE_A, SBA_TYPE_SHIFT, SBA_TYPE_MASK);
		SBA_ENC(cmd, msg_len,
			SBA_USER_DEF_SHIFT, SBA_USER_DEF_MASK);
		SBA_ENC(cmd, 0x1, SBA_RESP_SHIFT, SBA_RESP_MASK);
		c_mdata = SBA_C_MDATA_WRITE_VAL(0);
		SBA_ENC(cmd, SBA_C_MDATA_LS(c_mdata),
			SBA_C_MDATA_SHIFT, SBA_C_MDATA_MASK);
		SBA_ENC(cmd, SBA_CMD_WRITE_BUFFER,
			SBA_CMD_SHIFT, SBA_CMD_MASK);
		cmdsp->cmd = cmd;
		*cmdsp->cmd_dma = cpu_to_le64(cmd);
		cmdsp->flags = BRCM_SBA_CMD_TYPE_A;
		if (req->sba->hw_resp_size) {
			cmdsp->flags |= BRCM_SBA_CMD_HAS_RESP;
			cmdsp->resp = req->resp_dma;
			cmdsp->resp_len = req->sba->hw_resp_size;
		}
		cmdsp->flags |= BRCM_SBA_CMD_HAS_OUTPUT;
		cmdsp->data = *dst_p + msg_offset;
		cmdsp->data_len = msg_len;
		cmdsp++;
	}

	/* Type-A command to write buf1 */
	if (dst_q) {
		cmd = 0;
		SBA_ENC(cmd, SBA_TYPE_A, SBA_TYPE_SHIFT, SBA_TYPE_MASK);
		SBA_ENC(cmd, msg_len,
			SBA_USER_DEF_SHIFT, SBA_USER_DEF_MASK);
		SBA_ENC(cmd, 0x1, SBA_RESP_SHIFT, SBA_RESP_MASK);
		c_mdata = SBA_C_MDATA_WRITE_VAL(1);
		SBA_ENC(cmd, SBA_C_MDATA_LS(c_mdata),
			SBA_C_MDATA_SHIFT, SBA_C_MDATA_MASK);
		SBA_ENC(cmd, SBA_CMD_WRITE_BUFFER,
			SBA_CMD_SHIFT, SBA_CMD_MASK);
		cmdsp->cmd = cmd;
		*cmdsp->cmd_dma = cpu_to_le64(cmd);
		cmdsp->flags = BRCM_SBA_CMD_TYPE_A;
		if (req->sba->hw_resp_size) {
			cmdsp->flags |= BRCM_SBA_CMD_HAS_RESP;
			cmdsp->resp = req->resp_dma;
			cmdsp->resp_len = req->sba->hw_resp_size;
		}
		cmdsp->flags |= BRCM_SBA_CMD_HAS_OUTPUT;
		cmdsp->data = *dst_q + msg_offset;
		cmdsp->data_len = msg_len;
		cmdsp++;
	}

	/* Fillup brcm_message */
	msg->type = BRCM_MESSAGE_SBA;
	msg->sba.cmds = cmds;
	msg->sba.cmds_count = cmdsp - cmds;
	msg->ctx = req;
	msg->error = 0;

	return cmdsp - cmds;
}

static struct dma_async_tx_descriptor *
sba_prep_dma_pq(struct dma_chan *dchan, dma_addr_t *dst, dma_addr_t *src,
		u32 src_cnt, const u8 *scf, size_t len, unsigned long flags)
{
	u32 i;
	size_t dst_count, msg_len;
	unsigned int msgs_count = 0, cmds_count, cmds_idx = 0;
	dma_addr_t *dst_p = NULL, *dst_q = NULL;
	dma_addr_t msg_offset = 0;
	struct sba_device *sba = to_sba_device(dchan);
	struct sba_request *req = NULL;

	/* Sanity checks */
	if (unlikely(len > sba->req_size))
		return NULL;
	if (unlikely(src_cnt > sba->max_pq_srcs))
		return NULL;
	for (i = 0; i < src_cnt; i++)
		if (sba->max_pq_coefs <= raid6_gflog[scf[i]])
			return NULL;

	/* Figure-out P and Q destination addresses */
	dst_count = 0;
	if (!(flags & DMA_PREP_PQ_DISABLE_P))
		dst_p = &dst[dst_count++];
	if (!(flags & DMA_PREP_PQ_DISABLE_Q))
		dst_q = &dst[dst_count++];

	/* Alloc new request */
	req = sba_alloc_request(sba);
	if (!req)
		return NULL;
	req->fence = (flags & DMA_PREP_FENCE) ? true : false;

	/* Fillup request messages */
	while (len) {
		msg_len = (len < sba->hw_buf_size) ? len : sba->hw_buf_size;
		cmds_count = sba_fillup_pq_msg(req, dmaf_continue(flags),
				    &req->cmds[cmds_idx],
				    &req->msgs[msgs_count],
				    msg_offset, msg_len,
				    dst_p, dst_q, scf, src, src_cnt);
		msgs_count++;
		cmds_idx += cmds_count;
		msg_offset += msg_len;
		len -= msg_len;
	}
	req->bmsg.type = BRCM_MESSAGE_BATCH;
	req->bmsg.batch.msgs = &req->msgs[0];
	req->bmsg.batch.msgs_queued = 0;
	req->bmsg.batch.msgs_count = msgs_count;
	req->bmsg.ctx = req;
	req->bmsg.error = 0;
	atomic_set(&req->msgs_pending_count, msgs_count);

	/* Init async_tx descriptor */
	req->tx.flags = flags;
	req->tx.cookie = -EBUSY;

	return &req->tx;
}

/* ====== Mailbox callbacks ===== */

static void sba_dma_tx_actions(struct sba_request *req)
{
	struct dma_async_tx_descriptor *tx = &req->tx;

	WARN_ON(tx->cookie < 0);

	if (tx->cookie > 0) {
		dma_cookie_complete(tx);

		/* call the callback (must not sleep or submit new
		 * operations to this channel)
		 */
		if (tx->callback)
			tx->callback(tx->callback_param);

		dma_descriptor_unmap(tx);
	}

	/* run dependent operations */
	dma_run_dependencies(tx);
}

static void sba_dma_clean(struct sba_request *req)
{
	/* If waiting for 'ack' then move to completed list */
	if (!async_tx_test_ack(&req->tx))
		sba_complete_request(req);
	else
		sba_free_request(req);
}

static void sba_receive_message(struct mbox_client *cl, void *msg)
{
	unsigned long flags;
	struct brcm_message *m = msg;
	struct sba_request *req = m->ctx, *req1;
	struct sba_device *sba = req->sba;

	/*  error count if message has error */
	if (m->error < 0) {
		dev_err(sba->dev, "%s got message with error %d",
			dma_chan_name(&sba->dma_chan), m->error);
	}

	/* Wait for all messages to be completed */
	if (atomic_dec_return(&req->msgs_pending_count))
		return;

	/* Update request */
	if (req->state == SBA_REQUEST_STATE_ACTIVE) {
		sba_dma_tx_actions(req);
		sba_dma_clean(req);
	} else {
		sba_free_request(req);
	}

	spin_lock_irqsave(&sba->reqs_lock, flags);

	/* Re-check all completed request waiting for 'ack' */
	list_for_each_entry_safe(req, req1, &sba->reqs_completed_list, node) {
		spin_unlock_irqrestore(&sba->reqs_lock, flags);
		sba_dma_tx_actions(req);
		sba_dma_clean(req);
		spin_lock_irqsave(&sba->reqs_lock, flags);
	}

	spin_unlock_irqrestore(&sba->reqs_lock, flags);

	/* Try to submit pending request */
	sba_issue_pending(&sba->dma_chan);
}

/* ====== Platform driver routines ===== */

static int sba_prealloc_channel_resources(struct sba_device *sba)
{
	int i, j, p, ret = 0;
	struct sba_request *req = NULL;

	sba->resp_base = dma_alloc_coherent(sba->dma_dev.dev,
					    sba->max_resp_pool_size,
					    &sba->resp_dma_base, GFP_KERNEL);
	if (!sba->resp_base)
		return -ENOMEM;

	sba->cmds_base = dma_alloc_coherent(sba->dma_dev.dev,
					    sba->max_cmds_pool_size,
					    &sba->cmds_dma_base, GFP_KERNEL);
	if (!sba->cmds_base) {
		ret = -ENOMEM;
		goto fail_free_resp_pool;
	}

	spin_lock_init(&sba->reqs_lock);
	sba->reqs_fence = false;
	INIT_LIST_HEAD(&sba->reqs_alloc_list);
	INIT_LIST_HEAD(&sba->reqs_pending_list);
	INIT_LIST_HEAD(&sba->reqs_active_list);
	INIT_LIST_HEAD(&sba->reqs_completed_list);
	INIT_LIST_HEAD(&sba->reqs_aborted_list);
	INIT_LIST_HEAD(&sba->reqs_free_list);

	sba->reqs = devm_kcalloc(sba->dev, sba->max_req,
				 sizeof(*req), GFP_KERNEL);
	if (!sba->reqs) {
		ret = -ENOMEM;
		goto fail_free_cmds_pool;
	}

	for (i = 0, p = 0; i < sba->max_req; i++) {
		req = &sba->reqs[i];
		INIT_LIST_HEAD(&req->node);
		req->sba = sba;
		req->state = SBA_REQUEST_STATE_FREE;
		req->fence = false;
		req->resp = sba->resp_base + p;
		req->resp_dma = sba->resp_dma_base + p;
		p += sba->hw_resp_size;
		req->cmds = devm_kcalloc(sba->dev, sba->max_cmd_per_req,
					 sizeof(*req->cmds), GFP_KERNEL);
		if (!req->cmds) {
			ret = -ENOMEM;
			goto fail_free_cmds_pool;
		}
		for (j = 0; j < sba->max_cmd_per_req; j++) {
			req->cmds[j].cmd = 0;
			req->cmds[j].cmd_dma = sba->cmds_base +
				(i * sba->max_cmd_per_req + j) * sizeof(u64);
			req->cmds[j].cmd_dma_addr = sba->cmds_dma_base +
				(i * sba->max_cmd_per_req + j) * sizeof(u64);
			req->cmds[j].flags = 0;
		}
		req->msgs = devm_kcalloc(sba->dev, sba->max_msg_per_req,
					 sizeof(*req->msgs), GFP_KERNEL);
		if (!req->msgs) {
			ret = -ENOMEM;
			goto fail_free_cmds_pool;
		}
		memset(&req->bmsg, 0, sizeof(req->bmsg));
		atomic_set(&req->msgs_pending_count, 0);
		dma_async_tx_descriptor_init(&req->tx, &sba->dma_chan);
		req->tx.tx_submit = sba_tx_submit;
		req->tx.phys = req->resp_dma;
		list_add_tail(&req->node, &sba->reqs_free_list);
	}

	sba->reqs_free_count = sba->max_req;

	return 0;

fail_free_cmds_pool:
	dma_free_coherent(sba->dma_dev.dev,
			  sba->max_cmds_pool_size,
			  sba->cmds_base, sba->cmds_dma_base);
fail_free_resp_pool:
	dma_free_coherent(sba->dma_dev.dev,
			  sba->max_resp_pool_size,
			  sba->resp_base, sba->resp_dma_base);
	return ret;
}

static void sba_freeup_channel_resources(struct sba_device *sba)
{
	dmaengine_terminate_all(&sba->dma_chan);
	dma_free_coherent(sba->dma_dev.dev, sba->max_cmds_pool_size,
			  sba->cmds_base, sba->cmds_dma_base);
	dma_free_coherent(sba->dma_dev.dev, sba->max_resp_pool_size,
			  sba->resp_base, sba->resp_dma_base);
	sba->resp_base = NULL;
	sba->resp_dma_base = 0;
}

static int sba_async_register(struct sba_device *sba)
{
	int ret;
	struct dma_device *dma_dev = &sba->dma_dev;

	/* Initialize DMA channel cookie */
	sba->dma_chan.device = dma_dev;
	dma_cookie_init(&sba->dma_chan);

	/* Initialize DMA device capability mask */
	dma_cap_zero(dma_dev->cap_mask);
	dma_cap_set(DMA_MEMCPY, dma_dev->cap_mask);
	dma_cap_set(DMA_XOR, dma_dev->cap_mask);
	dma_cap_set(DMA_PQ, dma_dev->cap_mask);

	/*
	 * Set mailbox channel device as the base device of
	 * our dma_device because the actual memory accesses
	 * will be done by mailbox controller
	 */
	dma_dev->dev = sba->mbox_dev;

	/* Set base prep routines */
	dma_dev->device_alloc_chan_resources = sba_alloc_chan_resources;
	dma_dev->device_free_chan_resources = sba_free_chan_resources;
	dma_dev->device_issue_pending = sba_issue_pending;
	dma_dev->device_tx_status = sba_tx_status;

	/* Set memcpy routines and capability */
	if (dma_has_cap(DMA_MEMCPY, dma_dev->cap_mask))
		dma_dev->device_prep_dma_memcpy = sba_prep_dma_memcpy;

	/* Set xor routines and capability */
	if (dma_has_cap(DMA_XOR, dma_dev->cap_mask)) {
		dma_dev->device_prep_dma_xor = sba_prep_dma_xor;
		dma_dev->max_xor = sba->max_xor_srcs;
	}

	/* Set pq routines and capability */
	if (dma_has_cap(DMA_PQ, dma_dev->cap_mask)) {
		dma_dev->device_prep_dma_pq = sba_prep_dma_pq;
		dma_set_maxpq(dma_dev, sba->max_pq_srcs, 0);
		dma_set_maxpqcoef(dma_dev, sba->max_pq_coefs);
	}

	/* Initialize DMA device channel list */
	INIT_LIST_HEAD(&dma_dev->channels);
	list_add_tail(&sba->dma_chan.device_node, &dma_dev->channels);

	/* Register with Linux async DMA framework*/
	ret = dma_async_device_register(dma_dev);
	if (ret) {
		dev_err(sba->dev, "async device register error %d", ret);
		return ret;
	}

	dev_info(sba->dev, "%s capabilities: %s%s%s\n",
		 dma_chan_name(&sba->dma_chan),
		 dma_has_cap(DMA_MEMCPY, dma_dev->cap_mask) ? "memcpy " : "",
		 dma_has_cap(DMA_XOR, dma_dev->cap_mask) ? "xor " : "",
		 dma_has_cap(DMA_PQ, dma_dev->cap_mask) ? "pq " : "");

	return 0;
}

static int sba_probe(struct platform_device *pdev)
{
	int i, ret = 0, mchans_count;
	struct sba_device *sba;

	/* Allocate main SBA struct */
	sba = devm_kzalloc(&pdev->dev, sizeof(*sba), GFP_KERNEL);
	if (!sba)
		return -ENOMEM;

	sba->dev = &pdev->dev;
	platform_set_drvdata(pdev, sba);

	/* Determine SBA version from DT compatible string */
	if (of_device_is_compatible(sba->dev->of_node, "brcm,iproc-sba"))
		sba->ver = SBA_VER_1;
	else if (of_device_is_compatible(sba->dev->of_node,
					 "brcm,iproc-sba-v2"))
		sba->ver = SBA_VER_2;
	else
		return -ENODEV;

	/* Derived Configuration parameters */
	switch (sba->ver) {
	case SBA_VER_1:
		sba->max_req = 128;
		sba->req_size = PAGE_SIZE;
		sba->hw_buf_size = 4096;
		sba->hw_resp_size = 8;
		sba->max_pq_coefs = 6;
		sba->max_pq_srcs = 6;
		break;
	case SBA_VER_2:
		sba->max_req = 128;
		sba->req_size = PAGE_SIZE;
		sba->hw_buf_size = 4096;
		sba->hw_resp_size = 8;
		sba->max_pq_coefs = 30;
		/*
		 * We can support max_pq_srcs == max_pq_coefs because
		 * we are limited by number of SBA commands that we can
		 * fit in one message for underlying ring manager HW.
		 */
		sba->max_pq_srcs = 12;
		break;
	default:
		return -EINVAL;
	}
	sba->max_msg_per_req = sba->req_size / sba->hw_buf_size;
	if ((sba->max_msg_per_req * sba->hw_buf_size) < sba->req_size)
		sba->max_msg_per_req++;
	sba->max_cmd_per_msg = sba->max_pq_srcs + 3;
	sba->max_cmd_per_req = sba->max_msg_per_req * sba->max_cmd_per_msg;
	sba->max_xor_srcs = sba->max_cmd_per_msg - 1;
	sba->max_resp_pool_size = sba->max_req * sba->hw_resp_size;
	sba->max_cmds_pool_size = sba->max_req *
				  sba->max_cmd_per_req * sizeof(u64);

	/* Setup mailbox client */
	sba->client.dev			= &pdev->dev;
	sba->client.rx_callback		= sba_receive_message;
	sba->client.tx_block		= false;
	sba->client.knows_txdone	= false;
	sba->client.tx_tout		= 0;

	/* Number of channels equals number of mailbox channels */
	ret = of_count_phandle_with_args(pdev->dev.of_node,
					 "mboxes", "#mbox-cells");
	if (ret <= 0)
		return -ENODEV;
	mchans_count = ret;
	sba->mchans_count = 0;
	atomic_set(&sba->mchans_current, 0);

	/* Allocate mailbox channel array */
	sba->mchans = devm_kcalloc(&pdev->dev, sba->mchans_count,
				   sizeof(*sba->mchans), GFP_KERNEL);
	if (!sba->mchans)
		return -ENOMEM;

	/* Request mailbox channels */
	for (i = 0; i < mchans_count; i++) {
		sba->mchans[i] = mbox_request_channel(&sba->client, i);
		if (IS_ERR(sba->mchans[i])) {
			ret = PTR_ERR(sba->mchans[i]);
			goto fail_free_mchans;
		}
		sba->mchans_count++;
	}

	/* Find-out underlying mailbox device */
	sba->mbox_dev = mbox_channel_device(sba->mchans[0]);
	if (IS_ERR(sba->mbox_dev)) {
		ret = PTR_ERR(sba->mbox_dev);
		goto fail_free_mchans;
	}

	/* All mailbox channels should be of same ring manager device */
	for (i = 1; i < mchans_count; i++) {
		if (mbox_channel_device(sba->mchans[i]) != sba->mbox_dev) {
			ret = -EINVAL;
			goto fail_free_mchans;
		}
	}

	/* Register DMA device with linux async framework */
	ret = sba_async_register(sba);
	if (ret)
		goto fail_free_mchans;

	/* Prealloc channel resource */
	ret = sba_prealloc_channel_resources(sba);
	if (ret)
		goto fail_async_dev_unreg;

	/* Print device info */
	dev_info(sba->dev, "%s using SBAv%d and %d mailbox channels",
		 dma_chan_name(&sba->dma_chan), sba->ver+1,
		 sba->mchans_count);

	return 0;

fail_async_dev_unreg:
	dma_async_device_unregister(&sba->dma_dev);
fail_free_mchans:
	for (i = 0; i < sba->mchans_count; i++)
		mbox_free_channel(sba->mchans[i]);
	return ret;
}

static int sba_remove(struct platform_device *pdev)
{
	int i;
	struct sba_device *sba = platform_get_drvdata(pdev);

	sba_freeup_channel_resources(sba);

	dma_async_device_unregister(&sba->dma_dev);

	for (i = 0; i < sba->mchans_count; i++)
		mbox_free_channel(sba->mchans[i]);

	return 0;
}

static const struct of_device_id sba_of_match[] = {
	{ .compatible = "brcm,iproc-sba", },
	{ .compatible = "brcm,iproc-sba-v2", },
	{},
};
MODULE_DEVICE_TABLE(of, sba_of_match);

static struct platform_driver sba_driver = {
	.probe = sba_probe,
	.remove = sba_remove,
	.driver = {
		.name = "bcm-sba-raid",
		.of_match_table = sba_of_match,
	},
};
module_platform_driver(sba_driver);

MODULE_DESCRIPTION("Broadcom SBA RAID driver");
MODULE_AUTHOR("Anup Patel <anup.patel@broadcom.com>");
MODULE_LICENSE("GPL v2");
