vendor_name = ModelSim
source_file = 1, C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/contador/contador.vhd
source_file = 1, C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/contador/Waveform.vwf
source_file = 1, d:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/LiuSeeker/Desktop/6o-semestre/design-computadores/contador/db/contador.cbx.xml
design_name = hard_block
design_name = contador
instance = comp, \saida_clk~output\, saida_clk~output, contador, 1
instance = comp, \clk~input\, clk~input, contador, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, contador, 1
instance = comp, \contador[0]~1\, contador[0]~1, contador, 1
instance = comp, \contador[0]\, contador[0], contador, 1
instance = comp, \contador[1]~0\, contador[1]~0, contador, 1
instance = comp, \contador[1]\, contador[1], contador, 1
instance = comp, \tick~0\, tick~0, contador, 1
