<block name="netlist.net" instance="FPGA_packed_netlist[0]">
	<inputs>
		top^in~0 top^in~1 top^in~2 top^in~3 
	</inputs>

	<outputs>
		out:top^out~0 out:top^out~1 
	</outputs>

	<globals>
		
	</globals>

	<block name="top^out~1" instance="clb[0]" mode="clb">
		<inputs>
			<port name="I">open open open open open open open open top^in~3 open top^in~0 open open open top^in~1 top^in~2 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  ble[1].out[0]->direct1  open open open open </port>
		</outputs>
		<globals>
			<port name="clk">open </port>
		</globals>
		<block name="top^out~1" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[15]->complete1  clb.I[8]->complete1  clb.I[10]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="top^out~1" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct2  ble.in[2]->direct2  ble.in[3]->direct2  ble.in[4]->direct2  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="top^out~1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="top^out~1" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">top^out~1 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="top^out~0" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  open clb.I[8]->complete1  clb.I[14]->complete1  clb.I[10]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<globals>
				<port name="clk">open </port>
			</globals>
			<block name="top^out~0" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct2  open ble.in[2]->direct2  ble.in[3]->direct2  ble.in[4]->direct2  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<globals>
				</globals>
				<block name="top^out~0" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->complete2:lut6  </port>
					</outputs>
					<globals>
					</globals>
					<block name="top^out~0" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">top^out~0 </port>
						</outputs>
						<globals>
						</globals>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="open" instance="ble[2]"/>
		<block name="open" instance="ble[3]"/>
		<block name="open" instance="ble[4]"/>
		<block name="open" instance="ble[5]"/>
	</block>
	<block name="out:top^out~1" instance="io[1]" mode="outpad">
		<inputs>
			<port name="outpad">top^out~1 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^out~1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="out:top^out~0" instance="io[2]" mode="outpad">
		<inputs>
			<port name="outpad">top^out~0 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:top^out~0" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="top^in~3" instance="io[3]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="top^in~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^in~3 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="top^in~2" instance="io[4]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="top^in~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^in~2 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="top^in~1" instance="io[5]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="top^in~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^in~1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="top^in~0" instance="io[6]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="top^in~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^in~0 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
</block>

