---
block/FMC:
  description: Flexible memory controller
  items:
    - name: BCR1
      description: SRAM/NOR-Flash chip-select control register 1
      byte_offset: 0
      fieldset: BCR1
    - name: BTR1
      description: SRAM/NOR-Flash chip-select timing register 1
      byte_offset: 4
      fieldset: BTR1
    - name: BCR2
      description: SRAM/NOR-Flash chip-select control register 2
      byte_offset: 8
      fieldset: BCR2
    - name: BTR2
      description: SRAM/NOR-Flash chip-select timing register 2
      byte_offset: 12
      fieldset: BTR2
    - name: BCR3
      description: SRAM/NOR-Flash chip-select control register 3
      byte_offset: 16
      fieldset: BCR3
    - name: BTR3
      description: SRAM/NOR-Flash chip-select timing register 3
      byte_offset: 20
      fieldset: BTR3
    - name: BCR4
      description: SRAM/NOR-Flash chip-select control register 4
      byte_offset: 24
      fieldset: BCR4
    - name: BTR4
      description: SRAM/NOR-Flash chip-select timing register 4
      byte_offset: 28
      fieldset: BTR4
    - name: PCR
      description: PC Card/NAND Flash control register
      byte_offset: 128
      fieldset: PCR
    - name: SR
      description: FIFO status and interrupt register
      byte_offset: 132
      fieldset: SR
    - name: PMEM
      description: Common memory space timing register
      byte_offset: 136
      fieldset: PMEM
    - name: PATT
      description: Attribute memory space timing register
      byte_offset: 140
      fieldset: PATT
    - name: ECCR
      description: ECC result register
      byte_offset: 148
      access: Read
      fieldset: ECCR
    - name: BWTR1
      description: SRAM/NOR-Flash write timing registers 1
      byte_offset: 260
      fieldset: BWTR1
    - name: BWTR2
      description: SRAM/NOR-Flash write timing registers 2
      byte_offset: 268
      fieldset: BWTR2
    - name: BWTR3
      description: SRAM/NOR-Flash write timing registers 3
      byte_offset: 276
      fieldset: BWTR3
    - name: BWTR4
      description: SRAM/NOR-Flash write timing registers 4
      byte_offset: 284
      fieldset: BWTR4
    - name: SDCR1
      description: SDRAM Control Register 1
      byte_offset: 320
      fieldset: SDCR1
    - name: SDCR2
      description: SDRAM Control Register 2
      byte_offset: 324
      fieldset: SDCR2
    - name: SDTR1
      description: SDRAM Timing register 1
      byte_offset: 328
      fieldset: SDTR1
    - name: SDTR2
      description: SDRAM Timing register 2
      byte_offset: 332
      fieldset: SDTR2
    - name: SDCMR
      description: SDRAM Command Mode register
      byte_offset: 336
      fieldset: SDCMR
    - name: SDRTR
      description: SDRAM Refresh Timer register
      byte_offset: 340
      fieldset: SDRTR
    - name: SDSR
      description: SDRAM Status register
      byte_offset: 344
      access: Read
      fieldset: SDSR
fieldset/BCR1:
  description: SRAM/NOR-Flash chip-select control register 1
  fields:
    - name: MBKEN
      description: MBKEN
      bit_offset: 0
      bit_size: 1
      enum: BCR1_MBKEN
    - name: MUXEN
      description: MUXEN
      bit_offset: 1
      bit_size: 1
      enum: BCR1_MUXEN
    - name: MTYP
      description: MTYP
      bit_offset: 2
      bit_size: 2
      enum: BCR1_MTYP
    - name: MWID
      description: MWID
      bit_offset: 4
      bit_size: 2
      enum: BCR1_MWID
    - name: FACCEN
      description: FACCEN
      bit_offset: 6
      bit_size: 1
      enum: BCR1_FACCEN
    - name: BURSTEN
      description: BURSTEN
      bit_offset: 8
      bit_size: 1
      enum: BCR1_BURSTEN
    - name: WAITPOL
      description: WAITPOL
      bit_offset: 9
      bit_size: 1
      enum: BCR1_WAITPOL
    - name: WRAPMOD
      description: WRAPMOD
      bit_offset: 10
      bit_size: 1
    - name: WAITCFG
      description: WAITCFG
      bit_offset: 11
      bit_size: 1
      enum: BCR1_WAITCFG
    - name: WREN
      description: WREN
      bit_offset: 12
      bit_size: 1
      enum: BCR1_WREN
    - name: WAITEN
      description: WAITEN
      bit_offset: 13
      bit_size: 1
      enum: BCR1_WAITEN
    - name: EXTMOD
      description: EXTMOD
      bit_offset: 14
      bit_size: 1
      enum: BCR1_EXTMOD
    - name: ASYNCWAIT
      description: ASYNCWAIT
      bit_offset: 15
      bit_size: 1
      enum: BCR1_ASYNCWAIT
    - name: CPSIZE
      description: CRAM page size
      bit_offset: 16
      bit_size: 3
      enum: BCR1_CPSIZE
    - name: CBURSTRW
      description: CBURSTRW
      bit_offset: 19
      bit_size: 1
      enum: BCR1_CBURSTRW
    - name: CCLKEN
      description: CCLKEN
      bit_offset: 20
      bit_size: 1
      enum: CCLKEN
    - name: WFDIS
      description: Write FIFO disable
      bit_offset: 21
      bit_size: 1
      enum: WFDIS
fieldset/BCR2:
  description: SRAM/NOR-Flash chip-select control register 2
  fields:
    - name: MBKEN
      description: MBKEN
      bit_offset: 0
      bit_size: 1
      enum: BCR2_MBKEN
    - name: MUXEN
      description: MUXEN
      bit_offset: 1
      bit_size: 1
      enum: BCR2_MUXEN
    - name: MTYP
      description: MTYP
      bit_offset: 2
      bit_size: 2
      enum: BCR2_MTYP
    - name: MWID
      description: MWID
      bit_offset: 4
      bit_size: 2
      enum: BCR2_MWID
    - name: FACCEN
      description: FACCEN
      bit_offset: 6
      bit_size: 1
      enum: BCR2_FACCEN
    - name: BURSTEN
      description: BURSTEN
      bit_offset: 8
      bit_size: 1
      enum: BCR2_BURSTEN
    - name: WAITPOL
      description: WAITPOL
      bit_offset: 9
      bit_size: 1
      enum: BCR2_WAITPOL
    - name: WRAPMOD
      description: WRAPMOD
      bit_offset: 10
      bit_size: 1
    - name: WAITCFG
      description: WAITCFG
      bit_offset: 11
      bit_size: 1
      enum: BCR2_WAITCFG
    - name: WREN
      description: WREN
      bit_offset: 12
      bit_size: 1
      enum: BCR2_WREN
    - name: WAITEN
      description: WAITEN
      bit_offset: 13
      bit_size: 1
      enum: BCR2_WAITEN
    - name: EXTMOD
      description: EXTMOD
      bit_offset: 14
      bit_size: 1
      enum: BCR2_EXTMOD
    - name: ASYNCWAIT
      description: ASYNCWAIT
      bit_offset: 15
      bit_size: 1
      enum: BCR2_ASYNCWAIT
    - name: CPSIZE
      description: CRAM page size
      bit_offset: 16
      bit_size: 3
      enum: BCR2_CPSIZE
    - name: CBURSTRW
      description: CBURSTRW
      bit_offset: 19
      bit_size: 1
      enum: BCR2_CBURSTRW
fieldset/BCR3:
  description: SRAM/NOR-Flash chip-select control register 3
  fields:
    - name: MBKEN
      description: MBKEN
      bit_offset: 0
      bit_size: 1
      enum: BCR3_MBKEN
    - name: MUXEN
      description: MUXEN
      bit_offset: 1
      bit_size: 1
      enum: BCR3_MUXEN
    - name: MTYP
      description: MTYP
      bit_offset: 2
      bit_size: 2
      enum: BCR3_MTYP
    - name: MWID
      description: MWID
      bit_offset: 4
      bit_size: 2
      enum: BCR3_MWID
    - name: FACCEN
      description: FACCEN
      bit_offset: 6
      bit_size: 1
      enum: BCR3_FACCEN
    - name: BURSTEN
      description: BURSTEN
      bit_offset: 8
      bit_size: 1
      enum: BCR3_BURSTEN
    - name: WAITPOL
      description: WAITPOL
      bit_offset: 9
      bit_size: 1
      enum: BCR3_WAITPOL
    - name: WRAPMOD
      description: WRAPMOD
      bit_offset: 10
      bit_size: 1
    - name: WAITCFG
      description: WAITCFG
      bit_offset: 11
      bit_size: 1
      enum: BCR3_WAITCFG
    - name: WREN
      description: WREN
      bit_offset: 12
      bit_size: 1
      enum: BCR3_WREN
    - name: WAITEN
      description: WAITEN
      bit_offset: 13
      bit_size: 1
      enum: BCR3_WAITEN
    - name: EXTMOD
      description: EXTMOD
      bit_offset: 14
      bit_size: 1
      enum: BCR3_EXTMOD
    - name: ASYNCWAIT
      description: ASYNCWAIT
      bit_offset: 15
      bit_size: 1
      enum: BCR3_ASYNCWAIT
    - name: CPSIZE
      description: CRAM page size
      bit_offset: 16
      bit_size: 3
      enum: BCR3_CPSIZE
    - name: CBURSTRW
      description: CBURSTRW
      bit_offset: 19
      bit_size: 1
      enum: BCR3_CBURSTRW
fieldset/BCR4:
  description: SRAM/NOR-Flash chip-select control register 4
  fields:
    - name: MBKEN
      description: MBKEN
      bit_offset: 0
      bit_size: 1
      enum: BCR4_MBKEN
    - name: MUXEN
      description: MUXEN
      bit_offset: 1
      bit_size: 1
      enum: BCR4_MUXEN
    - name: MTYP
      description: MTYP
      bit_offset: 2
      bit_size: 2
      enum: BCR4_MTYP
    - name: MWID
      description: MWID
      bit_offset: 4
      bit_size: 2
      enum: BCR4_MWID
    - name: FACCEN
      description: FACCEN
      bit_offset: 6
      bit_size: 1
      enum: BCR4_FACCEN
    - name: BURSTEN
      description: BURSTEN
      bit_offset: 8
      bit_size: 1
      enum: BCR4_BURSTEN
    - name: WAITPOL
      description: WAITPOL
      bit_offset: 9
      bit_size: 1
      enum: BCR4_WAITPOL
    - name: WRAPMOD
      description: WRAPMOD
      bit_offset: 10
      bit_size: 1
    - name: WAITCFG
      description: WAITCFG
      bit_offset: 11
      bit_size: 1
      enum: BCR4_WAITCFG
    - name: WREN
      description: WREN
      bit_offset: 12
      bit_size: 1
      enum: BCR4_WREN
    - name: WAITEN
      description: WAITEN
      bit_offset: 13
      bit_size: 1
      enum: BCR4_WAITEN
    - name: EXTMOD
      description: EXTMOD
      bit_offset: 14
      bit_size: 1
      enum: BCR4_EXTMOD
    - name: ASYNCWAIT
      description: ASYNCWAIT
      bit_offset: 15
      bit_size: 1
      enum: BCR4_ASYNCWAIT
    - name: CPSIZE
      description: CRAM page size
      bit_offset: 16
      bit_size: 3
      enum: BCR4_CPSIZE
    - name: CBURSTRW
      description: CBURSTRW
      bit_offset: 19
      bit_size: 1
      enum: BCR4_CBURSTRW
fieldset/BTR1:
  description: SRAM/NOR-Flash chip-select timing register 1
  fields:
    - name: ADDSET
      description: ADDSET
      bit_offset: 0
      bit_size: 4
    - name: ADDHLD
      description: ADDHLD
      bit_offset: 4
      bit_size: 4
    - name: DATAST
      description: DATAST
      bit_offset: 8
      bit_size: 8
    - name: BUSTURN
      description: BUSTURN
      bit_offset: 16
      bit_size: 4
    - name: CLKDIV
      description: CLKDIV
      bit_offset: 20
      bit_size: 4
    - name: DATLAT
      description: DATLAT
      bit_offset: 24
      bit_size: 4
    - name: ACCMOD
      description: ACCMOD
      bit_offset: 28
      bit_size: 2
      enum: BTR1_ACCMOD
fieldset/BTR2:
  description: SRAM/NOR-Flash chip-select timing register 2
  fields:
    - name: ADDSET
      description: ADDSET
      bit_offset: 0
      bit_size: 4
    - name: ADDHLD
      description: ADDHLD
      bit_offset: 4
      bit_size: 4
    - name: DATAST
      description: DATAST
      bit_offset: 8
      bit_size: 8
    - name: BUSTURN
      description: BUSTURN
      bit_offset: 16
      bit_size: 4
    - name: CLKDIV
      description: CLKDIV
      bit_offset: 20
      bit_size: 4
    - name: DATLAT
      description: DATLAT
      bit_offset: 24
      bit_size: 4
    - name: ACCMOD
      description: ACCMOD
      bit_offset: 28
      bit_size: 2
      enum: BTR2_ACCMOD
fieldset/BTR3:
  description: SRAM/NOR-Flash chip-select timing register 3
  fields:
    - name: ADDSET
      description: ADDSET
      bit_offset: 0
      bit_size: 4
    - name: ADDHLD
      description: ADDHLD
      bit_offset: 4
      bit_size: 4
    - name: DATAST
      description: DATAST
      bit_offset: 8
      bit_size: 8
    - name: BUSTURN
      description: BUSTURN
      bit_offset: 16
      bit_size: 4
    - name: CLKDIV
      description: CLKDIV
      bit_offset: 20
      bit_size: 4
    - name: DATLAT
      description: DATLAT
      bit_offset: 24
      bit_size: 4
    - name: ACCMOD
      description: ACCMOD
      bit_offset: 28
      bit_size: 2
      enum: BTR3_ACCMOD
fieldset/BTR4:
  description: SRAM/NOR-Flash chip-select timing register 4
  fields:
    - name: ADDSET
      description: ADDSET
      bit_offset: 0
      bit_size: 4
    - name: ADDHLD
      description: ADDHLD
      bit_offset: 4
      bit_size: 4
    - name: DATAST
      description: DATAST
      bit_offset: 8
      bit_size: 8
    - name: BUSTURN
      description: BUSTURN
      bit_offset: 16
      bit_size: 4
    - name: CLKDIV
      description: CLKDIV
      bit_offset: 20
      bit_size: 4
    - name: DATLAT
      description: DATLAT
      bit_offset: 24
      bit_size: 4
    - name: ACCMOD
      description: ACCMOD
      bit_offset: 28
      bit_size: 2
      enum: BTR4_ACCMOD
fieldset/BWTR1:
  description: SRAM/NOR-Flash write timing registers 1
  fields:
    - name: ADDSET
      description: ADDSET
      bit_offset: 0
      bit_size: 4
    - name: ADDHLD
      description: ADDHLD
      bit_offset: 4
      bit_size: 4
    - name: DATAST
      description: DATAST
      bit_offset: 8
      bit_size: 8
    - name: BUSTURN
      description: Bus turnaround phase duration
      bit_offset: 16
      bit_size: 4
    - name: CLKDIV
      description: CLKDIV
      bit_offset: 20
      bit_size: 4
    - name: DATLAT
      description: DATLAT
      bit_offset: 24
      bit_size: 4
    - name: ACCMOD
      description: ACCMOD
      bit_offset: 28
      bit_size: 2
      enum: BWTR1_ACCMOD
fieldset/BWTR2:
  description: SRAM/NOR-Flash write timing registers 2
  fields:
    - name: ADDSET
      description: ADDSET
      bit_offset: 0
      bit_size: 4
    - name: ADDHLD
      description: ADDHLD
      bit_offset: 4
      bit_size: 4
    - name: DATAST
      description: DATAST
      bit_offset: 8
      bit_size: 8
    - name: BUSTURN
      description: Bus turnaround phase duration
      bit_offset: 16
      bit_size: 4
    - name: CLKDIV
      description: CLKDIV
      bit_offset: 20
      bit_size: 4
    - name: DATLAT
      description: DATLAT
      bit_offset: 24
      bit_size: 4
    - name: ACCMOD
      description: ACCMOD
      bit_offset: 28
      bit_size: 2
      enum: BWTR2_ACCMOD
fieldset/BWTR3:
  description: SRAM/NOR-Flash write timing registers 3
  fields:
    - name: ADDSET
      description: ADDSET
      bit_offset: 0
      bit_size: 4
    - name: ADDHLD
      description: ADDHLD
      bit_offset: 4
      bit_size: 4
    - name: DATAST
      description: DATAST
      bit_offset: 8
      bit_size: 8
    - name: BUSTURN
      description: Bus turnaround phase duration
      bit_offset: 16
      bit_size: 4
    - name: CLKDIV
      description: CLKDIV
      bit_offset: 20
      bit_size: 4
    - name: DATLAT
      description: DATLAT
      bit_offset: 24
      bit_size: 4
    - name: ACCMOD
      description: ACCMOD
      bit_offset: 28
      bit_size: 2
      enum: BWTR3_ACCMOD
fieldset/BWTR4:
  description: SRAM/NOR-Flash write timing registers 4
  fields:
    - name: ADDSET
      description: ADDSET
      bit_offset: 0
      bit_size: 4
    - name: ADDHLD
      description: ADDHLD
      bit_offset: 4
      bit_size: 4
    - name: DATAST
      description: DATAST
      bit_offset: 8
      bit_size: 8
    - name: BUSTURN
      description: Bus turnaround phase duration
      bit_offset: 16
      bit_size: 4
    - name: CLKDIV
      description: CLKDIV
      bit_offset: 20
      bit_size: 4
    - name: DATLAT
      description: DATLAT
      bit_offset: 24
      bit_size: 4
    - name: ACCMOD
      description: ACCMOD
      bit_offset: 28
      bit_size: 2
      enum: BWTR4_ACCMOD
fieldset/ECCR:
  description: ECC result register
  fields:
    - name: ECC
      description: ECCx
      bit_offset: 0
      bit_size: 32
fieldset/PATT:
  description: Attribute memory space timing register
  fields:
    - name: ATTSET
      description: ATTSETx
      bit_offset: 0
      bit_size: 8
    - name: ATTWAIT
      description: ATTWAITx
      bit_offset: 8
      bit_size: 8
    - name: ATTHOLD
      description: ATTHOLDx
      bit_offset: 16
      bit_size: 8
    - name: ATTHIZ
      description: ATTHIZx
      bit_offset: 24
      bit_size: 8
fieldset/PCR:
  description: PC Card/NAND Flash control register
  fields:
    - name: PWAITEN
      description: PWAITEN
      bit_offset: 1
      bit_size: 1
      enum: PWAITEN
    - name: PBKEN
      description: PBKEN
      bit_offset: 2
      bit_size: 1
      enum: PBKEN
    - name: PTYP
      description: PTYP
      bit_offset: 3
      bit_size: 1
      enum: PTYP
    - name: PWID
      description: PWID
      bit_offset: 4
      bit_size: 2
      enum: PWID
    - name: ECCEN
      description: ECCEN
      bit_offset: 6
      bit_size: 1
      enum: ECCEN
    - name: TCLR
      description: TCLR
      bit_offset: 9
      bit_size: 4
    - name: TAR
      description: TAR
      bit_offset: 13
      bit_size: 4
    - name: ECCPS
      description: ECCPS
      bit_offset: 17
      bit_size: 3
      enum: ECCPS
fieldset/PMEM:
  description: Common memory space timing register
  fields:
    - name: MEMSET
      description: MEMSETx
      bit_offset: 0
      bit_size: 8
    - name: MEMWAIT
      description: MEMWAITx
      bit_offset: 8
      bit_size: 8
    - name: MEMHOLD
      description: MEMHOLDx
      bit_offset: 16
      bit_size: 8
    - name: MEMHIZ
      description: MEMHIZx
      bit_offset: 24
      bit_size: 8
fieldset/SDCMR:
  description: SDRAM Command Mode register
  fields:
    - name: MODE
      description: Command mode
      bit_offset: 0
      bit_size: 3
      enum_write: MODE
    - name: CTB2
      description: Command target bank 2
      bit_offset: 3
      bit_size: 1
      enum_write: CTB2
    - name: CTB1
      description: Command target bank 1
      bit_offset: 4
      bit_size: 1
      enum_write: CTB2
    - name: NRFS
      description: Number of Auto-refresh
      bit_offset: 5
      bit_size: 4
    - name: MRD
      description: Mode Register definition
      bit_offset: 9
      bit_size: 13
fieldset/SDCR1:
  description: SDRAM Control Register 1
  fields:
    - name: NC
      description: Number of column address bits
      bit_offset: 0
      bit_size: 2
      enum: SDCR1_NC
    - name: NR
      description: Number of row address bits
      bit_offset: 2
      bit_size: 2
      enum: SDCR1_NR
    - name: MWID
      description: Memory data bus width
      bit_offset: 4
      bit_size: 2
      enum: SDCR1_MWID
    - name: NB
      description: Number of internal banks
      bit_offset: 6
      bit_size: 1
      enum: SDCR1_NB
    - name: CAS
      description: CAS latency
      bit_offset: 7
      bit_size: 2
      enum: SDCR1_CAS
    - name: WP
      description: Write protection
      bit_offset: 9
      bit_size: 1
      enum: SDCR1_WP
    - name: SDCLK
      description: SDRAM clock configuration
      bit_offset: 10
      bit_size: 2
      enum: SDCR1_SDCLK
    - name: RBURST
      description: Burst read
      bit_offset: 12
      bit_size: 1
      enum: SDCR1_RBURST
    - name: RPIPE
      description: Read pipe
      bit_offset: 13
      bit_size: 2
      enum: SDCR1_RPIPE
fieldset/SDCR2:
  description: SDRAM Control Register 2
  fields:
    - name: NC
      description: Number of column address bits
      bit_offset: 0
      bit_size: 2
      enum: SDCR2_NC
    - name: NR
      description: Number of row address bits
      bit_offset: 2
      bit_size: 2
      enum: SDCR2_NR
    - name: MWID
      description: Memory data bus width
      bit_offset: 4
      bit_size: 2
      enum: SDCR2_MWID
    - name: NB
      description: Number of internal banks
      bit_offset: 6
      bit_size: 1
      enum: SDCR2_NB
    - name: CAS
      description: CAS latency
      bit_offset: 7
      bit_size: 2
      enum: SDCR2_CAS
    - name: WP
      description: Write protection
      bit_offset: 9
      bit_size: 1
      enum: SDCR2_WP
    - name: SDCLK
      description: SDRAM clock configuration
      bit_offset: 10
      bit_size: 2
      enum: SDCR2_SDCLK
    - name: RBURST
      description: Burst read
      bit_offset: 12
      bit_size: 1
      enum: SDCR2_RBURST
    - name: RPIPE
      description: Read pipe
      bit_offset: 13
      bit_size: 2
      enum: SDCR2_RPIPE
fieldset/SDRTR:
  description: SDRAM Refresh Timer register
  fields:
    - name: CRE
      description: Clear Refresh error flag
      bit_offset: 0
      bit_size: 1
      enum_write: CRE
    - name: COUNT
      description: Refresh Timer Count
      bit_offset: 1
      bit_size: 13
    - name: REIE
      description: RES Interrupt Enable
      bit_offset: 14
      bit_size: 1
      enum: REIE
fieldset/SDSR:
  description: SDRAM Status register
  fields:
    - name: RE
      description: Refresh error flag
      bit_offset: 0
      bit_size: 1
      enum_read: RE
    - name: MODES1
      description: Status Mode for Bank 1
      bit_offset: 1
      bit_size: 2
      enum_read: MODES1
    - name: MODES2
      description: Status Mode for Bank 2
      bit_offset: 3
      bit_size: 2
      enum_read: MODES1
    - name: BUSY
      description: Busy status
      bit_offset: 5
      bit_size: 1
      enum_read: BUSY
fieldset/SDTR1:
  description: SDRAM Timing register 1
  fields:
    - name: TMRD
      description: Load Mode Register to Active
      bit_offset: 0
      bit_size: 4
    - name: TXSR
      description: Exit self-refresh delay
      bit_offset: 4
      bit_size: 4
    - name: TRAS
      description: Self refresh time
      bit_offset: 8
      bit_size: 4
    - name: TRC
      description: Row cycle delay
      bit_offset: 12
      bit_size: 4
    - name: TWR
      description: Recovery delay
      bit_offset: 16
      bit_size: 4
    - name: TRP
      description: Row precharge delay
      bit_offset: 20
      bit_size: 4
    - name: TRCD
      description: Row to column delay
      bit_offset: 24
      bit_size: 4
fieldset/SDTR2:
  description: SDRAM Timing register 2
  fields:
    - name: TMRD
      description: Load Mode Register to Active
      bit_offset: 0
      bit_size: 4
    - name: TXSR
      description: Exit self-refresh delay
      bit_offset: 4
      bit_size: 4
    - name: TRAS
      description: Self refresh time
      bit_offset: 8
      bit_size: 4
    - name: TRC
      description: Row cycle delay
      bit_offset: 12
      bit_size: 4
    - name: TWR
      description: Recovery delay
      bit_offset: 16
      bit_size: 4
    - name: TRP
      description: Row precharge delay
      bit_offset: 20
      bit_size: 4
    - name: TRCD
      description: Row to column delay
      bit_offset: 24
      bit_size: 4
fieldset/SR:
  description: FIFO status and interrupt register
  fields:
    - name: IRS
      description: IRS
      bit_offset: 0
      bit_size: 1
      enum: IRS
    - name: ILS
      description: ILS
      bit_offset: 1
      bit_size: 1
      enum: ILS
    - name: IFS
      description: IFS
      bit_offset: 2
      bit_size: 1
      enum: IFS
    - name: IREN
      description: IREN
      bit_offset: 3
      bit_size: 1
      enum: IREN
    - name: ILEN
      description: ILEN
      bit_offset: 4
      bit_size: 1
      enum: ILEN
    - name: IFEN
      description: IFEN
      bit_offset: 5
      bit_size: 1
      enum: IFEN
    - name: FEMPT
      description: FEMPT
      bit_offset: 6
      bit_size: 1
      enum_read: FEMPT
enum/BCR1_ASYNCWAIT:
  bit_size: 1
  variants:
    - name: Disabled
      description: Wait signal not used in asynchronous mode
      value: 0
    - name: Enabled
      description: Wait signal used even in asynchronous mode
      value: 1
enum/BCR1_BURSTEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Burst mode disabled
      value: 0
    - name: Enabled
      description: Burst mode enabled
      value: 1
enum/BCR1_CBURSTRW:
  bit_size: 1
  variants:
    - name: Disabled
      description: Write operations are always performed in asynchronous mode
      value: 0
    - name: Enabled
      description: Write operations are performed in synchronous mode
      value: 1
enum/BCR1_CPSIZE:
  bit_size: 3
  variants:
    - name: NoBurstSplit
      description: No burst split when crossing page boundary
      value: 0
    - name: Bytes128
      description: 128 bytes CRAM page size
      value: 1
    - name: Bytes256
      description: 256 bytes CRAM page size
      value: 2
    - name: Bytes512
      description: 512 bytes CRAM page size
      value: 3
    - name: Bytes1024
      description: 1024 bytes CRAM page size
      value: 4
enum/BCR1_EXTMOD:
  bit_size: 1
  variants:
    - name: Disabled
      description: Values inside the FMC_BWTR are not taken into account
      value: 0
    - name: Enabled
      description: Values inside the FMC_BWTR are taken into account
      value: 1
enum/BCR1_FACCEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Corresponding NOR Flash memory access is disabled
      value: 0
    - name: Enabled
      description: Corresponding NOR Flash memory access is enabled
      value: 1
enum/BCR1_MBKEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Corresponding memory bank is disabled
      value: 0
    - name: Enabled
      description: Corresponding memory bank is enabled
      value: 1
enum/BCR1_MTYP:
  bit_size: 2
  variants:
    - name: SRAM
      description: SRAM memory type
      value: 0
    - name: PSRAM
      description: PSRAM (CRAM) memory type
      value: 1
    - name: Flash
      description: NOR Flash/OneNAND Flash
      value: 2
enum/BCR1_MUXEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Address/Data non-multiplexed
      value: 0
    - name: Enabled
      description: Address/Data multiplexed on databus
      value: 1
enum/BCR1_MWID:
  bit_size: 2
  variants:
    - name: Bits8
      description: Memory data bus width 8 bits
      value: 0
    - name: Bits16
      description: Memory data bus width 16 bits
      value: 1
    - name: Bits32
      description: Memory data bus width 32 bits
      value: 2
enum/BCR1_WAITCFG:
  bit_size: 1
  variants:
    - name: BeforeWaitState
      description: NWAIT signal is active one data cycle before wait state
      value: 0
    - name: DuringWaitState
      description: NWAIT signal is active during wait state
      value: 1
enum/BCR1_WAITEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Values inside the FMC_BWTR are taken into account
      value: 0
    - name: Enabled
      description: NWAIT signal enabled
      value: 1
enum/BCR1_WAITPOL:
  bit_size: 1
  variants:
    - name: ActiveLow
      description: NWAIT active low
      value: 0
    - name: ActiveHigh
      description: NWAIT active high
      value: 1
enum/BCR1_WREN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Write operations disabled for the bank by the FMC
      value: 0
    - name: Enabled
      description: Write operations enabled for the bank by the FMC
      value: 1
enum/BCR2_ASYNCWAIT:
  bit_size: 1
  variants:
    - name: Disabled
      description: Wait signal not used in asynchronous mode
      value: 0
    - name: Enabled
      description: Wait signal used even in asynchronous mode
      value: 1
enum/BCR2_BURSTEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Burst mode disabled
      value: 0
    - name: Enabled
      description: Burst mode enabled
      value: 1
enum/BCR2_CBURSTRW:
  bit_size: 1
  variants:
    - name: Disabled
      description: Write operations are always performed in asynchronous mode
      value: 0
    - name: Enabled
      description: Write operations are performed in synchronous mode
      value: 1
enum/BCR2_CPSIZE:
  bit_size: 3
  variants:
    - name: NoBurstSplit
      description: No burst split when crossing page boundary
      value: 0
    - name: Bytes128
      description: 128 bytes CRAM page size
      value: 1
    - name: Bytes256
      description: 256 bytes CRAM page size
      value: 2
    - name: Bytes512
      description: 512 bytes CRAM page size
      value: 3
    - name: Bytes1024
      description: 1024 bytes CRAM page size
      value: 4
enum/BCR2_EXTMOD:
  bit_size: 1
  variants:
    - name: Disabled
      description: Values inside the FMC_BWTR are not taken into account
      value: 0
    - name: Enabled
      description: Values inside the FMC_BWTR are taken into account
      value: 1
enum/BCR2_FACCEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Corresponding NOR Flash memory access is disabled
      value: 0
    - name: Enabled
      description: Corresponding NOR Flash memory access is enabled
      value: 1
enum/BCR2_MBKEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Corresponding memory bank is disabled
      value: 0
    - name: Enabled
      description: Corresponding memory bank is enabled
      value: 1
enum/BCR2_MTYP:
  bit_size: 2
  variants:
    - name: SRAM
      description: SRAM memory type
      value: 0
    - name: PSRAM
      description: PSRAM (CRAM) memory type
      value: 1
    - name: Flash
      description: NOR Flash/OneNAND Flash
      value: 2
enum/BCR2_MUXEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Address/Data non-multiplexed
      value: 0
    - name: Enabled
      description: Address/Data multiplexed on databus
      value: 1
enum/BCR2_MWID:
  bit_size: 2
  variants:
    - name: Bits8
      description: Memory data bus width 8 bits
      value: 0
    - name: Bits16
      description: Memory data bus width 16 bits
      value: 1
    - name: Bits32
      description: Memory data bus width 32 bits
      value: 2
enum/BCR2_WAITCFG:
  bit_size: 1
  variants:
    - name: BeforeWaitState
      description: NWAIT signal is active one data cycle before wait state
      value: 0
    - name: DuringWaitState
      description: NWAIT signal is active during wait state
      value: 1
enum/BCR2_WAITEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Values inside the FMC_BWTR are taken into account
      value: 0
    - name: Enabled
      description: NWAIT signal enabled
      value: 1
enum/BCR2_WAITPOL:
  bit_size: 1
  variants:
    - name: ActiveLow
      description: NWAIT active low
      value: 0
    - name: ActiveHigh
      description: NWAIT active high
      value: 1
enum/BCR2_WREN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Write operations disabled for the bank by the FMC
      value: 0
    - name: Enabled
      description: Write operations enabled for the bank by the FMC
      value: 1
enum/BCR3_ASYNCWAIT:
  bit_size: 1
  variants:
    - name: Disabled
      description: Wait signal not used in asynchronous mode
      value: 0
    - name: Enabled
      description: Wait signal used even in asynchronous mode
      value: 1
enum/BCR3_BURSTEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Burst mode disabled
      value: 0
    - name: Enabled
      description: Burst mode enabled
      value: 1
enum/BCR3_CBURSTRW:
  bit_size: 1
  variants:
    - name: Disabled
      description: Write operations are always performed in asynchronous mode
      value: 0
    - name: Enabled
      description: Write operations are performed in synchronous mode
      value: 1
enum/BCR3_CPSIZE:
  bit_size: 3
  variants:
    - name: NoBurstSplit
      description: No burst split when crossing page boundary
      value: 0
    - name: Bytes128
      description: 128 bytes CRAM page size
      value: 1
    - name: Bytes256
      description: 256 bytes CRAM page size
      value: 2
    - name: Bytes512
      description: 512 bytes CRAM page size
      value: 3
    - name: Bytes1024
      description: 1024 bytes CRAM page size
      value: 4
enum/BCR3_EXTMOD:
  bit_size: 1
  variants:
    - name: Disabled
      description: Values inside the FMC_BWTR are not taken into account
      value: 0
    - name: Enabled
      description: Values inside the FMC_BWTR are taken into account
      value: 1
enum/BCR3_FACCEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Corresponding NOR Flash memory access is disabled
      value: 0
    - name: Enabled
      description: Corresponding NOR Flash memory access is enabled
      value: 1
enum/BCR3_MBKEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Corresponding memory bank is disabled
      value: 0
    - name: Enabled
      description: Corresponding memory bank is enabled
      value: 1
enum/BCR3_MTYP:
  bit_size: 2
  variants:
    - name: SRAM
      description: SRAM memory type
      value: 0
    - name: PSRAM
      description: PSRAM (CRAM) memory type
      value: 1
    - name: Flash
      description: NOR Flash/OneNAND Flash
      value: 2
enum/BCR3_MUXEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Address/Data non-multiplexed
      value: 0
    - name: Enabled
      description: Address/Data multiplexed on databus
      value: 1
enum/BCR3_MWID:
  bit_size: 2
  variants:
    - name: Bits8
      description: Memory data bus width 8 bits
      value: 0
    - name: Bits16
      description: Memory data bus width 16 bits
      value: 1
    - name: Bits32
      description: Memory data bus width 32 bits
      value: 2
enum/BCR3_WAITCFG:
  bit_size: 1
  variants:
    - name: BeforeWaitState
      description: NWAIT signal is active one data cycle before wait state
      value: 0
    - name: DuringWaitState
      description: NWAIT signal is active during wait state
      value: 1
enum/BCR3_WAITEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Values inside the FMC_BWTR are taken into account
      value: 0
    - name: Enabled
      description: NWAIT signal enabled
      value: 1
enum/BCR3_WAITPOL:
  bit_size: 1
  variants:
    - name: ActiveLow
      description: NWAIT active low
      value: 0
    - name: ActiveHigh
      description: NWAIT active high
      value: 1
enum/BCR3_WREN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Write operations disabled for the bank by the FMC
      value: 0
    - name: Enabled
      description: Write operations enabled for the bank by the FMC
      value: 1
enum/BCR4_ASYNCWAIT:
  bit_size: 1
  variants:
    - name: Disabled
      description: Wait signal not used in asynchronous mode
      value: 0
    - name: Enabled
      description: Wait signal used even in asynchronous mode
      value: 1
enum/BCR4_BURSTEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Burst mode disabled
      value: 0
    - name: Enabled
      description: Burst mode enabled
      value: 1
enum/BCR4_CBURSTRW:
  bit_size: 1
  variants:
    - name: Disabled
      description: Write operations are always performed in asynchronous mode
      value: 0
    - name: Enabled
      description: Write operations are performed in synchronous mode
      value: 1
enum/BCR4_CPSIZE:
  bit_size: 3
  variants:
    - name: NoBurstSplit
      description: No burst split when crossing page boundary
      value: 0
    - name: Bytes128
      description: 128 bytes CRAM page size
      value: 1
    - name: Bytes256
      description: 256 bytes CRAM page size
      value: 2
    - name: Bytes512
      description: 512 bytes CRAM page size
      value: 3
    - name: Bytes1024
      description: 1024 bytes CRAM page size
      value: 4
enum/BCR4_EXTMOD:
  bit_size: 1
  variants:
    - name: Disabled
      description: Values inside the FMC_BWTR are not taken into account
      value: 0
    - name: Enabled
      description: Values inside the FMC_BWTR are taken into account
      value: 1
enum/BCR4_FACCEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Corresponding NOR Flash memory access is disabled
      value: 0
    - name: Enabled
      description: Corresponding NOR Flash memory access is enabled
      value: 1
enum/BCR4_MBKEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Corresponding memory bank is disabled
      value: 0
    - name: Enabled
      description: Corresponding memory bank is enabled
      value: 1
enum/BCR4_MTYP:
  bit_size: 2
  variants:
    - name: SRAM
      description: SRAM memory type
      value: 0
    - name: PSRAM
      description: PSRAM (CRAM) memory type
      value: 1
    - name: Flash
      description: NOR Flash/OneNAND Flash
      value: 2
enum/BCR4_MUXEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Address/Data non-multiplexed
      value: 0
    - name: Enabled
      description: Address/Data multiplexed on databus
      value: 1
enum/BCR4_MWID:
  bit_size: 2
  variants:
    - name: Bits8
      description: Memory data bus width 8 bits
      value: 0
    - name: Bits16
      description: Memory data bus width 16 bits
      value: 1
    - name: Bits32
      description: Memory data bus width 32 bits
      value: 2
enum/BCR4_WAITCFG:
  bit_size: 1
  variants:
    - name: BeforeWaitState
      description: NWAIT signal is active one data cycle before wait state
      value: 0
    - name: DuringWaitState
      description: NWAIT signal is active during wait state
      value: 1
enum/BCR4_WAITEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Values inside the FMC_BWTR are taken into account
      value: 0
    - name: Enabled
      description: NWAIT signal enabled
      value: 1
enum/BCR4_WAITPOL:
  bit_size: 1
  variants:
    - name: ActiveLow
      description: NWAIT active low
      value: 0
    - name: ActiveHigh
      description: NWAIT active high
      value: 1
enum/BCR4_WREN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Write operations disabled for the bank by the FMC
      value: 0
    - name: Enabled
      description: Write operations enabled for the bank by the FMC
      value: 1
enum/BTR1_ACCMOD:
  bit_size: 2
  variants:
    - name: A
      description: Access mode A
      value: 0
    - name: B
      description: Access mode B
      value: 1
    - name: C
      description: Access mode C
      value: 2
    - name: D
      description: Access mode D
      value: 3
enum/BTR2_ACCMOD:
  bit_size: 2
  variants:
    - name: A
      description: Access mode A
      value: 0
    - name: B
      description: Access mode B
      value: 1
    - name: C
      description: Access mode C
      value: 2
    - name: D
      description: Access mode D
      value: 3
enum/BTR3_ACCMOD:
  bit_size: 2
  variants:
    - name: A
      description: Access mode A
      value: 0
    - name: B
      description: Access mode B
      value: 1
    - name: C
      description: Access mode C
      value: 2
    - name: D
      description: Access mode D
      value: 3
enum/BTR4_ACCMOD:
  bit_size: 2
  variants:
    - name: A
      description: Access mode A
      value: 0
    - name: B
      description: Access mode B
      value: 1
    - name: C
      description: Access mode C
      value: 2
    - name: D
      description: Access mode D
      value: 3
enum/BUSY:
  bit_size: 1
  variants:
    - name: NotBusy
      description: SDRAM Controller is ready to accept a new request
      value: 0
    - name: Busy
      description: SDRAM Controller is not ready to accept a new request
      value: 1
enum/BWTR1_ACCMOD:
  bit_size: 2
  variants:
    - name: A
      description: Access mode A
      value: 0
    - name: B
      description: Access mode B
      value: 1
    - name: C
      description: Access mode C
      value: 2
    - name: D
      description: Access mode D
      value: 3
enum/BWTR2_ACCMOD:
  bit_size: 2
  variants:
    - name: A
      description: Access mode A
      value: 0
    - name: B
      description: Access mode B
      value: 1
    - name: C
      description: Access mode C
      value: 2
    - name: D
      description: Access mode D
      value: 3
enum/BWTR3_ACCMOD:
  bit_size: 2
  variants:
    - name: A
      description: Access mode A
      value: 0
    - name: B
      description: Access mode B
      value: 1
    - name: C
      description: Access mode C
      value: 2
    - name: D
      description: Access mode D
      value: 3
enum/BWTR4_ACCMOD:
  bit_size: 2
  variants:
    - name: A
      description: Access mode A
      value: 0
    - name: B
      description: Access mode B
      value: 1
    - name: C
      description: Access mode C
      value: 2
    - name: D
      description: Access mode D
      value: 3
enum/CCLKEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: The FMC_CLK is generated continuously during asynchronous and synchronous access. The FMC_CLK clock is activated when the CCLKEN is set
      value: 0
    - name: Enabled
      description: The FMC_CLK is only generated during the synchronous memory access (read/write transaction)
      value: 1
enum/CRE:
  bit_size: 1
  variants:
    - name: Clear
      description: Refresh Error Flag is cleared
      value: 1
enum/CTB2:
  bit_size: 1
  variants:
    - name: NotIssued
      description: Command not issued to SDRAM Bank 1
      value: 0
    - name: Issued
      description: Command issued to SDRAM Bank 1
      value: 1
enum/ECCEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: ECC logic is disabled and reset
      value: 0
    - name: Enabled
      description: ECC logic is enabled
      value: 1
enum/ECCPS:
  bit_size: 3
  variants:
    - name: Bytes256
      description: ECC page size 256 bytes
      value: 0
    - name: Bytes512
      description: ECC page size 512 bytes
      value: 1
    - name: Bytes1024
      description: ECC page size 1024 bytes
      value: 2
    - name: Bytes2048
      description: ECC page size 2048 bytes
      value: 3
    - name: Bytes4096
      description: ECC page size 4096 bytes
      value: 4
    - name: Bytes8192
      description: ECC page size 8192 bytes
      value: 5
enum/FEMPT:
  bit_size: 1
  variants:
    - name: NotEmpty
      description: FIFO not empty
      value: 0
    - name: Empty
      description: FIFO empty
      value: 1
enum/IFEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Interrupt falling edge detection request disabled
      value: 0
    - name: Enabled
      description: Interrupt falling edge detection request enabled
      value: 1
enum/IFS:
  bit_size: 1
  variants:
    - name: DidNotOccur
      description: Interrupt falling edge did not occur
      value: 0
    - name: Occurred
      description: Interrupt falling edge occurred
      value: 1
enum/ILEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Interrupt high-level detection request disabled
      value: 0
    - name: Enabled
      description: Interrupt high-level detection request enabled
      value: 1
enum/ILS:
  bit_size: 1
  variants:
    - name: DidNotOccur
      description: Interrupt high-level did not occur
      value: 0
    - name: Occurred
      description: Interrupt high-level occurred
      value: 1
enum/IREN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Interrupt rising edge detection request disabled
      value: 0
    - name: Enabled
      description: Interrupt rising edge detection request enabled
      value: 1
enum/IRS:
  bit_size: 1
  variants:
    - name: DidNotOccur
      description: Interrupt rising edge did not occur
      value: 0
    - name: Occurred
      description: Interrupt rising edge occurred
      value: 1
enum/MODE:
  bit_size: 3
  variants:
    - name: Normal
      description: Normal Mode
      value: 0
    - name: ClockConfigurationEnable
      description: Clock Configuration Enable
      value: 1
    - name: PALL
      description: PALL (All Bank Precharge) command
      value: 2
    - name: AutoRefreshCommand
      description: Auto-refresh command
      value: 3
    - name: LoadModeRegister
      description: Load Mode Resgier
      value: 4
    - name: SelfRefreshCommand
      description: Self-refresh command
      value: 5
    - name: PowerDownCommand
      description: Power-down command
      value: 6
enum/MODES1:
  bit_size: 2
  variants:
    - name: Normal
      description: Normal Mode
      value: 0
    - name: SelfRefresh
      description: Self-refresh mode
      value: 1
    - name: PowerDown
      description: Power-down mode
      value: 2
enum/PBKEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Corresponding memory bank is disabled
      value: 0
    - name: Enabled
      description: Corresponding memory bank is enabled
      value: 1
enum/PTYP:
  bit_size: 1
  variants:
    - name: NANDFlash
      description: NAND Flash
      value: 1
enum/PWAITEN:
  bit_size: 1
  variants:
    - name: Disabled
      description: Wait feature disabled
      value: 0
    - name: Enabled
      description: Wait feature enabled
      value: 1
enum/PWID:
  bit_size: 2
  variants:
    - name: Bits8
      description: External memory device width 8 bits
      value: 0
    - name: Bits16
      description: External memory device width 16 bits
      value: 1
enum/RE:
  bit_size: 1
  variants:
    - name: NoError
      description: No refresh error has been detected
      value: 0
    - name: Error
      description: A refresh error has been detected
      value: 1
enum/REIE:
  bit_size: 1
  variants:
    - name: Disabled
      description: Interrupt is disabled
      value: 0
    - name: Enabled
      description: Interrupt is generated if RE = 1
      value: 1
enum/SDCR1_CAS:
  bit_size: 2
  variants:
    - name: Clocks1
      description: 1 cycle
      value: 1
    - name: Clocks2
      description: 2 cycles
      value: 2
    - name: Clocks3
      description: 3 cycles
      value: 3
enum/SDCR1_MWID:
  bit_size: 2
  variants:
    - name: Bits8
      description: Memory data bus width 8 bits
      value: 0
    - name: Bits16
      description: Memory data bus width 16 bits
      value: 1
    - name: Bits32
      description: Memory data bus width 32 bits
      value: 2
enum/SDCR1_NB:
  bit_size: 1
  variants:
    - name: NB2
      description: Two internal Banks
      value: 0
    - name: NB4
      description: Four internal Banks
      value: 1
enum/SDCR1_NC:
  bit_size: 2
  variants:
    - name: Bits8
      description: 8 bits
      value: 0
    - name: Bits9
      description: 9 bits
      value: 1
    - name: Bits10
      description: 10 bits
      value: 2
    - name: Bits11
      description: 11 bits
      value: 3
enum/SDCR1_NR:
  bit_size: 2
  variants:
    - name: Bits11
      description: 11 bits
      value: 0
    - name: Bits12
      description: 12 bits
      value: 1
    - name: Bits13
      description: 13 bits
      value: 2
enum/SDCR1_RBURST:
  bit_size: 1
  variants:
    - name: Disabled
      description: Single read requests are not managed as bursts
      value: 0
    - name: Enabled
      description: Single read requests are always managed as bursts
      value: 1
enum/SDCR1_RPIPE:
  bit_size: 2
  variants:
    - name: NoDelay
      description: No clock cycle delay
      value: 0
    - name: Clocks1
      description: One clock cycle delay
      value: 1
    - name: Clocks2
      description: Two clock cycles delay
      value: 2
enum/SDCR1_SDCLK:
  bit_size: 2
  variants:
    - name: Disabled
      description: SDCLK clock disabled
      value: 0
    - name: Div2
      description: SDCLK period = 2 x HCLK period
      value: 2
    - name: Div3
      description: SDCLK period = 3 x HCLK period
      value: 3
enum/SDCR1_WP:
  bit_size: 1
  variants:
    - name: Disabled
      description: Write accesses allowed
      value: 0
    - name: Enabled
      description: Write accesses ignored
      value: 1
enum/SDCR2_CAS:
  bit_size: 2
  variants:
    - name: Clocks1
      description: 1 cycle
      value: 1
    - name: Clocks2
      description: 2 cycles
      value: 2
    - name: Clocks3
      description: 3 cycles
      value: 3
enum/SDCR2_MWID:
  bit_size: 2
  variants:
    - name: Bits8
      description: Memory data bus width 8 bits
      value: 0
    - name: Bits16
      description: Memory data bus width 16 bits
      value: 1
    - name: Bits32
      description: Memory data bus width 32 bits
      value: 2
enum/SDCR2_NB:
  bit_size: 1
  variants:
    - name: NB2
      description: Two internal Banks
      value: 0
    - name: NB4
      description: Four internal Banks
      value: 1
enum/SDCR2_NC:
  bit_size: 2
  variants:
    - name: Bits8
      description: 8 bits
      value: 0
    - name: Bits9
      description: 9 bits
      value: 1
    - name: Bits10
      description: 10 bits
      value: 2
    - name: Bits11
      description: 11 bits
      value: 3
enum/SDCR2_NR:
  bit_size: 2
  variants:
    - name: Bits11
      description: 11 bits
      value: 0
    - name: Bits12
      description: 12 bits
      value: 1
    - name: Bits13
      description: 13 bits
      value: 2
enum/SDCR2_RBURST:
  bit_size: 1
  variants:
    - name: Disabled
      description: Single read requests are not managed as bursts
      value: 0
    - name: Enabled
      description: Single read requests are always managed as bursts
      value: 1
enum/SDCR2_RPIPE:
  bit_size: 2
  variants:
    - name: NoDelay
      description: No clock cycle delay
      value: 0
    - name: Clocks1
      description: One clock cycle delay
      value: 1
    - name: Clocks2
      description: Two clock cycles delay
      value: 2
enum/SDCR2_SDCLK:
  bit_size: 2
  variants:
    - name: Disabled
      description: SDCLK clock disabled
      value: 0
    - name: Div2
      description: SDCLK period = 2 x HCLK period
      value: 2
    - name: Div3
      description: SDCLK period = 3 x HCLK period
      value: 3
enum/SDCR2_WP:
  bit_size: 1
  variants:
    - name: Disabled
      description: Write accesses allowed
      value: 0
    - name: Enabled
      description: Write accesses ignored
      value: 1
enum/WFDIS:
  bit_size: 1
  variants:
    - name: Enabled
      description: Write FIFO enabled
      value: 0
    - name: Disabled
      description: Write FIFO disabled
      value: 1
