// Seed: 183954479
module module_0 (
    id_1,
    id_2
);
  output tri1 id_2;
  inout wire id_1;
  wire id_3 = id_1;
  assign id_2 = -1'd0;
endmodule
module module_1 #(
    parameter id_1 = 32'd2
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  output reg id_4;
  output reg id_3;
  input wire id_2;
  output wire _id_1;
  always @(*) for (int id_5 = 1'b0; id_2 > 1'd0; id_4 = 1) id_3 = -1'd0;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign modCall_1.id_2 = 0;
  logic [1 : id_1] id_6 = 1;
endmodule
