============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/TD/bin/td.exe
   Run by =     ASUS
   Run Date =   Sat Apr 15 22:43:53 2023

   Run on =     DESKTOP-BICF4SF
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db CortexM0_SOC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.0.30786.
RUN-1001 : Database version number 46126.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter place:timing_factor.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:least_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:most_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:tactics.
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db CortexM0_SOC_pr.db" in  7.044985s wall, 6.875000s user + 0.343750s system = 7.218750s CPU (102.5%)

RUN-1004 : used memory is 540 MB, reserved memory is 502 MB, peak memory is 540 MB
GUI-5004 WARNING: IO[7] has not been assigned location ...
GUI-5004 WARNING: IO[6] has not been assigned location ...
GUI-5004 WARNING: IO[5] has not been assigned location ...
GUI-5004 WARNING: IO[4] has not been assigned location ...
GUI-5004 WARNING: IO[3] has not been assigned location ...
GUI-5004 WARNING: IO[2] has not been assigned location ...
GUI-5004 WARNING: QN_REF24MHz has not been assigned location ...
GUI-5004 WARNING: key[7] has not been assigned location ...
GUI-5004 WARNING: key[6] has not been assigned location ...
GUI-5004 WARNING: key[5] has not been assigned location ...
GUI-5004 WARNING: key[4] has not been assigned location ...
GUI-5004 WARNING: key[3] has not been assigned location ...
GUI-5004 WARNING: key[2] has not been assigned location ...
GUI-5004 WARNING: key[1] has not been assigned location ...
GUI-5004 WARNING: key[0] has not been assigned location ...
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 51 in ../rtl/CortexM0_SoC.v(72)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(132)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(473)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(530)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  6.207707s wall, 6.109375s user + 0.265625s system = 6.375000s CPU (102.7%)

RUN-1004 : used memory is 323 MB, reserved memory is 275 MB, peak memory is 567 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = D16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = F15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[1]   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[2]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[3]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 61 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 23690/265 useful/useless nets, 22953/120 useful/useless insts
SYN-1021 : Optimized 36 onehot mux instances.
SYN-1020 : Optimized 74 distributor mux.
SYN-1016 : Merged 371 instances.
SYN-1015 : Optimize round 1, 1113 better
SYN-1014 : Optimize round 2
SYN-1032 : 23652/72 useful/useless nets, 22916/158 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 2, 326 better
SYN-1014 : Optimize round 3
SYN-1032 : 23647/2 useful/useless nets, 22911/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 160 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 21000/352 useful/useless nets, 20757/280 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 3898 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19987/22 useful/useless nets, 19744/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19981/0 useful/useless nets, 19738/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  10.044274s wall, 9.546875s user + 0.531250s system = 10.078125s CPU (100.3%)

RUN-1004 : used memory is 426 MB, reserved memory is 380 MB, peak memory is 567 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        46
  #input                   18
  #output                  18
  #inout                   10

Gate Statistics
#Basic gates            20414
  #and                   9668
  #nand                     0
  #or                    2017
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6457
  #bufif1                   2
  #MX21                   525
  #FADD                     0
  #DFF                   1672
  #LATCH                    0
#MACRO_ADD                 26
#MACRO_EQ                  86
#MACRO_MULT                 1
#MACRO_MUX                490

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18742  |1672   |123    |
|  kb      |Keyboard         |8      |160    |24     |
|  u_logic |cortexm0ds_logic |18387  |1306   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  4.432194s wall, 4.312500s user + 0.234375s system = 4.546875s CPU (102.6%)

RUN-1004 : used memory is 537 MB, reserved memory is 495 MB, peak memory is 567 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 195 instances.
SYN-2501 : Optimize round 1, 698 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 11 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 19 instances.
SYN-1032 : 22225/17 useful/useless nets, 21608/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 320 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20074/68 useful/useless nets, 19743/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20508/2 useful/useless nets, 20245/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21145/4 useful/useless nets, 20882/4 useful/useless insts
SYN-1032 : 23305/74 useful/useless nets, 22674/68 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 72376, tnet num: 23323, tinst num: 22676, tnode num: 100848, tedge num: 112352.
TMR-2508 : Levelizing timing graph completed, there are 279 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  2.245042s wall, 2.218750s user + 0.156250s system = 2.375000s CPU (105.8%)

RUN-1004 : used memory is 698 MB, reserved memory is 662 MB, peak memory is 698 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23323 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 338 (3.46), #lev = 6 (3.07)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 334 (3.45), #lev = 6 (3.05)
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 947 instances into 341 LUTs, name keeping = 71%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 304 (3.58), #lev = 4 (3.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 256 (3.47), #lev = 4 (3.95)
SYN-3001 : Logic optimization runtime opt =   0.08 sec, map = 118.29 sec
SYN-3001 : Mapper mapped 816 instances into 256 LUTs, name keeping = 65%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 4737 (3.81), #lev = 32 (11.66)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 4701 (3.80), #lev = 32 (11.32)
SYN-3001 : Logic optimization runtime opt =   2.26 sec, map = 118.73 sec
SYN-3001 : Mapper mapped 18736 instances into 4701 LUTs, name keeping = 37%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        46
  #input                   18
  #output                  18
  #inout                   10

LUT Statistics
#Total_luts              5714
  #lut4                  4282
  #lut5                  1016
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             416

Utilization Statistics
#lut                     5714   out of  19600   29.15%
#reg                     1662   out of  19600    8.48%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       46   out of    188   24.47%
  #ireg                     0
  #oreg                     9
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5298   |416    |1671   |32     |3      |
|  kb      |Keyboard         |256    |168    |160    |0      |0      |
|  u_logic |cortexm0ds_logic |4701   |173    |1305   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 197 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 28 adder to BLE ...
SYN-4008 : Packed 28 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "Keyboard" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 160 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 84 adder to BLE ...
SYN-4008 : Packed 84 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1305 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  34.641583s wall, 34.859375s user + 0.765625s system = 35.625000s CPU (102.8%)

RUN-1004 : used memory is 585 MB, reserved memory is 551 MB, peak memory is 899 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 4 instances.
RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  5.433931s wall, 5.109375s user + 0.359375s system = 5.468750s CPU (100.6%)

RUN-1004 : used memory is 607 MB, reserved memory is 575 MB, peak memory is 899 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7221 instances
RUN-1001 : 5298 luts, 1662 seqs, 107 mslices, 66 lslices, 46 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7740 nets
RUN-1001 : 3981 nets have 2 pins
RUN-1001 : 2779 nets have [3 - 5] pins
RUN-1001 : 557 nets have [6 - 10] pins
RUN-1001 : 215 nets have [11 - 20] pins
RUN-1001 : 202 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7219 instances, 5298 luts, 1662 seqs, 173 slices, 24 macros(173 instances: 107 mslices 66 lslices)
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 34434, tnet num: 7694, tinst num: 7219, tnode num: 39713, tedge num: 55884.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7694 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.552770s wall, 1.500000s user + 0.093750s system = 1.593750s CPU (102.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.74437e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7219.
PHY-3001 : End clustering;  0.000022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.51081e+06, overlap = 78.75
PHY-3002 : Step(2): len = 1.27401e+06, overlap = 78.75
PHY-3002 : Step(3): len = 1.15295e+06, overlap = 84.2188
PHY-3002 : Step(4): len = 1.03564e+06, overlap = 105.75
PHY-3002 : Step(5): len = 961929, overlap = 115.125
PHY-3002 : Step(6): len = 948252, overlap = 118
PHY-3002 : Step(7): len = 936076, overlap = 115.906
PHY-3002 : Step(8): len = 874890, overlap = 150.844
PHY-3002 : Step(9): len = 779349, overlap = 165.063
PHY-3002 : Step(10): len = 759863, overlap = 169.063
PHY-3002 : Step(11): len = 748272, overlap = 169.906
PHY-3002 : Step(12): len = 735256, overlap = 175.469
PHY-3002 : Step(13): len = 723600, overlap = 177.594
PHY-3002 : Step(14): len = 714013, overlap = 178.344
PHY-3002 : Step(15): len = 704970, overlap = 179.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.64497e-05
PHY-3002 : Step(16): len = 728375, overlap = 165.188
PHY-3002 : Step(17): len = 722815, overlap = 159.25
PHY-3002 : Step(18): len = 708810, overlap = 155.688
PHY-3002 : Step(19): len = 704689, overlap = 153.781
PHY-3002 : Step(20): len = 701769, overlap = 146.219
PHY-3002 : Step(21): len = 697284, overlap = 146.438
PHY-3002 : Step(22): len = 690847, overlap = 148.438
PHY-3002 : Step(23): len = 686209, overlap = 153.094
PHY-3002 : Step(24): len = 682943, overlap = 153.875
PHY-3002 : Step(25): len = 677999, overlap = 151.063
PHY-3002 : Step(26): len = 672200, overlap = 149.375
PHY-3002 : Step(27): len = 668106, overlap = 149.219
PHY-3002 : Step(28): len = 664800, overlap = 148.688
PHY-3002 : Step(29): len = 657246, overlap = 146.406
PHY-3002 : Step(30): len = 651788, overlap = 143.406
PHY-3002 : Step(31): len = 649496, overlap = 140.563
PHY-3002 : Step(32): len = 642880, overlap = 134.844
PHY-3002 : Step(33): len = 632980, overlap = 131.094
PHY-3002 : Step(34): len = 629506, overlap = 132.5
PHY-3002 : Step(35): len = 626824, overlap = 128.688
PHY-3002 : Step(36): len = 607707, overlap = 116.219
PHY-3002 : Step(37): len = 600084, overlap = 116.188
PHY-3002 : Step(38): len = 597788, overlap = 114.25
PHY-3002 : Step(39): len = 593897, overlap = 115
PHY-3002 : Step(40): len = 590421, overlap = 111.438
PHY-3002 : Step(41): len = 587757, overlap = 113.531
PHY-3002 : Step(42): len = 582508, overlap = 112.563
PHY-3002 : Step(43): len = 579381, overlap = 116.219
PHY-3002 : Step(44): len = 576271, overlap = 113.281
PHY-3002 : Step(45): len = 570831, overlap = 109.844
PHY-3002 : Step(46): len = 567317, overlap = 107.5
PHY-3002 : Step(47): len = 564668, overlap = 107.375
PHY-3002 : Step(48): len = 561855, overlap = 112.156
PHY-3002 : Step(49): len = 557047, overlap = 108.281
PHY-3002 : Step(50): len = 553166, overlap = 99.5938
PHY-3002 : Step(51): len = 551068, overlap = 106.469
PHY-3002 : Step(52): len = 547159, overlap = 110.469
PHY-3002 : Step(53): len = 543823, overlap = 111.125
PHY-3002 : Step(54): len = 541686, overlap = 106.938
PHY-3002 : Step(55): len = 536400, overlap = 108
PHY-3002 : Step(56): len = 530092, overlap = 104.5
PHY-3002 : Step(57): len = 528328, overlap = 113.906
PHY-3002 : Step(58): len = 525151, overlap = 107.813
PHY-3002 : Step(59): len = 520678, overlap = 113.125
PHY-3002 : Step(60): len = 518039, overlap = 109.938
PHY-3002 : Step(61): len = 515033, overlap = 112.844
PHY-3002 : Step(62): len = 510934, overlap = 111.406
PHY-3002 : Step(63): len = 508917, overlap = 116.188
PHY-3002 : Step(64): len = 504829, overlap = 113.031
PHY-3002 : Step(65): len = 502674, overlap = 108.813
PHY-3002 : Step(66): len = 499701, overlap = 104.063
PHY-3002 : Step(67): len = 496664, overlap = 103.594
PHY-3002 : Step(68): len = 493022, overlap = 101.844
PHY-3002 : Step(69): len = 490062, overlap = 105.594
PHY-3002 : Step(70): len = 486909, overlap = 108.031
PHY-3002 : Step(71): len = 483471, overlap = 108.188
PHY-3002 : Step(72): len = 480217, overlap = 106.063
PHY-3002 : Step(73): len = 476225, overlap = 106.438
PHY-3002 : Step(74): len = 473706, overlap = 106.188
PHY-3002 : Step(75): len = 470983, overlap = 108.906
PHY-3002 : Step(76): len = 464861, overlap = 112.781
PHY-3002 : Step(77): len = 461336, overlap = 107.281
PHY-3002 : Step(78): len = 459831, overlap = 107.406
PHY-3002 : Step(79): len = 455099, overlap = 108.844
PHY-3002 : Step(80): len = 438405, overlap = 115.906
PHY-3002 : Step(81): len = 436574, overlap = 110.5
PHY-3002 : Step(82): len = 435090, overlap = 110.625
PHY-3002 : Step(83): len = 433224, overlap = 105.031
PHY-3002 : Step(84): len = 431465, overlap = 112.438
PHY-3002 : Step(85): len = 429399, overlap = 107
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000112899
PHY-3002 : Step(86): len = 431141, overlap = 114.594
PHY-3002 : Step(87): len = 435063, overlap = 111.125
PHY-3002 : Step(88): len = 437726, overlap = 104.531
PHY-3002 : Step(89): len = 438885, overlap = 101.781
PHY-3002 : Step(90): len = 440001, overlap = 99.3438
PHY-3002 : Step(91): len = 442194, overlap = 84.7188
PHY-3002 : Step(92): len = 444469, overlap = 79.125
PHY-3002 : Step(93): len = 446076, overlap = 72.8438
PHY-3002 : Step(94): len = 446927, overlap = 73.5
PHY-3002 : Step(95): len = 449480, overlap = 71.7188
PHY-3002 : Step(96): len = 453158, overlap = 70.4688
PHY-3002 : Step(97): len = 453449, overlap = 69.2813
PHY-3002 : Step(98): len = 453346, overlap = 64.5625
PHY-3002 : Step(99): len = 455690, overlap = 57.9063
PHY-3002 : Step(100): len = 456809, overlap = 56.3125
PHY-3002 : Step(101): len = 456845, overlap = 58.75
PHY-3002 : Step(102): len = 456205, overlap = 57.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000219365
PHY-3002 : Step(103): len = 457512, overlap = 59.7188
PHY-3002 : Step(104): len = 463163, overlap = 61.9375
PHY-3002 : Step(105): len = 470848, overlap = 60.7188
PHY-3002 : Step(106): len = 471454, overlap = 55.5313
PHY-3002 : Step(107): len = 472758, overlap = 60
PHY-3002 : Step(108): len = 475210, overlap = 54.3125
PHY-3002 : Step(109): len = 476575, overlap = 51.8438
PHY-3002 : Step(110): len = 477737, overlap = 51.875
PHY-3002 : Step(111): len = 479860, overlap = 51.7188
PHY-3002 : Step(112): len = 485548, overlap = 52.5938
PHY-3002 : Step(113): len = 487629, overlap = 47.8125
PHY-3002 : Step(114): len = 488150, overlap = 49.5313
PHY-3002 : Step(115): len = 488246, overlap = 46.6563
PHY-3002 : Step(116): len = 488588, overlap = 48.4688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000354932
PHY-3002 : Step(117): len = 489364, overlap = 50.3438
PHY-3002 : Step(118): len = 493067, overlap = 56.0625
PHY-3002 : Step(119): len = 498692, overlap = 54.0938
PHY-3002 : Step(120): len = 500637, overlap = 55.4688
PHY-3002 : Step(121): len = 501933, overlap = 50.0313
PHY-3002 : Step(122): len = 503278, overlap = 44.8438
PHY-3002 : Step(123): len = 503960, overlap = 44.5313
PHY-3002 : Step(124): len = 505052, overlap = 46.0938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034932s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (178.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.15587e+06, over cnt = 1243(3%), over = 1834, worst = 8
PHY-1002 : len = 1.16473e+06, over cnt = 974(2%), over = 1291, worst = 8
PHY-1002 : len = 1.17466e+06, over cnt = 662(1%), over = 830, worst = 8
PHY-1002 : len = 1.17698e+06, over cnt = 275(0%), over = 363, worst = 8
PHY-1002 : len = 1.17746e+06, over cnt = 146(0%), over = 214, worst = 8
PHY-1001 : End global iterations;  2.204182s wall, 3.156250s user + 0.031250s system = 3.187500s CPU (144.6%)

PHY-1001 : Congestion index: top1 = 80.63, top5 = 69.38, top10 = 62.50, top15 = 56.88.
PHY-3001 : End congestion estimation;  3.346097s wall, 4.281250s user + 0.093750s system = 4.375000s CPU (130.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7694 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.880403s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (106.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.62149e-05
PHY-3002 : Step(125): len = 481833, overlap = 57.1875
PHY-3002 : Step(126): len = 463773, overlap = 75.6563
PHY-3002 : Step(127): len = 454384, overlap = 81.875
PHY-3002 : Step(128): len = 445619, overlap = 87.3438
PHY-3002 : Step(129): len = 437159, overlap = 92.25
PHY-3002 : Step(130): len = 421441, overlap = 108.938
PHY-3002 : Step(131): len = 409847, overlap = 117.688
PHY-3002 : Step(132): len = 397896, overlap = 127.219
PHY-3002 : Step(133): len = 385796, overlap = 141.906
PHY-3002 : Step(134): len = 374830, overlap = 148.938
PHY-3002 : Step(135): len = 361579, overlap = 159.875
PHY-3002 : Step(136): len = 349291, overlap = 163.125
PHY-3002 : Step(137): len = 336103, overlap = 179.281
PHY-3002 : Step(138): len = 328634, overlap = 191.125
PHY-3002 : Step(139): len = 316762, overlap = 207.688
PHY-3002 : Step(140): len = 308249, overlap = 211.938
PHY-3002 : Step(141): len = 304781, overlap = 215.844
PHY-3002 : Step(142): len = 298059, overlap = 217.656
PHY-3002 : Step(143): len = 294557, overlap = 217.938
PHY-3002 : Step(144): len = 293322, overlap = 214.531
PHY-3002 : Step(145): len = 291799, overlap = 213.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.24297e-05
PHY-3002 : Step(146): len = 297533, overlap = 203.906
PHY-3002 : Step(147): len = 302321, overlap = 193.938
PHY-3002 : Step(148): len = 307159, overlap = 189.438
PHY-3002 : Step(149): len = 313616, overlap = 182.469
PHY-3002 : Step(150): len = 318731, overlap = 173.438
PHY-3002 : Step(151): len = 324093, overlap = 166.906
PHY-3002 : Step(152): len = 329510, overlap = 160.406
PHY-3002 : Step(153): len = 333595, overlap = 151.563
PHY-3002 : Step(154): len = 337006, overlap = 143.469
PHY-3002 : Step(155): len = 342493, overlap = 124.906
PHY-3002 : Step(156): len = 344301, overlap = 119.688
PHY-3002 : Step(157): len = 345142, overlap = 114.094
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000104859
PHY-3002 : Step(158): len = 351964, overlap = 100.188
PHY-3002 : Step(159): len = 354094, overlap = 96.3438
PHY-3002 : Step(160): len = 359267, overlap = 88.0313
PHY-3002 : Step(161): len = 365159, overlap = 77.625
PHY-3002 : Step(162): len = 370581, overlap = 69.3125
PHY-3002 : Step(163): len = 374872, overlap = 62.8125
PHY-3002 : Step(164): len = 381831, overlap = 52.125
PHY-3002 : Step(165): len = 383585, overlap = 49.5625
PHY-3002 : Step(166): len = 384122, overlap = 50.7188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000209719
PHY-3002 : Step(167): len = 393909, overlap = 38.375
PHY-3002 : Step(168): len = 396559, overlap = 36.1875
PHY-3002 : Step(169): len = 403081, overlap = 29.5938
PHY-3002 : Step(170): len = 407327, overlap = 25.4375
PHY-3002 : Step(171): len = 412459, overlap = 24.0938
PHY-3002 : Step(172): len = 417162, overlap = 20.75
PHY-3002 : Step(173): len = 419594, overlap = 20.25
PHY-3002 : Step(174): len = 424269, overlap = 21.4375
PHY-3002 : Step(175): len = 426190, overlap = 19.4688
PHY-3002 : Step(176): len = 426375, overlap = 18.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000419438
PHY-3002 : Step(177): len = 439176, overlap = 9.125
PHY-3002 : Step(178): len = 442329, overlap = 9.4375
PHY-3002 : Step(179): len = 443447, overlap = 11.5313
PHY-3002 : Step(180): len = 445357, overlap = 12.7813
PHY-3002 : Step(181): len = 450240, overlap = 12.9063
PHY-3002 : Step(182): len = 455421, overlap = 13.0938
PHY-3002 : Step(183): len = 458585, overlap = 13.0313
PHY-3002 : Step(184): len = 465762, overlap = 13.0313
PHY-3002 : Step(185): len = 468570, overlap = 13.75
PHY-3002 : Step(186): len = 468244, overlap = 14.0313
PHY-3002 : Step(187): len = 466761, overlap = 14.2188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000838876
PHY-3002 : Step(188): len = 475082, overlap = 12.625
PHY-3002 : Step(189): len = 477508, overlap = 11.1563
PHY-3002 : Step(190): len = 481357, overlap = 9.59375
PHY-3002 : Step(191): len = 485062, overlap = 8.09375
PHY-3002 : Step(192): len = 490483, overlap = 5.5
PHY-3002 : Step(193): len = 494396, overlap = 3.90625
PHY-3002 : Step(194): len = 499623, overlap = 1.3125
PHY-3002 : Step(195): len = 500815, overlap = 0.8125
PHY-3002 : Step(196): len = 502094, overlap = 1.5625
PHY-3002 : Step(197): len = 502364, overlap = 2.5
PHY-3002 : Step(198): len = 501842, overlap = 2.6875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00167775
PHY-3002 : Step(199): len = 509139, overlap = 2.6875
PHY-3002 : Step(200): len = 514750, overlap = 2.59375
PHY-3002 : Step(201): len = 520819, overlap = 1.8125
PHY-3002 : Step(202): len = 523620, overlap = 2.03125
PHY-3002 : Step(203): len = 524142, overlap = 1.96875
PHY-3002 : Step(204): len = 524104, overlap = 2.53125
PHY-3002 : Step(205): len = 524476, overlap = 2.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00313597
PHY-3002 : Step(206): len = 529946, overlap = 2.25
PHY-3002 : Step(207): len = 534407, overlap = 1.875
PHY-3002 : Step(208): len = 539019, overlap = 1.96875
PHY-3002 : Step(209): len = 543498, overlap = 1.4375
PHY-3002 : Step(210): len = 546420, overlap = 1.28125
PHY-3002 : Step(211): len = 546422, overlap = 1.21875
PHY-3002 : Step(212): len = 546637, overlap = 1.3125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00595582
PHY-3002 : Step(213): len = 549430, overlap = 0.8125
PHY-3002 : Step(214): len = 552556, overlap = 0.375
PHY-3002 : Step(215): len = 556033, overlap = 0
PHY-3002 : Step(216): len = 556914, overlap = 0
PHY-3002 : Step(217): len = 557887, overlap = 0
PHY-3002 : Step(218): len = 558559, overlap = 0
PHY-3002 : Step(219): len = 559864, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.28283e+06, over cnt = 606(1%), over = 831, worst = 4
PHY-1002 : len = 1.28787e+06, over cnt = 374(1%), over = 478, worst = 4
PHY-1002 : len = 1.28956e+06, over cnt = 273(0%), over = 348, worst = 4
PHY-1002 : len = 1.2879e+06, over cnt = 195(0%), over = 248, worst = 4
PHY-1002 : len = 1.28654e+06, over cnt = 167(0%), over = 217, worst = 4
PHY-1001 : End global iterations;  1.718669s wall, 2.625000s user + 0.046875s system = 2.671875s CPU (155.5%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 49.38, top10 = 43.75, top15 = 39.38.
PHY-3001 : End congestion estimation;  2.775213s wall, 3.703125s user + 0.046875s system = 3.750000s CPU (135.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7694 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.802769s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (101.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00102285
PHY-3002 : Step(220): len = 553871, overlap = 9.0625
PHY-3002 : Step(221): len = 542948, overlap = 7.5625
PHY-3002 : Step(222): len = 534478, overlap = 6.65625
PHY-3002 : Step(223): len = 527803, overlap = 4.46875
PHY-3002 : Step(224): len = 518367, overlap = 7.8125
PHY-3002 : Step(225): len = 508851, overlap = 8.21875
PHY-3002 : Step(226): len = 499710, overlap = 12.625
PHY-3002 : Step(227): len = 493393, overlap = 12.6563
PHY-3002 : Step(228): len = 488526, overlap = 11.4063
PHY-3002 : Step(229): len = 481574, overlap = 12.9688
PHY-3002 : Step(230): len = 474231, overlap = 12.4375
PHY-3002 : Step(231): len = 471470, overlap = 13.2188
PHY-3002 : Step(232): len = 470063, overlap = 13.4063
PHY-3002 : Step(233): len = 469062, overlap = 13.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0020457
PHY-3002 : Step(234): len = 475717, overlap = 11.5938
PHY-3002 : Step(235): len = 479055, overlap = 9.625
PHY-3002 : Step(236): len = 480481, overlap = 9.15625
PHY-3002 : Step(237): len = 483500, overlap = 8.625
PHY-3002 : Step(238): len = 487525, overlap = 8.0625
PHY-3002 : Step(239): len = 490301, overlap = 6.8125
PHY-3002 : Step(240): len = 491747, overlap = 5.90625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00409139
PHY-3002 : Step(241): len = 494742, overlap = 5.375
PHY-3002 : Step(242): len = 498047, overlap = 4.875
PHY-3002 : Step(243): len = 500881, overlap = 4.53125
PHY-3002 : Step(244): len = 503077, overlap = 3.90625
PHY-3002 : Step(245): len = 505681, overlap = 3.84375
PHY-3002 : Step(246): len = 508581, overlap = 3.03125
PHY-3002 : Step(247): len = 510946, overlap = 3.65625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00775809
PHY-3002 : Step(248): len = 513872, overlap = 3.1875
PHY-3002 : Step(249): len = 515709, overlap = 3.40625
PHY-3002 : Step(250): len = 517082, overlap = 2.53125
PHY-3002 : Step(251): len = 519859, overlap = 2.6875
PHY-3002 : Step(252): len = 522751, overlap = 2.6875
PHY-3002 : Step(253): len = 525255, overlap = 2.96875
PHY-3002 : Step(254): len = 527372, overlap = 2.71875
PHY-3002 : Step(255): len = 530594, overlap = 2.9375
PHY-3002 : Step(256): len = 531642, overlap = 2.59375
PHY-3002 : Step(257): len = 532403, overlap = 2.53125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0139407
PHY-3002 : Step(258): len = 533675, overlap = 2.875
PHY-3002 : Step(259): len = 535648, overlap = 2.84375
PHY-3002 : Step(260): len = 537789, overlap = 2.53125
PHY-3002 : Step(261): len = 539467, overlap = 2.21875
PHY-3002 : Step(262): len = 541603, overlap = 2.21875
PHY-3002 : Step(263): len = 543379, overlap = 2.09375
PHY-3002 : Step(264): len = 544663, overlap = 2.125
PHY-3002 : Step(265): len = 546364, overlap = 2
PHY-3002 : Step(266): len = 548736, overlap = 1.625
PHY-3002 : Step(267): len = 549998, overlap = 1.34375
PHY-3002 : Step(268): len = 550542, overlap = 1.34375
PHY-3002 : Step(269): len = 551672, overlap = 1.15625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0226963
PHY-3002 : Step(270): len = 552172, overlap = 1.28125
PHY-3002 : Step(271): len = 554086, overlap = 1.21875
PHY-3002 : Step(272): len = 556132, overlap = 0.96875
PHY-3002 : Step(273): len = 556990, overlap = 0.90625
PHY-3002 : Step(274): len = 557652, overlap = 0.84375
PHY-3002 : Step(275): len = 558425, overlap = 0.90625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 72.31 peak overflow 1.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.33638e+06, over cnt = 436(1%), over = 552, worst = 3
PHY-1002 : len = 1.33801e+06, over cnt = 307(0%), over = 375, worst = 3
PHY-1002 : len = 1.33786e+06, over cnt = 240(0%), over = 290, worst = 3
PHY-1002 : len = 1.33774e+06, over cnt = 204(0%), over = 246, worst = 3
PHY-1002 : len = 1.33568e+06, over cnt = 166(0%), over = 202, worst = 3
PHY-1001 : End global iterations;  1.719057s wall, 2.781250s user + 0.062500s system = 2.843750s CPU (165.4%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 50.63, top10 = 43.13, top15 = 40.63.
PHY-1001 : End incremental global routing;  2.820529s wall, 3.906250s user + 0.078125s system = 3.984375s CPU (141.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7694 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.797233s wall, 0.812500s user + 0.046875s system = 0.859375s CPU (107.8%)

OPT-1001 : 11 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 46 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7157 has valid locations, 61 needs to be replaced
PHY-3001 : design contains 7269 instances, 5307 luts, 1703 seqs, 173 slices, 24 macros(173 instances: 107 mslices 66 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 565828
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.29922e+06, over cnt = 442(1%), over = 557, worst = 3
PHY-1002 : len = 1.30127e+06, over cnt = 315(0%), over = 380, worst = 3
PHY-1002 : len = 1.30114e+06, over cnt = 227(0%), over = 275, worst = 3
PHY-1002 : len = 1.29958e+06, over cnt = 164(0%), over = 199, worst = 3
PHY-1002 : len = 1.29867e+06, over cnt = 154(0%), over = 187, worst = 3
PHY-1001 : End global iterations;  1.839437s wall, 2.781250s user + 0.031250s system = 2.812500s CPU (152.9%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 49.38, top10 = 43.75, top15 = 40.63.
PHY-3001 : End congestion estimation;  4.226178s wall, 5.234375s user + 0.078125s system = 5.312500s CPU (125.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7744 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.833237s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (101.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(276): len = 565348, overlap = 0
PHY-3002 : Step(277): len = 565348, overlap = 0
PHY-3002 : Step(278): len = 565134, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3002e+06, over cnt = 170(0%), over = 205, worst = 3
PHY-1002 : len = 1.30029e+06, over cnt = 157(0%), over = 192, worst = 3
PHY-1002 : len = 1.30023e+06, over cnt = 148(0%), over = 183, worst = 3
PHY-1002 : len = 1.30023e+06, over cnt = 145(0%), over = 180, worst = 3
PHY-1002 : len = 1.30025e+06, over cnt = 144(0%), over = 179, worst = 3
PHY-1001 : End global iterations;  1.013512s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (101.8%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 49.38, top10 = 43.13, top15 = 40.63.
PHY-3001 : End congestion estimation;  1.922830s wall, 1.953125s user + 0.046875s system = 2.000000s CPU (104.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7744 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.816675s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (101.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0111254
PHY-3002 : Step(279): len = 565175, overlap = 0.90625
PHY-3002 : Step(280): len = 565253, overlap = 0.90625
PHY-3001 : Final: Len = 565253, Over = 0.90625
PHY-3001 : End incremental placement;  8.407017s wall, 9.609375s user + 0.359375s system = 9.968750s CPU (118.6%)

OPT-1001 : End high-fanout net optimization;  13.214233s wall, 15.562500s user + 0.500000s system = 16.062500s CPU (121.6%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.30208e+06, over cnt = 416(1%), over = 519, worst = 3
PHY-1002 : len = 1.30378e+06, over cnt = 289(0%), over = 342, worst = 2
PHY-1002 : len = 1.30325e+06, over cnt = 212(0%), over = 248, worst = 2
PHY-1002 : len = 1.30324e+06, over cnt = 172(0%), over = 200, worst = 2
PHY-1002 : len = 1.30247e+06, over cnt = 138(0%), over = 161, worst = 2
PHY-1001 : End global iterations;  1.767039s wall, 2.671875s user + 0.093750s system = 2.765625s CPU (156.5%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 49.38, top10 = 43.13, top15 = 39.38.
OPT-1001 : End congestion update;  2.842589s wall, 3.734375s user + 0.109375s system = 3.843750s CPU (135.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7744 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.813380s wall, 0.859375s user + 0.031250s system = 0.890625s CPU (109.5%)

OPT-1001 : Start: WNS 15002 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  3.656299s wall, 4.593750s user + 0.140625s system = 4.734375s CPU (129.5%)

OPT-1001 : End physical optimization;  16.882749s wall, 20.265625s user + 0.640625s system = 20.906250s CPU (123.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5307 LUT to BLE ...
SYN-4008 : Packed 5307 LUT and 805 SEQ to BLE.
SYN-4003 : Packing 898 remaining SEQ's ...
SYN-4005 : Packed 884 SEQ with LUT/SLICE
SYN-4006 : 3619 single LUT's are left
SYN-4006 : 14 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5321/5583 primitive instances ...
PHY-3001 : End packing;  2.137260s wall, 2.140625s user + 0.000000s system = 2.140625s CPU (100.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3301 instances
RUN-1001 : 1607 mslices, 1606 lslices, 46 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7160 nets
RUN-1001 : 3056 nets have 2 pins
RUN-1001 : 2978 nets have [3 - 5] pins
RUN-1001 : 629 nets have [6 - 10] pins
RUN-1001 : 253 nets have [11 - 20] pins
RUN-1001 : 241 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3299 instances, 3213 slices, 24 macros(173 instances: 107 mslices 66 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : After packing: Len = 577862, Over = 12.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.32621e+06, over cnt = 321(0%), over = 380, worst = 3
PHY-1002 : len = 1.32734e+06, over cnt = 232(0%), over = 265, worst = 3
PHY-1002 : len = 1.32748e+06, over cnt = 182(0%), over = 203, worst = 3
PHY-1002 : len = 1.32498e+06, over cnt = 127(0%), over = 145, worst = 3
PHY-1002 : len = 1.32457e+06, over cnt = 101(0%), over = 117, worst = 3
PHY-1001 : End global iterations;  1.781538s wall, 2.515625s user + 0.031250s system = 2.546875s CPU (143.0%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 49.38, top10 = 43.13, top15 = 39.38.
PHY-3001 : End congestion estimation;  4.977511s wall, 5.687500s user + 0.093750s system = 5.781250s CPU (116.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7114 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.834174s wall, 0.828125s user + 0.031250s system = 0.859375s CPU (103.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000239796
PHY-3002 : Step(281): len = 563901, overlap = 16
PHY-3002 : Step(282): len = 552307, overlap = 21.25
PHY-3002 : Step(283): len = 545330, overlap = 24.75
PHY-3002 : Step(284): len = 536672, overlap = 24.75
PHY-3002 : Step(285): len = 529349, overlap = 31.5
PHY-3002 : Step(286): len = 521806, overlap = 36.25
PHY-3002 : Step(287): len = 515342, overlap = 39
PHY-3002 : Step(288): len = 508445, overlap = 44
PHY-3002 : Step(289): len = 499466, overlap = 46.75
PHY-3002 : Step(290): len = 494733, overlap = 49.25
PHY-3002 : Step(291): len = 488832, overlap = 53
PHY-3002 : Step(292): len = 480790, overlap = 58.5
PHY-3002 : Step(293): len = 478583, overlap = 57.5
PHY-3002 : Step(294): len = 474635, overlap = 57.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000479592
PHY-3002 : Step(295): len = 488250, overlap = 47.75
PHY-3002 : Step(296): len = 491906, overlap = 45.5
PHY-3002 : Step(297): len = 495899, overlap = 42.75
PHY-3002 : Step(298): len = 500053, overlap = 37
PHY-3002 : Step(299): len = 505369, overlap = 36.75
PHY-3002 : Step(300): len = 509632, overlap = 32.5
PHY-3002 : Step(301): len = 513060, overlap = 31.5
PHY-3002 : Step(302): len = 516385, overlap = 28.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000958568
PHY-3002 : Step(303): len = 525131, overlap = 22.5
PHY-3002 : Step(304): len = 528953, overlap = 18.5
PHY-3002 : Step(305): len = 533786, overlap = 20.5
PHY-3002 : Step(306): len = 539721, overlap = 19.25
PHY-3002 : Step(307): len = 544109, overlap = 16.75
PHY-3002 : Step(308): len = 547159, overlap = 16
PHY-3002 : Step(309): len = 552830, overlap = 14.25
PHY-3002 : Step(310): len = 555226, overlap = 14
PHY-3002 : Step(311): len = 556518, overlap = 12
PHY-3002 : Step(312): len = 560169, overlap = 12.75
PHY-3002 : Step(313): len = 562600, overlap = 11
PHY-3002 : Step(314): len = 563460, overlap = 11.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00189728
PHY-3002 : Step(315): len = 569496, overlap = 7.75
PHY-3002 : Step(316): len = 571973, overlap = 6
PHY-3002 : Step(317): len = 575113, overlap = 4.5
PHY-3002 : Step(318): len = 578048, overlap = 5.25
PHY-3002 : Step(319): len = 580330, overlap = 6.25
PHY-3002 : Step(320): len = 582685, overlap = 5.5
PHY-3002 : Step(321): len = 584463, overlap = 6.75
PHY-3002 : Step(322): len = 585670, overlap = 6.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00357004
PHY-3002 : Step(323): len = 588957, overlap = 6
PHY-3002 : Step(324): len = 591040, overlap = 5
PHY-3002 : Step(325): len = 592908, overlap = 3.75
PHY-3002 : Step(326): len = 594633, overlap = 4.75
PHY-3002 : Step(327): len = 595983, overlap = 4.25
PHY-3002 : Step(328): len = 597864, overlap = 4.5
PHY-3002 : Step(329): len = 598678, overlap = 5.25
PHY-3002 : Step(330): len = 599805, overlap = 6
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00620092
PHY-3002 : Step(331): len = 601277, overlap = 5.5
PHY-3002 : Step(332): len = 603024, overlap = 4.75
PHY-3002 : Step(333): len = 604381, overlap = 5
PHY-3002 : Step(334): len = 605400, overlap = 5.5
PHY-3002 : Step(335): len = 606274, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  2.592604s wall, 2.640625s user + 3.062500s system = 5.703125s CPU (220.0%)

PHY-3001 : Trial Legalized: Len = 620516
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.40106e+06, over cnt = 324(0%), over = 388, worst = 3
PHY-1002 : len = 1.40189e+06, over cnt = 246(0%), over = 288, worst = 3
PHY-1002 : len = 1.40129e+06, over cnt = 179(0%), over = 215, worst = 3
PHY-1002 : len = 1.39778e+06, over cnt = 129(0%), over = 154, worst = 3
PHY-1002 : len = 1.39707e+06, over cnt = 96(0%), over = 116, worst = 3
PHY-1001 : End global iterations;  1.752918s wall, 2.562500s user + 0.031250s system = 2.593750s CPU (148.0%)

PHY-1001 : Congestion index: top1 = 64.38, top5 = 53.75, top10 = 46.25, top15 = 41.88.
PHY-3001 : End congestion estimation;  2.989717s wall, 3.796875s user + 0.031250s system = 3.828125s CPU (128.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7114 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.835878s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (104.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000515946
PHY-3002 : Step(336): len = 601216, overlap = 6
PHY-3002 : Step(337): len = 592526, overlap = 6.25
PHY-3002 : Step(338): len = 582560, overlap = 9.5
PHY-3002 : Step(339): len = 575208, overlap = 12.75
PHY-3002 : Step(340): len = 569035, overlap = 15
PHY-3002 : Step(341): len = 563653, overlap = 16.5
PHY-3002 : Step(342): len = 558733, overlap = 19.75
PHY-3002 : Step(343): len = 554371, overlap = 19.75
PHY-3002 : Step(344): len = 547792, overlap = 22.5
PHY-3002 : Step(345): len = 546078, overlap = 23.5
PHY-3002 : Step(346): len = 543918, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.088531s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (123.5%)

PHY-3001 : Legalized: Len = 551927, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.034831s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.7%)

PHY-3001 : 13 instances has been re-located, deltaX = 2, deltaY = 8, maxDist = 1.
PHY-3001 : Final: Len = 552099, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.27146e+06, over cnt = 372(1%), over = 430, worst = 3
PHY-1002 : len = 1.27258e+06, over cnt = 262(0%), over = 302, worst = 3
PHY-1002 : len = 1.27306e+06, over cnt = 207(0%), over = 234, worst = 3
PHY-1002 : len = 1.27268e+06, over cnt = 155(0%), over = 179, worst = 3
PHY-1002 : len = 1.26976e+06, over cnt = 121(0%), over = 137, worst = 3
PHY-1001 : End global iterations;  1.976295s wall, 2.906250s user + 0.062500s system = 2.968750s CPU (150.2%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 55.00, top10 = 48.13, top15 = 42.50.
PHY-1001 : End incremental global routing;  3.184201s wall, 4.140625s user + 0.078125s system = 4.218750s CPU (132.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7114 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.876437s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (107.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  6.139356s wall, 7.187500s user + 0.109375s system = 7.296875s CPU (118.9%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.27146e+06, over cnt = 372(1%), over = 430, worst = 3
PHY-1002 : len = 1.27258e+06, over cnt = 262(0%), over = 302, worst = 3
PHY-1002 : len = 1.27306e+06, over cnt = 207(0%), over = 234, worst = 3
PHY-1002 : len = 1.27268e+06, over cnt = 155(0%), over = 179, worst = 3
PHY-1002 : len = 1.26976e+06, over cnt = 121(0%), over = 137, worst = 3
PHY-1001 : End global iterations;  1.695907s wall, 2.562500s user + 0.000000s system = 2.562500s CPU (151.1%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 55.00, top10 = 48.13, top15 = 42.50.
OPT-1001 : End congestion update;  2.791450s wall, 3.656250s user + 0.015625s system = 3.671875s CPU (131.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7114 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.668333s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (100.5%)

OPT-1001 : Start: WNS 16667 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  3.460009s wall, 4.328125s user + 0.015625s system = 4.343750s CPU (125.5%)

OPT-1001 : End physical optimization;  9.607281s wall, 11.625000s user + 0.125000s system = 11.750000s CPU (122.3%)

RUN-1003 : finish command "place" in  83.293916s wall, 145.843750s user + 14.062500s system = 159.906250s CPU (192.0%)

RUN-1004 : used memory is 803 MB, reserved memory is 784 MB, peak memory is 899 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        46
  #input                   18
  #output                  18
  #inout                   10

Utilization Statistics
#lut                     6061   out of  19600   30.92%
#reg                     1703   out of  19600    8.69%
#le                      6075
  #lut only              4372   out of   6075   71.97%
  #reg only                14   out of   6075    0.23%
  #lut&reg               1689   out of   6075   27.80%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       46   out of    188   24.47%
  #ireg                     0
  #oreg                     9
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_IRQ        INPUT        H14        LVCMOS33          N/A          PULLUP      NONE    
   SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    key[7]         INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
    key[6]         INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
    key[5]         INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
    key[4]         INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
    key[3]         INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
    key[2]         INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
    key[1]         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    key[0]         INPUT        E12        LVCMOS33          N/A           N/A        NONE    
    LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz     OUTPUT         C2        LVCMOS33           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
    SPI_CLK       OUTPUT        D14        LVCMOS33           8            NONE       OREG    
    SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
   SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     IO[7]         INOUT        H16        LVCMOS33           8            N/A        NONE    
     IO[6]         INOUT        K11        LVCMOS33           8            N/A        NONE    
     IO[5]         INOUT        C13        LVCMOS33           8            N/A        NONE    
     IO[4]         INOUT         M1        LVCMOS33           8            N/A        NONE    
     IO[3]         INOUT         B8        LVCMOS33           8            N/A        NONE    
     IO[2]         INOUT         P8        LVCMOS33           8            N/A        NONE    
     IO[1]         INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]         INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6075  |5900   |161    |1712   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3301 instances
RUN-1001 : 1607 mslices, 1606 lslices, 46 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7160 nets
RUN-1001 : 3056 nets have 2 pins
RUN-1001 : 2978 nets have [3 - 5] pins
RUN-1001 : 629 nets have [6 - 10] pins
RUN-1001 : 253 nets have [11 - 20] pins
RUN-1001 : 241 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.27146e+06, over cnt = 372(1%), over = 430, worst = 3
PHY-1002 : len = 1.27258e+06, over cnt = 262(0%), over = 302, worst = 3
PHY-1002 : len = 1.27273e+06, over cnt = 167(0%), over = 190, worst = 3
PHY-1002 : len = 1.26006e+06, over cnt = 95(0%), over = 105, worst = 3
PHY-1002 : len = 1.22553e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.817200s wall, 2.671875s user + 0.078125s system = 2.750000s CPU (151.3%)

PHY-1001 : Congestion index: top1 = 64.38, top5 = 53.75, top10 = 46.88, top15 = 41.25.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7114 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 761 to 18
PHY-1001 : End pin swap;  0.826887s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (103.9%)

PHY-1001 : End global routing;  6.927334s wall, 7.843750s user + 0.125000s system = 7.968750s CPU (115.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 86096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.360454s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (104.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 95000, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.711811s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (109.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 95000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.006572s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (475.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 1.0169e+06, over cnt = 779(0%), over = 784, worst = 2
PHY-1001 : End Routed; 57.238079s wall, 83.890625s user + 1.328125s system = 85.218750s CPU (148.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/6927(0%) critical/total net(s), WNS 7.343ns, TNS 0.000ns, False end point 0.
PHY-1001 : End update timing;  3.366620s wall, 3.437500s user + 0.015625s system = 3.453125s CPU (102.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.0115e+06, over cnt = 374(0%), over = 375, worst = 2
PHY-1001 : End DR Iter 1; 2.244127s wall, 2.953125s user + 0.000000s system = 2.953125s CPU (131.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.0143e+06, over cnt = 111(0%), over = 111, worst = 1
PHY-1001 : End DR Iter 2; 2.678596s wall, 2.812500s user + 0.046875s system = 2.859375s CPU (106.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.0155e+06, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End DR Iter 3; 0.434391s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (107.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.01592e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 4; 0.356540s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (96.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.01602e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.01602e+06
PHY-1001 : End DR Iter 5; 0.194389s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (104.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  84.948480s wall, 112.515625s user + 1.953125s system = 114.468750s CPU (134.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  92.797175s wall, 121.281250s user + 2.078125s system = 123.359375s CPU (132.9%)

RUN-1004 : used memory is 989 MB, reserved memory is 968 MB, peak memory is 1384 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        46
  #input                   18
  #output                  18
  #inout                   10

Utilization Statistics
#lut                     6061   out of  19600   30.92%
#reg                     1703   out of  19600    8.69%
#le                      6075
  #lut only              4372   out of   6075   71.97%
  #reg only                14   out of   6075    0.23%
  #lut&reg               1689   out of   6075   27.80%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       46   out of    188   24.47%
  #ireg                     0
  #oreg                     9
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       6   out of     16   37.50%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_IRQ        INPUT        H14        LVCMOS33          N/A          PULLUP      NONE    
   SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    key[7]         INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
    key[6]         INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
    key[5]         INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
    key[4]         INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
    key[3]         INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
    key[2]         INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
    key[1]         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    key[0]         INPUT        E12        LVCMOS33          N/A           N/A        NONE    
    LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz     OUTPUT         C2        LVCMOS33           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
    SPI_CLK       OUTPUT        D14        LVCMOS33           8            NONE       OREG    
    SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
   SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     IO[7]         INOUT        H16        LVCMOS33           8            N/A        NONE    
     IO[6]         INOUT        K11        LVCMOS33           8            N/A        NONE    
     IO[5]         INOUT        C13        LVCMOS33           8            N/A        NONE    
     IO[4]         INOUT         M1        LVCMOS33           8            N/A        NONE    
     IO[3]         INOUT         B8        LVCMOS33           8            N/A        NONE    
     IO[2]         INOUT         P8        LVCMOS33           8            N/A        NONE    
     IO[1]         INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]         INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6075  |5900   |161    |1712   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3007  
    #2          2       2025  
    #3          3       492   
    #4          4       461   
    #5        5-10      668   
    #6        11-50     436   
    #7       51-100      16   
    #8       101-500     1    
  Average     3.61            

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  6.100657s wall, 5.656250s user + 0.359375s system = 6.015625s CPU (98.6%)

RUN-1004 : used memory is 989 MB, reserved memory is 968 MB, peak memory is 1384 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 34145, tnet num: 7114, tinst num: 3299, tnode num: 38855, tedge num: 57397.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.959209s wall, 1.968750s user + 0.015625s system = 1.984375s CPU (101.3%)

RUN-1004 : used memory is 996 MB, reserved memory is 977 MB, peak memory is 1384 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7114 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 6 (4 unconstrainted).
TMR-5009 WARNING: No clock constraint on 4 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  4.013897s wall, 3.984375s user + 0.078125s system = 4.062500s CPU (101.2%)

RUN-1004 : used memory is 1420 MB, reserved memory is 1402 MB, peak memory is 1420 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3301
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7160, pip num: 82135
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2903 valid insts, and 223681 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000" in  18.186028s wall, 114.671875s user + 0.453125s system = 115.125000s CPU (633.0%)

RUN-1004 : used memory is 1519 MB, reserved memory is 1501 MB, peak memory is 1633 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  3.224088s wall, 3.125000s user + 0.125000s system = 3.250000s CPU (100.8%)

RUN-1004 : used memory is 1345 MB, reserved memory is 1608 MB, peak memory is 1633 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.023286s wall, 0.718750s user + 0.328125s system = 1.046875s CPU (14.9%)

RUN-1004 : used memory is 1375 MB, reserved memory is 1639 MB, peak memory is 1633 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  10.828032s wall, 4.078125s user + 0.484375s system = 4.562500s CPU (42.1%)

RUN-1004 : used memory is 1333 MB, reserved memory is 1597 MB, peak memory is 1633 MB
GUI-1001 : Download success!
