
*** Running vivado
    with args -log myFIFO_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source myFIFO_tb.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source myFIFO_tb.tcl -notrace
Command: synth_design -top myFIFO_tb -part xa7s50ftgb196-1I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21015 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1265.559 ; gain = 77.734 ; free physical = 10705 ; free virtual = 15045
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myFIFO_tb' [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd:8]
	Parameter number_of_registers bound to: 4 - type: integer 
	Parameter bit_length_registers bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'myFIFO' declared at '/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd:5' bound to instance 'uut' of component 'myFIFO' [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd:45]
INFO: [Synth 8-638] synthesizing module 'myFIFO' [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd:22]
	Parameter number_of_registers bound to: 4 - type: integer 
	Parameter bit_length_registers bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[3] was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'myFIFO' (1#1) [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd:22]
WARNING: [Synth 8-549] port width mismatch for port 'fifo_ptr': port width = 2, actual width = 32 [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd:25]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd:60]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd:69]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd:75]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd:78]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd:81]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd:84]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd:87]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd:90]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd:93]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd:96]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd:99]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd:102]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'myFIFO_tb' (2#1) [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd:8]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1310.168 ; gain = 122.344 ; free physical = 10744 ; free virtual = 15085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1310.168 ; gain = 122.344 ; free physical = 10744 ; free virtual = 15084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7s50ftgb196-1I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1318.172 ; gain = 130.348 ; free physical = 10744 ; free virtual = 15084
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7s50ftgb196-1I
INFO: [Synth 8-5544] ROM "reg_file_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_file_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1326.180 ; gain = 138.355 ; free physical = 10735 ; free virtual = 15075
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element uut/fifo_read_ptr_reg_reg was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd:95]
WARNING: [Synth 8-6014] Unused sequential element uut/data_out_reg_reg was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element uut/fifo_empty_status_reg was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd:77]
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[0][7]) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[0][6]) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[0][5]) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[0][4]) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[0][3]) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[0][2]) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[0][1]) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[0][0]) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[0][7]__0) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[0][6]__0) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[0][5]__0) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[0][4]__0) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[0][3]__0) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[0][2]__0) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[0][1]__0) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[0][0]__0) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[1][7]) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[1][6]) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[1][5]) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[1][4]) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[1][3]) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[1][2]) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[1][1]) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[1][0]) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[1][7]__0) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[1][6]__0) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[1][5]__0) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[1][4]__0) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[1][3]__0) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[1][2]__0) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[1][1]__0) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[1][0]__0) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/en_dff_reg) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/fifo_write_ptr_reg_reg[1]) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/fifo_write_ptr_reg_reg[0]) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[2][7]) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[2][6]) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[2][5]) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[2][4]) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[2][3]) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[2][2]) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[2][1]) is unused and will be removed from module myFIFO_tb.
WARNING: [Synth 8-3332] Sequential element (uut/reg_file_reg[2][0]) is unused and will be removed from module myFIFO_tb.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1410.422 ; gain = 222.598 ; free physical = 10602 ; free virtual = 14944
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1410.422 ; gain = 222.598 ; free physical = 10601 ; free virtual = 14943
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1410.422 ; gain = 222.598 ; free physical = 10601 ; free virtual = 14942
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1410.422 ; gain = 222.598 ; free physical = 10601 ; free virtual = 14942
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1410.422 ; gain = 222.598 ; free physical = 10601 ; free virtual = 14942
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1410.422 ; gain = 222.598 ; free physical = 10601 ; free virtual = 14942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1410.422 ; gain = 222.598 ; free physical = 10601 ; free virtual = 14942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1410.422 ; gain = 222.598 ; free physical = 10601 ; free virtual = 14942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1410.422 ; gain = 222.598 ; free physical = 10601 ; free virtual = 14942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1410.422 ; gain = 222.598 ; free physical = 10601 ; free virtual = 14942
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 61 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1410.422 ; gain = 222.598 ; free physical = 10601 ; free virtual = 14942
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1410.430 ; gain = 222.598 ; free physical = 10601 ; free virtual = 14942
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1502.492 ; gain = 314.934 ; free physical = 10573 ; free virtual = 14915
INFO: [Common 17-1381] The checkpoint '/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.runs/synth_1/myFIFO_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file myFIFO_tb_utilization_synth.rpt -pb myFIFO_tb_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1526.504 ; gain = 0.000 ; free physical = 10573 ; free virtual = 14915
INFO: [Common 17-206] Exiting Vivado at Fri Jun 15 13:20:10 2018...
