<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Rtc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Rtc Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_d21___r_t_c.html">Real-Time Counter</a> &#124; <a class="el" href="group___s_a_m_l21___r_t_c.html">Real-Time Counter</a> &#124; <a class="el" href="group___s_a_m_r21___r_t_c.html">Real-Time Counter</a><a class="el" href="group__cpu__sam3x8e__definitions.html">SAM3X8E definitions</a> &raquo; <a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a> &raquo;  &#124; <a class="el" href="group___s_a_m3_x_a___r_t_c.html">Real-time Clock</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> hardware registers.  
 <a href="union_rtc.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html">rtc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a490318a0b9aa7182ec4b618c183dca0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_rtc_mode0.html">RtcMode0</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_rtc.html#a490318a0b9aa7182ec4b618c183dca0d">MODE0</a></td></tr>
<tr class="memdesc:a490318a0b9aa7182ec4b618c183dca0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 32-bit Counter with Single 32-bit Compare.  <a href="#a490318a0b9aa7182ec4b618c183dca0d">More...</a><br /></td></tr>
<tr class="separator:a490318a0b9aa7182ec4b618c183dca0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af01b4de34aea9016b3e06fe48dc86c7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_rtc_mode1.html">RtcMode1</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_rtc.html#af01b4de34aea9016b3e06fe48dc86c7a">MODE1</a></td></tr>
<tr class="memdesc:af01b4de34aea9016b3e06fe48dc86c7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 16-bit Counter with Two 16-bit Compares.  <a href="#af01b4de34aea9016b3e06fe48dc86c7a">More...</a><br /></td></tr>
<tr class="separator:af01b4de34aea9016b3e06fe48dc86c7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a9d81cb0c4e27522805b10cd2c4bb76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_rtc_mode2.html">RtcMode2</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_rtc.html#a8a9d81cb0c4e27522805b10cd2c4bb76">MODE2</a></td></tr>
<tr class="memdesc:a8a9d81cb0c4e27522805b10cd2c4bb76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 Clock/Calendar with Alarm.  <a href="#a8a9d81cb0c4e27522805b10cd2c4bb76">More...</a><br /></td></tr>
<tr class="separator:a8a9d81cb0c4e27522805b10cd2c4bb76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb72b2593ce4b734580364ab4703fdea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_rtc.html#afb72b2593ce4b734580364ab4703fdea">RTC_CR</a></td></tr>
<tr class="memdesc:afb72b2593ce4b734580364ab4703fdea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> Offset: 0x00) Control Register  <a href="#afb72b2593ce4b734580364ab4703fdea">More...</a><br /></td></tr>
<tr class="separator:afb72b2593ce4b734580364ab4703fdea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab53b74b5eb11e4d3e55551925479e035"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_rtc.html#ab53b74b5eb11e4d3e55551925479e035">RTC_MR</a></td></tr>
<tr class="memdesc:ab53b74b5eb11e4d3e55551925479e035"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> Offset: 0x04) Mode Register  <a href="#ab53b74b5eb11e4d3e55551925479e035">More...</a><br /></td></tr>
<tr class="separator:ab53b74b5eb11e4d3e55551925479e035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83edc38c52e3eb0565d96886a409bf1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_rtc.html#a83edc38c52e3eb0565d96886a409bf1c">RTC_TIMR</a></td></tr>
<tr class="memdesc:a83edc38c52e3eb0565d96886a409bf1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> Offset: 0x08) Time Register  <a href="#a83edc38c52e3eb0565d96886a409bf1c">More...</a><br /></td></tr>
<tr class="separator:a83edc38c52e3eb0565d96886a409bf1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7845ed1568f44104aafcfa9b798b8546"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_rtc.html#a7845ed1568f44104aafcfa9b798b8546">RTC_CALR</a></td></tr>
<tr class="memdesc:a7845ed1568f44104aafcfa9b798b8546"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> Offset: 0x0C) Calendar Register  <a href="#a7845ed1568f44104aafcfa9b798b8546">More...</a><br /></td></tr>
<tr class="separator:a7845ed1568f44104aafcfa9b798b8546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07f3b717db48249b4c7eecc59f286cc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_rtc.html#a07f3b717db48249b4c7eecc59f286cc0">RTC_TIMALR</a></td></tr>
<tr class="memdesc:a07f3b717db48249b4c7eecc59f286cc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> Offset: 0x10) Time Alarm Register  <a href="#a07f3b717db48249b4c7eecc59f286cc0">More...</a><br /></td></tr>
<tr class="separator:a07f3b717db48249b4c7eecc59f286cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83c314694533d9e4777ec005c362f2e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_rtc.html#a83c314694533d9e4777ec005c362f2e1">RTC_CALALR</a></td></tr>
<tr class="memdesc:a83c314694533d9e4777ec005c362f2e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> Offset: 0x14) Calendar Alarm Register  <a href="#a83c314694533d9e4777ec005c362f2e1">More...</a><br /></td></tr>
<tr class="separator:a83c314694533d9e4777ec005c362f2e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae766f0906ce161d59f53f5884c78750d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_rtc.html#ae766f0906ce161d59f53f5884c78750d">RTC_SR</a></td></tr>
<tr class="memdesc:ae766f0906ce161d59f53f5884c78750d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> Offset: 0x18) Status Register  <a href="#ae766f0906ce161d59f53f5884c78750d">More...</a><br /></td></tr>
<tr class="separator:ae766f0906ce161d59f53f5884c78750d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51652e7622e5b67b29b53733747b9670"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_rtc.html#a51652e7622e5b67b29b53733747b9670">RTC_SCCR</a></td></tr>
<tr class="memdesc:a51652e7622e5b67b29b53733747b9670"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> Offset: 0x1C) Status Clear Command Register  <a href="#a51652e7622e5b67b29b53733747b9670">More...</a><br /></td></tr>
<tr class="separator:a51652e7622e5b67b29b53733747b9670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2731ddbe5978ce5cdceac488a7bb24f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_rtc.html#a2731ddbe5978ce5cdceac488a7bb24f6">RTC_IER</a></td></tr>
<tr class="memdesc:a2731ddbe5978ce5cdceac488a7bb24f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> Offset: 0x20) Interrupt Enable Register  <a href="#a2731ddbe5978ce5cdceac488a7bb24f6">More...</a><br /></td></tr>
<tr class="separator:a2731ddbe5978ce5cdceac488a7bb24f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01a34dae24df9b336b635be27c1fb22c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_rtc.html#a01a34dae24df9b336b635be27c1fb22c">RTC_IDR</a></td></tr>
<tr class="memdesc:a01a34dae24df9b336b635be27c1fb22c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> Offset: 0x24) Interrupt Disable Register  <a href="#a01a34dae24df9b336b635be27c1fb22c">More...</a><br /></td></tr>
<tr class="separator:a01a34dae24df9b336b635be27c1fb22c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d13d84d492483b74f0e5e490e6cdebe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_rtc.html#a2d13d84d492483b74f0e5e490e6cdebe">RTC_IMR</a></td></tr>
<tr class="memdesc:a2d13d84d492483b74f0e5e490e6cdebe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> Offset: 0x28) Interrupt Mask Register  <a href="#a2d13d84d492483b74f0e5e490e6cdebe">More...</a><br /></td></tr>
<tr class="separator:a2d13d84d492483b74f0e5e490e6cdebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4caab59b0d282f3c9ef92d270907bbf6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_rtc.html#a4caab59b0d282f3c9ef92d270907bbf6">RTC_VER</a></td></tr>
<tr class="memdesc:a4caab59b0d282f3c9ef92d270907bbf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> Offset: 0x2C) Valid Entry Register  <a href="#a4caab59b0d282f3c9ef92d270907bbf6">More...</a><br /></td></tr>
<tr class="separator:a4caab59b0d282f3c9ef92d270907bbf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0d8e93984a3b28b7757a3583d9bf6db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_rtc.html#ac0d8e93984a3b28b7757a3583d9bf6db">Reserved1</a> [45]</td></tr>
<tr class="separator:ac0d8e93984a3b28b7757a3583d9bf6db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a898d835be0ecc2a7a2bf9fc8e4ba2d6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_rtc.html#a898d835be0ecc2a7a2bf9fc8e4ba2d6c">RTC_WPMR</a></td></tr>
<tr class="memdesc:a898d835be0ecc2a7a2bf9fc8e4ba2d6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> Offset: 0xE4) Write Protect Mode Register  <a href="#a898d835be0ecc2a7a2bf9fc8e4ba2d6c">More...</a><br /></td></tr>
<tr class="separator:a898d835be0ecc2a7a2bf9fc8e4ba2d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html#l01056">1056</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html">rtc.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a490318a0b9aa7182ec4b618c183dca0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a490318a0b9aa7182ec4b618c183dca0d">&#9670;&nbsp;</a></span>MODE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_rtc_mode0.html">RtcMode0</a> MODE0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00 32-bit Counter with Single 32-bit Compare. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html#l01057">1057</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="af01b4de34aea9016b3e06fe48dc86c7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af01b4de34aea9016b3e06fe48dc86c7a">&#9670;&nbsp;</a></span>MODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_rtc_mode1.html">RtcMode1</a> MODE1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00 16-bit Counter with Two 16-bit Compares. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html#l01058">1058</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a8a9d81cb0c4e27522805b10cd2c4bb76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a9d81cb0c4e27522805b10cd2c4bb76">&#9670;&nbsp;</a></span>MODE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_rtc_mode2.html">RtcMode2</a> MODE2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00 Clock/Calendar with Alarm. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html#l01059">1059</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="ac0d8e93984a3b28b7757a3583d9bf6db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0d8e93984a3b28b7757a3583d9bf6db">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[45]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__rtc_8h_source.html#l00059">59</a> of file <a class="el" href="component__rtc_8h_source.html">component_rtc.h</a>.</p>

</div>
</div>
<a id="a83c314694533d9e4777ec005c362f2e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83c314694533d9e4777ec005c362f2e1">&#9670;&nbsp;</a></span>RTC_CALALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> RTC_CALALR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> Offset: 0x14) Calendar Alarm Register </p>

<p class="definition">Definition at line <a class="el" href="component__rtc_8h_source.html#l00052">52</a> of file <a class="el" href="component__rtc_8h_source.html">component_rtc.h</a>.</p>

</div>
</div>
<a id="a7845ed1568f44104aafcfa9b798b8546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7845ed1568f44104aafcfa9b798b8546">&#9670;&nbsp;</a></span>RTC_CALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> RTC_CALR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> Offset: 0x0C) Calendar Register </p>

<p class="definition">Definition at line <a class="el" href="component__rtc_8h_source.html#l00050">50</a> of file <a class="el" href="component__rtc_8h_source.html">component_rtc.h</a>.</p>

</div>
</div>
<a id="afb72b2593ce4b734580364ab4703fdea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb72b2593ce4b734580364ab4703fdea">&#9670;&nbsp;</a></span>RTC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> RTC_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> Offset: 0x00) Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__rtc_8h_source.html#l00047">47</a> of file <a class="el" href="component__rtc_8h_source.html">component_rtc.h</a>.</p>

</div>
</div>
<a id="a01a34dae24df9b336b635be27c1fb22c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01a34dae24df9b336b635be27c1fb22c">&#9670;&nbsp;</a></span>RTC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> RTC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> Offset: 0x24) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__rtc_8h_source.html#l00056">56</a> of file <a class="el" href="component__rtc_8h_source.html">component_rtc.h</a>.</p>

</div>
</div>
<a id="a2731ddbe5978ce5cdceac488a7bb24f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2731ddbe5978ce5cdceac488a7bb24f6">&#9670;&nbsp;</a></span>RTC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> RTC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> Offset: 0x20) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__rtc_8h_source.html#l00055">55</a> of file <a class="el" href="component__rtc_8h_source.html">component_rtc.h</a>.</p>

</div>
</div>
<a id="a2d13d84d492483b74f0e5e490e6cdebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d13d84d492483b74f0e5e490e6cdebe">&#9670;&nbsp;</a></span>RTC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> RTC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> Offset: 0x28) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="component__rtc_8h_source.html#l00057">57</a> of file <a class="el" href="component__rtc_8h_source.html">component_rtc.h</a>.</p>

</div>
</div>
<a id="ab53b74b5eb11e4d3e55551925479e035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab53b74b5eb11e4d3e55551925479e035">&#9670;&nbsp;</a></span>RTC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> RTC_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> Offset: 0x04) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__rtc_8h_source.html#l00048">48</a> of file <a class="el" href="component__rtc_8h_source.html">component_rtc.h</a>.</p>

</div>
</div>
<a id="a51652e7622e5b67b29b53733747b9670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51652e7622e5b67b29b53733747b9670">&#9670;&nbsp;</a></span>RTC_SCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> RTC_SCCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> Offset: 0x1C) Status Clear Command Register </p>

<p class="definition">Definition at line <a class="el" href="component__rtc_8h_source.html#l00054">54</a> of file <a class="el" href="component__rtc_8h_source.html">component_rtc.h</a>.</p>

</div>
</div>
<a id="ae766f0906ce161d59f53f5884c78750d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae766f0906ce161d59f53f5884c78750d">&#9670;&nbsp;</a></span>RTC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> RTC_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> Offset: 0x18) Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__rtc_8h_source.html#l00053">53</a> of file <a class="el" href="component__rtc_8h_source.html">component_rtc.h</a>.</p>

</div>
</div>
<a id="a07f3b717db48249b4c7eecc59f286cc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07f3b717db48249b4c7eecc59f286cc0">&#9670;&nbsp;</a></span>RTC_TIMALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> RTC_TIMALR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> Offset: 0x10) Time Alarm Register </p>

<p class="definition">Definition at line <a class="el" href="component__rtc_8h_source.html#l00051">51</a> of file <a class="el" href="component__rtc_8h_source.html">component_rtc.h</a>.</p>

</div>
</div>
<a id="a83edc38c52e3eb0565d96886a409bf1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83edc38c52e3eb0565d96886a409bf1c">&#9670;&nbsp;</a></span>RTC_TIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> RTC_TIMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> Offset: 0x08) Time Register </p>

<p class="definition">Definition at line <a class="el" href="component__rtc_8h_source.html#l00049">49</a> of file <a class="el" href="component__rtc_8h_source.html">component_rtc.h</a>.</p>

</div>
</div>
<a id="a4caab59b0d282f3c9ef92d270907bbf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4caab59b0d282f3c9ef92d270907bbf6">&#9670;&nbsp;</a></span>RTC_VER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> RTC_VER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> Offset: 0x2C) Valid Entry Register </p>

<p class="definition">Definition at line <a class="el" href="component__rtc_8h_source.html#l00058">58</a> of file <a class="el" href="component__rtc_8h_source.html">component_rtc.h</a>.</p>

</div>
</div>
<a id="a898d835be0ecc2a7a2bf9fc8e4ba2d6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a898d835be0ecc2a7a2bf9fc8e4ba2d6c">&#9670;&nbsp;</a></span>RTC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> RTC_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="union_rtc.html" title="Rtc hardware registers. ">Rtc</a> Offset: 0xE4) Write Protect Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__rtc_8h_source.html#l00060">60</a> of file <a class="el" href="component__rtc_8h_source.html">component_rtc.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>cpu/sam0_common/include/cmsis/samd21/include/component/<a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html">rtc.h</a></li>
<li>cpu/sam0_common/include/cmsis/saml21/include/component/<a class="el" href="component_2rtc__100_8h_source.html">rtc_100.h</a></li>
<li>cpu/sam3/include/sam3x8e/component/<a class="el" href="component__rtc_8h_source.html">component_rtc.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:21 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
