Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Thu Mar 05 08:48:11 2015
| Host         : LZY-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    53 |
| Minimum Number of register sites lost to control set restrictions |   158 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             257 |          102 |
| No           | No                    | Yes                    |              29 |            9 |
| No           | Yes                   | No                     |             220 |           97 |
| Yes          | No                    | No                     |             165 |           56 |
| Yes          | No                    | Yes                    |              14 |            7 |
| Yes          | Yes                   | No                     |             445 |          173 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal             |                                                                                     Enable Signal                                                                                    |                                                                  Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count |
+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                    | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                   |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/O5                                            |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_continue_from_brk_reg                     |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_normal_stop_cmd_i_reg                     |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_start_single_step_reg                     |                1 |              1 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                      | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_Insert_Delays[0].LUT_Delay_i_1                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                     |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                             |                1 |              2 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                      |                                                                                                                                                    |                2 |              3 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                 |                                                                                                                                                    |                4 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                              | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                               | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/n_0_GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1                            |                1 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  |                                                                                                                                                    |                4 |              4 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                      | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                               |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/I6[0]                                                                                                                         |                                                                                                                                                    |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/RX_FIFO_Reset                       |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                   |                4 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/TX_FIFO_Reset                       |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Halted                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synced                                                                                      |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/O1                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/use_Reg_Neg_DI |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                      | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                             |                2 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_count[0]__0_i_1                                                                                                                   |                                                                                                                                                    |                2 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_command_1[0]_i_1                                                                                                                  |                                                                                                                                                    |                2 |              8 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_command[0]_i_1                                                                                                                    |                                                                                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[7]_i_1                                                                                             | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synced                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                    |                                                                                                                                                    |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                          |                                                                                                                                                    |                1 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                          |                                                                                                                                                    |                3 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[0].SRLC16E_I/SRL16_En |                                                                                                                                                    |                7 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                   |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synced                                                                                      |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synced                                                                                      |               12 |             19 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                      | design_1_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                                      |                6 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                   |                9 |             25 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                               |                                                                                                                                                    |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/O59[0]                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synced                                                                                      |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_15                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                           |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/I54[0]                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synced                                                                                      |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/SR[0]                                                                                       |               15 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/I7[0]                                                                                       |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                 |                                                                                                                                                    |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_15                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synced                                                                                      |               19 |             34 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                    |                                                                                                                                                    |               22 |             61 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/O2                                                      |                                                                                                                                                    |               11 |             75 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                      |                                                                                                                                                    |               40 |            114 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/O6[46]                                                                                                        |                                                                                                                                                    |               16 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synced                                                                                      |               66 |            139 |
|  design_1_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                      |                                                                                                                                                    |               66 |            162 |
|  design_1_i/clk_wiz_0/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/O1                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synced                                                                                      |               73 |            200 |
+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


