Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Oct 29 18:06:00 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/1024/default_mul8/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  64          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (15)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src11_reg[0]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src12_reg[0]/C
src12_reg[1]/C
src12_reg[2]/C
src13_reg[0]/C
src13_reg[1]/C
src14_reg[0]/C
src1_reg[0]/C
src1_reg[1]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src11_reg[0]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src12_reg[0]/D
src12_reg[1]/D
src12_reg[2]/D
src13_reg[0]/D
src13_reg[1]/D
src14_reg[0]/D
src1_reg[0]/D
src1_reg[1]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   80          inf        0.000                      0                   80           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.194ns  (logic 5.093ns (49.958%)  route 5.101ns (50.042%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[1]/Q
                         net (fo=7, routed)           1.231     1.544    compressor/gpc1/lut6_2_inst1/I3
    SLICE_X0Y70                                                       r  compressor/gpc1/lut6_2_inst1/LUT6/I3
    SLICE_X0Y70          LUT6 (Prop_lut6_I3_O)        0.215     1.759 r  compressor/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.759    compressor/gpc1/lut6_2_inst1_n_1
    SLICE_X0Y70                                                       r  compressor/gpc1/carry4_inst0/S[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.171 r  compressor/gpc1/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.802     2.973    compressor/gpc27/lut6_2_inst0/I4
    SLICE_X3Y65                                                       r  compressor/gpc27/lut6_2_inst0/LUT5/I4
    SLICE_X3Y65          LUT5 (Prop_lut5_I4_O)        0.105     3.078 r  compressor/gpc27/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.288     3.366    compressor/gpc27/lut6_2_inst0_n_0
    SLICE_X2Y65                                                       r  compressor/gpc27/carry4_inst0/DI[0]
    SLICE_X2Y65          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.624     3.990 r  compressor/gpc27/carry4_inst0/O[2]
                         net (fo=2, routed)           0.591     4.581    compressor/gpc46/dst[2]
    SLICE_X1Y65                                                       r  compressor/gpc46/lut4_prop3/I3
    SLICE_X1Y65          LUT4 (Prop_lut4_I3_O)        0.217     4.798 r  compressor/gpc46/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.798    compressor/gpc46/lut4_prop3_n_0
    SLICE_X1Y65                                                       r  compressor/gpc46/carry4_inst0/S[3]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.097 r  compressor/gpc46/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.672     5.769    compressor/gpc64/src0[2]
    SLICE_X1Y66                                                       r  compressor/gpc64/lut2_prop0/I1
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.866 r  compressor/gpc64/lut2_prop0/O
                         net (fo=1, routed)           0.000     5.866    compressor/gpc64/lut2_prop0_n_0
    SLICE_X1Y66                                                       r  compressor/gpc64/carry4_inst0/S[0]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     6.273 r  compressor/gpc64/carry4_inst0/O[2]
                         net (fo=1, routed)           1.517     7.790    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.404    10.194 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.194    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.163ns  (logic 4.961ns (48.817%)  route 5.202ns (51.183%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[1]/Q
                         net (fo=7, routed)           1.231     1.544    compressor/gpc1/lut6_2_inst1/I3
    SLICE_X0Y70                                                       r  compressor/gpc1/lut6_2_inst1/LUT6/I3
    SLICE_X0Y70          LUT6 (Prop_lut6_I3_O)        0.215     1.759 r  compressor/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.759    compressor/gpc1/lut6_2_inst1_n_1
    SLICE_X0Y70                                                       r  compressor/gpc1/carry4_inst0/S[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.171 r  compressor/gpc1/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.802     2.973    compressor/gpc27/lut6_2_inst0/I4
    SLICE_X3Y65                                                       r  compressor/gpc27/lut6_2_inst0/LUT5/I4
    SLICE_X3Y65          LUT5 (Prop_lut5_I4_O)        0.105     3.078 r  compressor/gpc27/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.288     3.366    compressor/gpc27/lut6_2_inst0_n_0
    SLICE_X2Y65                                                       r  compressor/gpc27/carry4_inst0/DI[0]
    SLICE_X2Y65          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.624     3.990 r  compressor/gpc27/carry4_inst0/O[2]
                         net (fo=2, routed)           0.591     4.581    compressor/gpc46/dst[2]
    SLICE_X1Y65                                                       r  compressor/gpc46/lut4_prop3/I3
    SLICE_X1Y65          LUT4 (Prop_lut4_I3_O)        0.217     4.798 r  compressor/gpc46/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.798    compressor/gpc46/lut4_prop3_n_0
    SLICE_X1Y65                                                       r  compressor/gpc46/carry4_inst0/S[3]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.097 r  compressor/gpc46/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.672     5.769    compressor/gpc64/src0[2]
    SLICE_X1Y66                                                       r  compressor/gpc64/lut2_prop0/I1
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.866 r  compressor/gpc64/lut2_prop0/O
                         net (fo=1, routed)           0.000     5.866    compressor/gpc64/lut2_prop0_n_0
    SLICE_X1Y66                                                       r  compressor/gpc64/carry4_inst0/S[0]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.261 r  compressor/gpc64/carry4_inst0/CO[3]
                         net (fo=1, routed)           1.618     7.879    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.284    10.163 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.163    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.118ns  (logic 5.140ns (50.800%)  route 4.978ns (49.200%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[1]/Q
                         net (fo=7, routed)           1.231     1.544    compressor/gpc1/lut6_2_inst1/I3
    SLICE_X0Y70                                                       r  compressor/gpc1/lut6_2_inst1/LUT6/I3
    SLICE_X0Y70          LUT6 (Prop_lut6_I3_O)        0.215     1.759 r  compressor/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.759    compressor/gpc1/lut6_2_inst1_n_1
    SLICE_X0Y70                                                       r  compressor/gpc1/carry4_inst0/S[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.171 r  compressor/gpc1/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.802     2.973    compressor/gpc27/lut6_2_inst0/I4
    SLICE_X3Y65                                                       r  compressor/gpc27/lut6_2_inst0/LUT5/I4
    SLICE_X3Y65          LUT5 (Prop_lut5_I4_O)        0.105     3.078 r  compressor/gpc27/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.288     3.366    compressor/gpc27/lut6_2_inst0_n_0
    SLICE_X2Y65                                                       r  compressor/gpc27/carry4_inst0/DI[0]
    SLICE_X2Y65          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.624     3.990 r  compressor/gpc27/carry4_inst0/O[2]
                         net (fo=2, routed)           0.591     4.581    compressor/gpc46/dst[2]
    SLICE_X1Y65                                                       r  compressor/gpc46/lut4_prop3/I3
    SLICE_X1Y65          LUT4 (Prop_lut4_I3_O)        0.217     4.798 r  compressor/gpc46/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.798    compressor/gpc46/lut4_prop3_n_0
    SLICE_X1Y65                                                       r  compressor/gpc46/carry4_inst0/S[3]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.097 r  compressor/gpc46/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.672     5.769    compressor/gpc64/src0[2]
    SLICE_X1Y66                                                       r  compressor/gpc64/lut2_prop0/I1
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.866 r  compressor/gpc64/lut2_prop0/O
                         net (fo=1, routed)           0.000     5.866    compressor/gpc64/lut2_prop0_n_0
    SLICE_X1Y66                                                       r  compressor/gpc64/carry4_inst0/S[0]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     6.318 r  compressor/gpc64/carry4_inst0/O[3]
                         net (fo=1, routed)           1.394     7.712    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.406    10.118 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.118    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.084ns  (logic 4.986ns (49.446%)  route 5.098ns (50.554%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[1]/Q
                         net (fo=7, routed)           1.231     1.544    compressor/gpc1/lut6_2_inst1/I3
    SLICE_X0Y70                                                       r  compressor/gpc1/lut6_2_inst1/LUT6/I3
    SLICE_X0Y70          LUT6 (Prop_lut6_I3_O)        0.215     1.759 r  compressor/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.759    compressor/gpc1/lut6_2_inst1_n_1
    SLICE_X0Y70                                                       r  compressor/gpc1/carry4_inst0/S[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.171 r  compressor/gpc1/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.802     2.973    compressor/gpc27/lut6_2_inst0/I4
    SLICE_X3Y65                                                       r  compressor/gpc27/lut6_2_inst0/LUT5/I4
    SLICE_X3Y65          LUT5 (Prop_lut5_I4_O)        0.105     3.078 r  compressor/gpc27/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.288     3.366    compressor/gpc27/lut6_2_inst0_n_0
    SLICE_X2Y65                                                       r  compressor/gpc27/carry4_inst0/DI[0]
    SLICE_X2Y65          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.624     3.990 r  compressor/gpc27/carry4_inst0/O[2]
                         net (fo=2, routed)           0.591     4.581    compressor/gpc46/dst[2]
    SLICE_X1Y65                                                       r  compressor/gpc46/lut4_prop3/I3
    SLICE_X1Y65          LUT4 (Prop_lut4_I3_O)        0.217     4.798 r  compressor/gpc46/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.798    compressor/gpc46/lut4_prop3_n_0
    SLICE_X1Y65                                                       r  compressor/gpc46/carry4_inst0/S[3]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.097 r  compressor/gpc46/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.672     5.769    compressor/gpc64/src0[2]
    SLICE_X1Y66                                                       r  compressor/gpc64/lut2_prop0/I1
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.866 r  compressor/gpc64/lut2_prop0/O
                         net (fo=1, routed)           0.000     5.866    compressor/gpc64/lut2_prop0_n_0
    SLICE_X1Y66                                                       r  compressor/gpc64/carry4_inst0/S[0]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     6.169 r  compressor/gpc64/carry4_inst0/O[1]
                         net (fo=1, routed)           1.514     7.683    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.401    10.084 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.084    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.964ns  (logic 4.866ns (48.832%)  route 5.099ns (51.168%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[1]/Q
                         net (fo=7, routed)           1.231     1.544    compressor/gpc1/lut6_2_inst1/I3
    SLICE_X0Y70                                                       r  compressor/gpc1/lut6_2_inst1/LUT6/I3
    SLICE_X0Y70          LUT6 (Prop_lut6_I3_O)        0.215     1.759 r  compressor/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.759    compressor/gpc1/lut6_2_inst1_n_1
    SLICE_X0Y70                                                       r  compressor/gpc1/carry4_inst0/S[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.171 r  compressor/gpc1/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.802     2.973    compressor/gpc27/lut6_2_inst0/I4
    SLICE_X3Y65                                                       r  compressor/gpc27/lut6_2_inst0/LUT5/I4
    SLICE_X3Y65          LUT5 (Prop_lut5_I4_O)        0.105     3.078 r  compressor/gpc27/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.288     3.366    compressor/gpc27/lut6_2_inst0_n_0
    SLICE_X2Y65                                                       r  compressor/gpc27/carry4_inst0/DI[0]
    SLICE_X2Y65          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.624     3.990 r  compressor/gpc27/carry4_inst0/O[2]
                         net (fo=2, routed)           0.591     4.581    compressor/gpc46/dst[2]
    SLICE_X1Y65                                                       r  compressor/gpc46/lut4_prop3/I3
    SLICE_X1Y65          LUT4 (Prop_lut4_I3_O)        0.217     4.798 r  compressor/gpc46/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.798    compressor/gpc46/lut4_prop3_n_0
    SLICE_X1Y65                                                       r  compressor/gpc46/carry4_inst0/S[3]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.097 r  compressor/gpc46/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.672     5.769    compressor/gpc64/src0[2]
    SLICE_X1Y66                                                       r  compressor/gpc64/lut2_prop0/I1
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.097     5.866 r  compressor/gpc64/lut2_prop0/O
                         net (fo=1, routed)           0.000     5.866    compressor/gpc64/lut2_prop0_n_0
    SLICE_X1Y66                                                       r  compressor/gpc64/carry4_inst0/S[0]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     6.053 r  compressor/gpc64/carry4_inst0/O[0]
                         net (fo=1, routed)           1.515     7.568    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.397     9.964 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.964    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.021ns  (logic 4.501ns (49.890%)  route 4.521ns (50.110%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[1]/Q
                         net (fo=7, routed)           1.231     1.544    compressor/gpc1/lut6_2_inst1/I3
    SLICE_X0Y70                                                       r  compressor/gpc1/lut6_2_inst1/LUT6/I3
    SLICE_X0Y70          LUT6 (Prop_lut6_I3_O)        0.215     1.759 r  compressor/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.759    compressor/gpc1/lut6_2_inst1_n_1
    SLICE_X0Y70                                                       r  compressor/gpc1/carry4_inst0/S[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.171 r  compressor/gpc1/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.802     2.973    compressor/gpc27/lut6_2_inst0/I4
    SLICE_X3Y65                                                       r  compressor/gpc27/lut6_2_inst0/LUT5/I4
    SLICE_X3Y65          LUT5 (Prop_lut5_I4_O)        0.105     3.078 r  compressor/gpc27/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.288     3.366    compressor/gpc27/lut6_2_inst0_n_0
    SLICE_X2Y65                                                       r  compressor/gpc27/carry4_inst0/DI[0]
    SLICE_X2Y65          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.624     3.990 r  compressor/gpc27/carry4_inst0/O[2]
                         net (fo=2, routed)           0.591     4.581    compressor/gpc46/dst[2]
    SLICE_X1Y65                                                       r  compressor/gpc46/lut4_prop3/I3
    SLICE_X1Y65          LUT4 (Prop_lut4_I3_O)        0.217     4.798 r  compressor/gpc46/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.798    compressor/gpc46/lut4_prop3_n_0
    SLICE_X1Y65                                                       r  compressor/gpc46/carry4_inst0/S[3]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.187     4.985 r  compressor/gpc46/carry4_inst0/O[3]
                         net (fo=1, routed)           1.609     6.594    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.428     9.021 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.021    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.331ns  (logic 4.351ns (52.228%)  route 3.980ns (47.772%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[1]/Q
                         net (fo=7, routed)           1.231     1.544    compressor/gpc1/lut6_2_inst1/I3
    SLICE_X0Y70                                                       r  compressor/gpc1/lut6_2_inst1/LUT6/I3
    SLICE_X0Y70          LUT6 (Prop_lut6_I3_O)        0.215     1.759 r  compressor/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.759    compressor/gpc1/lut6_2_inst1_n_1
    SLICE_X0Y70                                                       r  compressor/gpc1/carry4_inst0/S[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.171 r  compressor/gpc1/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.802     2.973    compressor/gpc27/lut6_2_inst0/I4
    SLICE_X3Y65                                                       r  compressor/gpc27/lut6_2_inst0/LUT5/I4
    SLICE_X3Y65          LUT5 (Prop_lut5_I4_O)        0.105     3.078 r  compressor/gpc27/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.288     3.366    compressor/gpc27/lut6_2_inst0_n_0
    SLICE_X2Y65                                                       r  compressor/gpc27/carry4_inst0/DI[0]
    SLICE_X2Y65          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.503     3.869 r  compressor/gpc27/carry4_inst0/O[1]
                         net (fo=4, routed)           0.566     4.435    compressor/gpc46/dst[1]
    SLICE_X1Y65                                                       r  compressor/gpc46/lut5_prop2/I4
    SLICE_X1Y65          LUT5 (Prop_lut5_I4_O)        0.216     4.651 r  compressor/gpc46/lut5_prop2/O
                         net (fo=1, routed)           0.000     4.651    compressor/gpc46/lut5_prop2_n_0
    SLICE_X1Y65                                                       r  compressor/gpc46/carry4_inst0/S[2]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     4.840 r  compressor/gpc46/carry4_inst0/O[2]
                         net (fo=1, routed)           1.093     5.933    dst9_OBUF[0]
    U18                                                               r  dst9_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.398     8.331 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.331    dst9[0]
    U18                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.243ns  (logic 3.889ns (47.177%)  route 4.354ns (52.823%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[1]/Q
                         net (fo=7, routed)           1.231     1.544    compressor/gpc1/lut6_2_inst1/I3
    SLICE_X0Y70                                                       r  compressor/gpc1/lut6_2_inst1/LUT6/I3
    SLICE_X0Y70          LUT6 (Prop_lut6_I3_O)        0.215     1.759 r  compressor/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.759    compressor/gpc1/lut6_2_inst1_n_1
    SLICE_X0Y70                                                       r  compressor/gpc1/carry4_inst0/S[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     1.928 r  compressor/gpc1/carry4_inst0/O[1]
                         net (fo=6, routed)           0.906     2.833    compressor/gpc26/lut6_2_inst2/I2
    SLICE_X0Y66                                                       r  compressor/gpc26/lut6_2_inst2/LUT6/I2
    SLICE_X0Y66          LUT6 (Prop_lut6_I2_O)        0.225     3.058 r  compressor/gpc26/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.058    compressor/gpc26/lut6_2_inst2_n_1
    SLICE_X0Y66                                                       r  compressor/gpc26/carry4_inst0/S[2]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.359 r  compressor/gpc26/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.928     4.287    compressor/gpc46/lut5_prop2_0[0]
    SLICE_X1Y65                                                       r  compressor/gpc46/lut5_prop1/I4
    SLICE_X1Y65          LUT5 (Prop_lut5_I4_O)        0.097     4.384 r  compressor/gpc46/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.384    compressor/gpc46/lut5_prop1_n_0
    SLICE_X1Y65                                                       r  compressor/gpc46/carry4_inst0/S[1]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     4.553 r  compressor/gpc46/carry4_inst0/O[1]
                         net (fo=1, routed)           1.290     5.843    dst8_OBUF[0]
    U16                                                               r  dst8_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.400     8.243 r  dst8_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.243    dst8[0]
    U16                                                               r  dst8[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.979ns  (logic 4.046ns (50.712%)  route 3.933ns (49.288%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[1]/Q
                         net (fo=7, routed)           1.231     1.544    compressor/gpc1/lut6_2_inst1/I3
    SLICE_X0Y70                                                       r  compressor/gpc1/lut6_2_inst1/LUT6/I3
    SLICE_X0Y70          LUT6 (Prop_lut6_I3_O)        0.215     1.759 r  compressor/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.759    compressor/gpc1/lut6_2_inst1_n_1
    SLICE_X0Y70                                                       r  compressor/gpc1/carry4_inst0/S[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     1.928 r  compressor/gpc1/carry4_inst0/O[1]
                         net (fo=6, routed)           0.906     2.833    compressor/gpc26/lut6_2_inst2/I2
    SLICE_X0Y66                                                       r  compressor/gpc26/lut6_2_inst2/LUT5/I2
    SLICE_X0Y66          LUT5 (Prop_lut5_I2_O)        0.242     3.075 r  compressor/gpc26/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     3.075    compressor/gpc26/lut6_2_inst2_n_0
    SLICE_X0Y66                                                       r  compressor/gpc26/carry4_inst0/DI[2]
    SLICE_X0Y66          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     3.366 r  compressor/gpc26/carry4_inst0/O[3]
                         net (fo=2, routed)           0.497     3.863    compressor/gpc46/src0[4]
    SLICE_X1Y65                                                       r  compressor/gpc46/lut4_prop0/I3
    SLICE_X1Y65          LUT4 (Prop_lut4_I3_O)        0.234     4.097 r  compressor/gpc46/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.097    compressor/gpc46/lut4_prop0_n_0
    SLICE_X1Y65                                                       r  compressor/gpc46/carry4_inst0/S[0]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     4.284 r  compressor/gpc46/carry4_inst0/O[0]
                         net (fo=1, routed)           1.299     5.584    dst7_OBUF[0]
    V17                                                               r  dst7_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.395     7.979 r  dst7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.979    dst7[0]
    V17                                                               r  dst7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst6[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.012ns  (logic 3.764ns (53.684%)  route 3.247ns (46.316%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[1]/Q
                         net (fo=7, routed)           1.231     1.544    compressor/gpc1/lut6_2_inst1/I3
    SLICE_X0Y70                                                       r  compressor/gpc1/lut6_2_inst1/LUT6/I3
    SLICE_X0Y70          LUT6 (Prop_lut6_I3_O)        0.215     1.759 r  compressor/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.759    compressor/gpc1/lut6_2_inst1_n_1
    SLICE_X0Y70                                                       r  compressor/gpc1/carry4_inst0/S[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     1.928 r  compressor/gpc1/carry4_inst0/O[1]
                         net (fo=6, routed)           0.678     2.606    compressor/gpc26/dst[1]
    SLICE_X0Y66                                                       r  compressor/gpc26/lut4_prop1/I2
    SLICE_X0Y66          LUT4 (Prop_lut4_I2_O)        0.225     2.831 r  compressor/gpc26/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.831    compressor/gpc26/lut4_prop1_n_0
    SLICE_X0Y66                                                       r  compressor/gpc26/carry4_inst0/S[1]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.263 r  compressor/gpc26/carry4_inst0/O[2]
                         net (fo=1, routed)           1.338     4.601    dst6_OBUF[0]
    T11                                                               r  dst6_OBUF[0]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         2.410     7.012 r  dst6_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.012    dst6[0]
    T11                                                               r  dst6[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src7_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.007%)  route 0.106ns (42.993%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE                         0.000     0.000 r  src7_reg[5]/C
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src7_reg[5]/Q
                         net (fo=5, routed)           0.106     0.247    src7[5]
    SLICE_X0Y65          FDRE                                         r  src7_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.436%)  route 0.121ns (48.564%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  src9_reg[2]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[2]/Q
                         net (fo=5, routed)           0.121     0.249    src9[2]
    SLICE_X2Y66          FDRE                                         r  src9_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.343%)  route 0.121ns (48.657%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  src9_reg[1]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[1]/Q
                         net (fo=3, routed)           0.121     0.249    src9[1]
    SLICE_X0Y67          FDRE                                         r  src9_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.527%)  route 0.125ns (49.473%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  src7_reg[4]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[4]/Q
                         net (fo=7, routed)           0.125     0.253    src7[4]
    SLICE_X3Y66          FDRE                                         r  src7_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.128ns (50.161%)  route 0.127ns (49.839%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  src6_reg[1]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[1]/Q
                         net (fo=2, routed)           0.127     0.255    src6[1]
    SLICE_X1Y70          FDRE                                         r  src6_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.608%)  route 0.117ns (45.392%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE                         0.000     0.000 r  src10_reg[1]/C
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[1]/Q
                         net (fo=5, routed)           0.117     0.258    src10[1]
    SLICE_X3Y65          FDRE                                         r  src10_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.323%)  route 0.119ns (45.677%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  src10_reg[0]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[0]/Q
                         net (fo=3, routed)           0.119     0.260    src10[0]
    SLICE_X3Y66          FDRE                                         r  src10_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.207%)  route 0.119ns (45.793%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src12_reg[0]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src12_reg[0]/Q
                         net (fo=3, routed)           0.119     0.260    src12[0]
    SLICE_X0Y67          FDRE                                         r  src12_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.598%)  route 0.135ns (51.402%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src3_reg[2]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src3_reg[2]/Q
                         net (fo=5, routed)           0.135     0.263    src3[2]
    SLICE_X1Y68          FDRE                                         r  src3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.128ns (48.355%)  route 0.137ns (51.645%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE                         0.000     0.000 r  src8_reg[4]/C
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[4]/Q
                         net (fo=5, routed)           0.137     0.265    src8[4]
    SLICE_X3Y65          FDRE                                         r  src8_reg[5]/D
  -------------------------------------------------------------------    -------------------





