<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx_sli_pp_pkt_csr_control Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>cvmx_sli_pp_pkt_csr_control Union Reference</h1><!-- doxytag: class="cvmx_sli_pp_pkt_csr_control" -->
<p><a class="el" href="unioncvmx__sli__pp__pkt__csr__control.html" title="cvmx_sli_pp_pkt_csr_control">cvmx_sli_pp_pkt_csr_control</a>  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="cvmx-sli-defs_8h_source.html">cvmx-sli-defs.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__pp__pkt__csr__control_1_1cvmx__sli__pp__pkt__csr__control__s.html">cvmx_sli_pp_pkt_csr_control_s</a></td></tr>
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__sli__pp__pkt__csr__control.html#aab9ad06d54cbb6fb348294f7f707b146">u64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__sli__pp__pkt__csr__control_1_1cvmx__sli__pp__pkt__csr__control__s.html">cvmx_sli_pp_pkt_csr_control::cvmx_sli_pp_pkt_csr_control_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__sli__pp__pkt__csr__control.html#a30f2d89bb0dbf5a2f8a6cccca37864ce">s</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__sli__pp__pkt__csr__control_1_1cvmx__sli__pp__pkt__csr__control__s.html">cvmx_sli_pp_pkt_csr_control_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__sli__pp__pkt__csr__control.html#a50da242280f0a0cf2fc7b632af9f3051">cn73xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__sli__pp__pkt__csr__control_1_1cvmx__sli__pp__pkt__csr__control__s.html">cvmx_sli_pp_pkt_csr_control_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__sli__pp__pkt__csr__control.html#a0fcebc58b2e99a023ffe04befdfbb30a">cn78xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__sli__pp__pkt__csr__control_1_1cvmx__sli__pp__pkt__csr__control__s.html">cvmx_sli_pp_pkt_csr_control_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__sli__pp__pkt__csr__control.html#a1d088119aef06526693f4f2f825b7dcc">cnf75xx</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p><a class="el" href="unioncvmx__sli__pp__pkt__csr__control.html" title="cvmx_sli_pp_pkt_csr_control">cvmx_sli_pp_pkt_csr_control</a> </p>
<p>This register provides access to SLI packet register space from the cores. These SLI packet registers include the following: SLI_MSIXX_TABLE_ADDR, SLI_MSIXX_TABLE_DATA, SLI_MSIX_PBA0, SLI_MSIX_PBA1, SLI_PKTX_INPUT_CONTROL, SLI_PKTX_INSTR_BADDR, SLI_PKTX_INSTR_BAOFF_DBELL, SLI_PKTX_INSTR_FIFO_RSIZE, SLI_PKT_IN_DONEX_CNTS, SLI_PKTX_OUTPUT_CONTROL, SLI_PKTX_OUT_SIZE, SLI_PKTX_SLIST_BADDR, SLI_PKTX_SLIST_BAOFF_DBELL, SLI_PKTX_SLIST_FIFO_RSIZE, SLI_PKTX_INT_LEVELS, SLI_PKTX_CNTS, SLI_PKTX_ERROR_INFO, SLI_PKTX_VF_INT_SUM, SLI_PKTX_PF_VF_MBOX_SIG, SLI_PKTX_MBOX_INT. </p>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a50da242280f0a0cf2fc7b632af9f3051"></a><!-- doxytag: member="cvmx_sli_pp_pkt_csr_control::cn73xx" ref="a50da242280f0a0cf2fc7b632af9f3051" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__sli__pp__pkt__csr__control_1_1cvmx__sli__pp__pkt__csr__control__s.html">cvmx_sli_pp_pkt_csr_control_s</a> <a class="el" href="unioncvmx__sli__pp__pkt__csr__control.html#a50da242280f0a0cf2fc7b632af9f3051">cvmx_sli_pp_pkt_csr_control::cn73xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0fcebc58b2e99a023ffe04befdfbb30a"></a><!-- doxytag: member="cvmx_sli_pp_pkt_csr_control::cn78xx" ref="a0fcebc58b2e99a023ffe04befdfbb30a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__sli__pp__pkt__csr__control_1_1cvmx__sli__pp__pkt__csr__control__s.html">cvmx_sli_pp_pkt_csr_control_s</a> <a class="el" href="unioncvmx__sli__pp__pkt__csr__control.html#a0fcebc58b2e99a023ffe04befdfbb30a">cvmx_sli_pp_pkt_csr_control::cn78xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d088119aef06526693f4f2f825b7dcc"></a><!-- doxytag: member="cvmx_sli_pp_pkt_csr_control::cnf75xx" ref="a1d088119aef06526693f4f2f825b7dcc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__sli__pp__pkt__csr__control_1_1cvmx__sli__pp__pkt__csr__control__s.html">cvmx_sli_pp_pkt_csr_control_s</a> <a class="el" href="unioncvmx__sli__pp__pkt__csr__control.html#a1d088119aef06526693f4f2f825b7dcc">cvmx_sli_pp_pkt_csr_control::cnf75xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a30f2d89bb0dbf5a2f8a6cccca37864ce"></a><!-- doxytag: member="cvmx_sli_pp_pkt_csr_control::s" ref="a30f2d89bb0dbf5a2f8a6cccca37864ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__sli__pp__pkt__csr__control_1_1cvmx__sli__pp__pkt__csr__control__s.html">cvmx_sli_pp_pkt_csr_control::cvmx_sli_pp_pkt_csr_control_s</a>  <a class="el" href="unioncvmx__sli__pp__pkt__csr__control.html#a30f2d89bb0dbf5a2f8a6cccca37864ce">cvmx_sli_pp_pkt_csr_control::s</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aab9ad06d54cbb6fb348294f7f707b146"></a><!-- doxytag: member="cvmx_sli_pp_pkt_csr_control::u64" ref="aab9ad06d54cbb6fb348294f7f707b146" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__sli__pp__pkt__csr__control.html#aab9ad06d54cbb6fb348294f7f707b146">cvmx_sli_pp_pkt_csr_control::u64</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li><a class="el" href="cvmx-sli-defs_8h_source.html">cvmx-sli-defs.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
