<HTML>
<HEAD>
<TITLE>Synthesis Resource Usage</TITLE>
<link href="file:///C:/lscc/radiant/2024.2/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/2024.2/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
</PRE><pre>
#Synthesis Resource Utilization Report file generated by Lattice Radiant Software (64-bit) 2024.2.b.23.0
#Generated on 11/06/24 22:20:06
#DESIGN = u23_lifcl_nx33u_evalbd_ibd
#DEVICE = LIFCL-33U
#PACKAGE = FCCSP104
#OPERATING = Commercial
#PERFORMANCEGRADE = 7_High-Performance_1.0V
</pre>
<table id="res_usage_table">
<thead><tr>
<th></th>
<th>LUT4</th>
<th>PFU Registers</th>
<th>IO Buffers</th>
<th>EBR</th>
<th>DRAM</th>
<th>Carry Cells</th>
<th>Large RAM</th>
</tr></thead>
<tbody>
<tr data-tt-id="u23_lifcl_nx33u_evalbd_ibd" data-tt-parent-id="">
<td>u23_lifcl_nx33u_evalbd_ibd</td><td>3716(0)</td><td>2562(0)</td><td>9(7)</td><td>3(0)</td><td>175(0)</td><td>173(0)</td><td>2(0)</td></tr>
<tr data-tt-id="AHBL_to_LMMI_converter_inst" data-tt-parent-id="u23_lifcl_nx33u_evalbd_ibd">
<td>AHBL_to_LMMI_converter_inst</td><td>8(8)</td><td>53(53)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv" data-tt-parent-id="u23_lifcl_nx33u_evalbd_ibd">
<td>axi_ahb_conv</td><td>2272(0)</td><td>1760(0)</td><td>0(0)</td><td>3(0)</td><td>175(0)</td><td>141(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst" data-tt-parent-id="axi_ahb_conv">
<td>axi4_interconnect_inst</td><td>1798(0)</td><td>1548(0)</td><td>0(0)</td><td>3(0)</td><td>175(0)</td><td>119(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst">
<td>lscc_axi_interconnect_inst</td><td>1798(0)</td><td>1548(0)</td><td>0(0)</td><td>3(0)</td><td>175(0)</td><td>119(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst">
<td>u_lscc_sync_axi_interconnect</td><td>1798(0)</td><td>1548(0)</td><td>0(0)</td><td>3(0)</td><td>175(0)</td><td>119(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.U_DEF_SLAVE" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect">
<td>U_DEF_SLAVE</td><td>26(26)</td><td>29(29)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>5(5)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect">
<td>ext_mas_blk[0].u_ext_mas_port</td><td>446(270)</td><td>495(406)</td><td>0(0)</td><td>3(0)</td><td>60(0)</td><td>14(5)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[0].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.CUSTOM_FF_BLK.u_saraddr_arsize_arlen_arburst_fifo" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port">
<td>RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[0].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.CUSTOM_FF_BLK.u_saraddr_arsize_arlen_arburst_fifo</td><td>17(16)</td><td>10(10)</td><td>0(0)</td><td>0(0)</td><td>6(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[0].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.CUSTOM_FF_BLK.u_saraddr_arsize_arlen_arburst_fifo.u_gen_memfile" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[0].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.CUSTOM_FF_BLK.u_saraddr_arsize_arlen_arburst_fifo">
<td>u_gen_memfile</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>6(6)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.CUSTOM_FF_BLK.u_saraddr_arsize_arlen_arburst_fifo" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port">
<td>RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.CUSTOM_FF_BLK.u_saraddr_arsize_arlen_arburst_fifo</td><td>5(5)</td><td>4(4)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.CUSTOM_FF_BLK.u_ext_mas_rdata_ff" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port">
<td>RO_WR_BLK.CUSTOM_FF_BLK.u_ext_mas_rdata_ff</td><td>31(12)</td><td>13(13)</td><td>0(0)</td><td>3(0)</td><td>0(0)</td><td>3(3)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.CUSTOM_FF_BLK.u_ext_mas_rdata_ff.u_gen_memfile" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.CUSTOM_FF_BLK.u_ext_mas_rdata_ff">
<td>u_gen_memfile</td><td>19(19)</td><td>0(0)</td><td>0(0)</td><td>3(3)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_AR_FF_BLK.u_ext_mas_ard_fifo" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port">
<td>RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_AR_FF_BLK.u_ext_mas_ard_fifo</td><td>15(14)</td><td>10(10)</td><td>0(0)</td><td>0(0)</td><td>14(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_AR_FF_BLK.u_ext_mas_ard_fifo.u_gen_memfile" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_AR_FF_BLK.u_ext_mas_ard_fifo">
<td>u_gen_memfile</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>14(14)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.u_ext_mas_ard_adr_dec" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port">
<td>RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.u_ext_mas_ard_adr_dec</td><td>20(20)</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.CUSTOM_BRESP_FF_BLK.u_mas_wresp_fifo" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port">
<td>WO_WR_BLK.CUSTOM_BRESP_FF_BLK.u_mas_wresp_fifo</td><td>22(22)</td><td>7(7)</td><td>0(0)</td><td>0(0)</td><td>3(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.CUSTOM_BRESP_FF_BLK.u_mas_wresp_fifo.u_gen_memfile" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.CUSTOM_BRESP_FF_BLK.u_mas_wresp_fifo">
<td>u_gen_memfile</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>3(3)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_FF_BLK.u_ext_mas_awd_fifo" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port">
<td>WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_FF_BLK.u_ext_mas_awd_fifo</td><td>13(12)</td><td>10(10)</td><td>0(0)</td><td>0(0)</td><td>14(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_FF_BLK.u_ext_mas_awd_fifo.u_gen_memfile" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_FF_BLK.u_ext_mas_awd_fifo">
<td>u_gen_memfile</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>14(14)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_WDAT_FF_BLK.u_ext_mas_wr_fifo" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port">
<td>WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_WDAT_FF_BLK.u_ext_mas_wr_fifo</td><td>14(14)</td><td>16(16)</td><td>0(0)</td><td>0(0)</td><td>19(0)</td><td>3(3)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_WDAT_FF_BLK.u_ext_mas_wr_fifo.u_gen_memfile" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_WDAT_FF_BLK.u_ext_mas_wr_fifo">
<td>u_gen_memfile</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>19(19)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.ID_ORDER_DISB_BLK.CUSTOM_FF_BLK.u_awaddr_dwrsel_fifo" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port">
<td>WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.ID_ORDER_DISB_BLK.CUSTOM_FF_BLK.u_awaddr_dwrsel_fifo</td><td>14(14)</td><td>16(16)</td><td>0(0)</td><td>0(0)</td><td>4(0)</td><td>3(3)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.ID_ORDER_DISB_BLK.CUSTOM_FF_BLK.u_awaddr_dwrsel_fifo.u_gen_memfile" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.ID_ORDER_DISB_BLK.CUSTOM_FF_BLK.u_awaddr_dwrsel_fifo">
<td>u_gen_memfile</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>4(4)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.u_ext_mas_awr_adr_dec" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port">
<td>WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.u_ext_mas_awr_adr_dec</td><td>19(19)</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.u_ext_mas_dwr_adr_dec" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port">
<td>WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.u_ext_mas_dwr_adr_dec</td><td>6(6)</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect">
<td>ext_slv_blk[0].u_ext_slv_port</td><td>1133(763)</td><td>635(535)</td><td>0(0)</td><td>0(0)</td><td>114(0)</td><td>85(69)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_rlast_split_fifo" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port">
<td>RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_rlast_split_fifo</td><td>13(12)</td><td>10(10)</td><td>0(0)</td><td>0(0)</td><td>1(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_rlast_split_fifo.u_gen_memfile" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_rlast_split_fifo">
<td>u_gen_memfile</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_RD_ISSUE_FF_BLK.u_ext_slv_ar_rd_issue_fifo" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port">
<td>RO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_RD_ISSUE_FF_BLK.u_ext_slv_ar_rd_issue_fifo</td><td>19(15)</td><td>10(10)</td><td>0(0)</td><td>0(0)</td><td>13(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_RD_ISSUE_FF_BLK.u_ext_slv_ar_rd_issue_fifo.u_gen_memfile" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_RD_ISSUE_FF_BLK.u_ext_slv_ar_rd_issue_fifo">
<td>u_gen_memfile</td><td>4(4)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>13(13)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_rd_fifo" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port">
<td>RO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_rd_fifo</td><td>138(14)</td><td>19(19)</td><td>0(0)</td><td>0(0)</td><td>40(0)</td><td>8(8)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_rd_fifo.u_gen_memfile" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_rd_fifo">
<td>u_gen_memfile</td><td>124(124)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>40(40)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_wlast_split_fifo" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port">
<td>WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_wlast_split_fifo</td><td>14(14)</td><td>10(10)</td><td>0(0)</td><td>0(0)</td><td>1(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_wlast_split_fifo.u_gen_memfile" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_wlast_split_fifo">
<td>u_gen_memfile</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_sawaddr_awsize_fifo" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port">
<td>WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_sawaddr_awsize_fifo</td><td>17(14)</td><td>10(10)</td><td>0(0)</td><td>0(0)</td><td>4(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_sawaddr_awsize_fifo.u_gen_memfile" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_sawaddr_awsize_fifo">
<td>u_gen_memfile</td><td>3(3)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>4(4)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WDATA_FF_BLK.u_ext_slv_wdata_ff" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port">
<td>WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WDATA_FF_BLK.u_ext_slv_wdata_ff</td><td>119(13)</td><td>19(19)</td><td>0(0)</td><td>0(0)</td><td>40(0)</td><td>8(8)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WDATA_FF_BLK.u_ext_slv_wdata_ff.u_gen_memfile" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WDATA_FF_BLK.u_ext_slv_wdata_ff">
<td>u_gen_memfile</td><td>106(106)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>40(40)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WRESP_FF_BLK.u_ext_slv_wresp_fifo" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port">
<td>WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WRESP_FF_BLK.u_ext_slv_wresp_fifo</td><td>15(15)</td><td>10(10)</td><td>0(0)</td><td>0(0)</td><td>2(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WRESP_FF_BLK.u_ext_slv_wresp_fifo.u_gen_memfile" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WRESP_FF_BLK.u_ext_slv_wresp_fifo">
<td>u_gen_memfile</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>2(2)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_aw_wr_issue_fifo" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port">
<td>WO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_aw_wr_issue_fifo</td><td>35(16)</td><td>12(12)</td><td>0(0)</td><td>0(0)</td><td>13(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_aw_wr_issue_fifo.u_gen_memfile" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_aw_wr_issue_fifo">
<td>u_gen_memfile</td><td>19(19)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>13(13)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect">
<td>ext_slv_blk[1].u_ext_slv_port</td><td>13(6)</td><td>14(3)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>4(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_rd_fifo" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port">
<td>RO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_rd_fifo</td><td>2(2)</td><td>7(7)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>4(4)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WRESP_FF_BLK.u_ext_slv_wresp_fifo" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port">
<td>WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WRESP_FF_BLK.u_ext_slv_wresp_fifo</td><td>5(5)</td><td>4(4)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect">
<td>u_axi_cross_bar</td><td>180(0)</td><td>375(0)</td><td>0(0)</td><td>0(0)</td><td>1(0)</td><td>11(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].RO_WR_ACCESS_BLK.rd_ord_disable_blk.u_ext_mas_rdresp_arb" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar">
<td>extmas_blk[0].RO_WR_ACCESS_BLK.rd_ord_disable_blk.u_ext_mas_rdresp_arb</td><td>70(59)</td><td>53(47)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>4(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].RO_WR_ACCESS_BLK.rd_ord_disable_blk.u_ext_mas_rdresp_arb.genblk2.u_rr_ext_mas_rdresp_arb" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].RO_WR_ACCESS_BLK.rd_ord_disable_blk.u_ext_mas_rdresp_arb">
<td>genblk2.u_rr_ext_mas_rdresp_arb</td><td>11(11)</td><td>6(6)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>4(4)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].RO_WR_ACCESS_BLK.u_ext_mas_ard_ifc" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar">
<td>extmas_blk[0].RO_WR_ACCESS_BLK.u_ext_mas_ard_ifc</td><td>2(2)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.u_ext_mas_awr_ifc" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar">
<td>extmas_blk[0].WO_WR_ACCESS_BLK.u_ext_mas_awr_ifc</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.u_ext_mas_dwr_ifc" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar">
<td>extmas_blk[0].WO_WR_ACCESS_BLK.u_ext_mas_dwr_ifc</td><td>4(4)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.wr_ord_disable_blk.u_ext_mas_wrresp_arb" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar">
<td>extmas_blk[0].WO_WR_ACCESS_BLK.wr_ord_disable_blk.u_ext_mas_wrresp_arb</td><td>27(17)</td><td>18(12)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>4(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.wr_ord_disable_blk.u_ext_mas_wrresp_arb.genblk2.u_rr_ext_mas_wrresp_arb" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.wr_ord_disable_blk.u_ext_mas_wrresp_arb">
<td>genblk2.u_rr_ext_mas_wrresp_arb</td><td>10(10)</td><td>6(6)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>4(4)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].RO_WR_ACCESS_BLK.u_ext_slv_ard_arb" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar">
<td>extslv_blk[0].RO_WR_ACCESS_BLK.u_ext_slv_ard_arb</td><td>6(6)</td><td>55(55)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].RO_WR_ACCESS_BLK.u_ext_slv_rdresp_ifc" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar">
<td>extslv_blk[0].RO_WR_ACCESS_BLK.u_ext_slv_rdresp_ifc</td><td>5(5)</td><td>42(42)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar">
<td>extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb</td><td>21(8)</td><td>89(75)</td><td>0(0)</td><td>0(0)</td><td>1(0)</td><td>3(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb">
<td>CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo</td><td>13(12)</td><td>14(14)</td><td>0(0)</td><td>0(0)</td><td>1(0)</td><td>3(3)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo.u_gen_memfile" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo">
<td>u_gen_memfile</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.u_ext_slv_awr_arb" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar">
<td>extslv_blk[0].WO_WR_ACCESS_BLK.u_ext_slv_awr_arb</td><td>8(8)</td><td>55(55)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar">
<td>extslv_blk[0].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc</td><td>2(2)</td><td>8(8)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[1].RO_WR_ACCESS_BLK.u_ext_slv_ard_arb" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar">
<td>extslv_blk[1].RO_WR_ACCESS_BLK.u_ext_slv_ard_arb</td><td>0(0)</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[1].RO_WR_ACCESS_BLK.u_ext_slv_rdresp_ifc" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar">
<td>extslv_blk[1].RO_WR_ACCESS_BLK.u_ext_slv_rdresp_ifc</td><td>2(2)</td><td>2(2)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[1].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar">
<td>extslv_blk[1].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc</td><td>2(2)</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].RO_WR_ACCESS_BLK.u_ext_slv_ard_arb" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar">
<td>extslv_blk[2].RO_WR_ACCESS_BLK.u_ext_slv_ard_arb</td><td>6(6)</td><td>18(18)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].RO_WR_ACCESS_BLK.u_ext_slv_rdresp_ifc" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar">
<td>extslv_blk[2].RO_WR_ACCESS_BLK.u_ext_slv_rdresp_ifc</td><td>6(6)</td><td>10(10)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.def_slave.u_ext_slv_dwr_arb" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar">
<td>extslv_blk[2].WO_WR_ACCESS_BLK.def_slave.u_ext_slv_dwr_arb</td><td>10(7)</td><td>6(3)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.def_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.def_slave.u_ext_slv_dwr_arb">
<td>CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo</td><td>3(2)</td><td>3(2)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.def_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo.u_gen_memfile" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.def_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo">
<td>u_gen_memfile</td><td>1(1)</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.u_ext_slv_awr_arb" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar">
<td>extslv_blk[2].WO_WR_ACCESS_BLK.u_ext_slv_awr_arb</td><td>6(6)</td><td>10(10)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc" data-tt-parent-id="axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar">
<td>extslv_blk[2].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc</td><td>2(2)</td><td>7(7)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_to_ahbl_bridge_inst" data-tt-parent-id="axi_ahb_conv">
<td>axi4_to_ahbl_bridge_inst</td><td>474(0)</td><td>212(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>22(0)</td><td>0(0)</td></tr>
<tr data-tt-id="axi_ahb_conv.axi4_to_ahbl_bridge_inst.lscc_axi2ahb_lite_inst" data-tt-parent-id="axi_ahb_conv.axi4_to_ahbl_bridge_inst">
<td>lscc_axi2ahb_lite_inst</td><td>474(474)</td><td>212(212)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>22(22)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr" data-tt-parent-id="u23_lifcl_nx33u_evalbd_ibd">
<td>nxU_prpl_bldr</td><td>1434(0)</td><td>745(0)</td><td>2(0)</td><td>0(0)</td><td>0(0)</td><td>32(0)</td><td>2(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.HW_ver_gpio_inst" data-tt-parent-id="nxU_prpl_bldr">
<td>HW_ver_gpio_inst</td><td>269(0)</td><td>268(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.HW_ver_gpio_inst.lscc_gpio_inst" data-tt-parent-id="nxU_prpl_bldr.HW_ver_gpio_inst">
<td>lscc_gpio_inst</td><td>269(0)</td><td>268(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.HW_ver_gpio_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0" data-tt-parent-id="nxU_prpl_bldr.HW_ver_gpio_inst.lscc_gpio_inst">
<td>genblk1.lscc_gpio_lmmi_0</td><td>258(258)</td><td>195(195)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.HW_ver_gpio_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0" data-tt-parent-id="nxU_prpl_bldr.HW_ver_gpio_inst.lscc_gpio_inst">
<td>genblk2.lscc_apb2lmmi_0</td><td>11(11)</td><td>73(73)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl0_inst" data-tt-parent-id="nxU_prpl_bldr">
<td>ahbl0_inst</td><td>345(0)</td><td>107(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst" data-tt-parent-id="nxU_prpl_bldr.ahbl0_inst">
<td>lscc_ahbl_interconnect_inst</td><td>345(0)</td><td>107(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar" data-tt-parent-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst">
<td>ahbl_lite_crossbar.u_lscc_ahbl_crossbar</td><td>345(3)</td><td>107(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux" data-tt-parent-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar">
<td>arbiter_mux[0].u_lscc_ahbl_arbmux</td><td>78(50)</td><td>8(6)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux.u_lscc_ahbl_arbiter" data-tt-parent-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux">
<td>u_lscc_ahbl_arbiter</td><td>28(0)</td><td>2(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux.u_lscc_ahbl_arbiter.round_robin.u_fair_arb" data-tt-parent-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux.u_lscc_ahbl_arbiter">
<td>round_robin.u_fair_arb</td><td>28(28)</td><td>2(2)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[1].u_lscc_ahbl_arbmux" data-tt-parent-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar">
<td>arbiter_mux[1].u_lscc_ahbl_arbmux</td><td>1(1)</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[2].u_lscc_ahbl_arbmux" data-tt-parent-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar">
<td>arbiter_mux[2].u_lscc_ahbl_arbmux</td><td>1(1)</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus" data-tt-parent-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar">
<td>bus[0].u_lscc_ahbl_bus</td><td>105(0)</td><td>7(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder" data-tt-parent-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus">
<td>u_lscc_ahbl_decoder</td><td>18(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel" data-tt-parent-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder">
<td>genblk1[0].genblk1.u_lscc_ahbl_decoder_sel</td><td>2(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel.genblk1[0].u_lscc_ahbl_decoder_comp" data-tt-parent-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel">
<td>genblk1[0].u_lscc_ahbl_decoder_comp</td><td>2(2)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[1].genblk1.u_lscc_ahbl_decoder_sel" data-tt-parent-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder">
<td>genblk1[1].genblk1.u_lscc_ahbl_decoder_sel</td><td>4(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[1].genblk1.u_lscc_ahbl_decoder_sel.genblk1[0].u_lscc_ahbl_decoder_comp" data-tt-parent-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[1].genblk1.u_lscc_ahbl_decoder_sel">
<td>genblk1[0].u_lscc_ahbl_decoder_comp</td><td>4(4)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[2].genblk1.u_lscc_ahbl_decoder_sel" data-tt-parent-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder">
<td>genblk1[2].genblk1.u_lscc_ahbl_decoder_sel</td><td>12(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[2].genblk1.u_lscc_ahbl_decoder_sel.genblk1[0].u_lscc_ahbl_decoder_comp" data-tt-parent-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[2].genblk1.u_lscc_ahbl_decoder_sel">
<td>genblk1[0].u_lscc_ahbl_decoder_comp</td><td>12(12)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_default_slv" data-tt-parent-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus">
<td>u_lscc_ahbl_default_slv</td><td>4(4)</td><td>2(2)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_multiplexor" data-tt-parent-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus">
<td>u_lscc_ahbl_multiplexor</td><td>83(83)</td><td>5(5)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus" data-tt-parent-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar">
<td>bus[1].u_lscc_ahbl_bus</td><td>54(0)</td><td>5(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_decoder" data-tt-parent-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus">
<td>u_lscc_ahbl_decoder</td><td>12(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel" data-tt-parent-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_decoder">
<td>genblk1[0].genblk1.u_lscc_ahbl_decoder_sel</td><td>12(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel.genblk1[0].u_lscc_ahbl_decoder_comp" data-tt-parent-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel">
<td>genblk1[0].u_lscc_ahbl_decoder_comp</td><td>12(12)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_default_slv" data-tt-parent-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus">
<td>u_lscc_ahbl_default_slv</td><td>2(2)</td><td>2(2)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_multiplexor" data-tt-parent-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus">
<td>u_lscc_ahbl_multiplexor</td><td>40(40)</td><td>3(3)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.input_stage_reg[0].u_lscc_ahbl_input_stage" data-tt-parent-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar">
<td>input_stage_reg[0].u_lscc_ahbl_input_stage</td><td>76(76)</td><td>42(42)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.input_stage_reg[1].u_lscc_ahbl_input_stage" data-tt-parent-id="nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar">
<td>input_stage_reg[1].u_lscc_ahbl_input_stage</td><td>27(27)</td><td>43(43)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl2apb0_inst" data-tt-parent-id="nxU_prpl_bldr">
<td>ahbl2apb0_inst</td><td>257(0)</td><td>130(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.ahbl2apb0_inst.lscc_ahbl2apb_inst" data-tt-parent-id="nxU_prpl_bldr.ahbl2apb0_inst">
<td>lscc_ahbl2apb_inst</td><td>257(257)</td><td>130(130)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.apb0_inst" data-tt-parent-id="nxU_prpl_bldr">
<td>apb0_inst</td><td>27(0)</td><td>6(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst" data-tt-parent-id="nxU_prpl_bldr.apb0_inst">
<td>lscc_apb_interconnect_inst</td><td>27(0)</td><td>6(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus" data-tt-parent-id="nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst">
<td>apb_bus.u_lscc_apb_bus</td><td>27(0)</td><td>6(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder" data-tt-parent-id="nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus">
<td>u_lscc_apb_decoder</td><td>16(2)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[0].u_lscc_apb_decoder_sel" data-tt-parent-id="nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder">
<td>genblk1[0].u_lscc_apb_decoder_sel</td><td>5(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[0].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp" data-tt-parent-id="nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[0].u_lscc_apb_decoder_sel">
<td>genblk1[0].u_lscc_apb_decoder_comp</td><td>5(5)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[1].u_lscc_apb_decoder_sel" data-tt-parent-id="nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder">
<td>genblk1[1].u_lscc_apb_decoder_sel</td><td>5(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[1].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp" data-tt-parent-id="nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[1].u_lscc_apb_decoder_sel">
<td>genblk1[0].u_lscc_apb_decoder_comp</td><td>5(5)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[2].u_lscc_apb_decoder_sel" data-tt-parent-id="nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder">
<td>genblk1[2].u_lscc_apb_decoder_sel</td><td>1(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[2].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp" data-tt-parent-id="nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[2].u_lscc_apb_decoder_sel">
<td>genblk1[0].u_lscc_apb_decoder_comp</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[3].u_lscc_apb_decoder_sel" data-tt-parent-id="nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder">
<td>genblk1[3].u_lscc_apb_decoder_sel</td><td>1(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[3].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp" data-tt-parent-id="nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[3].u_lscc_apb_decoder_sel">
<td>genblk1[0].u_lscc_apb_decoder_comp</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[4].u_lscc_apb_decoder_sel" data-tt-parent-id="nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder">
<td>genblk1[4].u_lscc_apb_decoder_sel</td><td>2(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[4].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp" data-tt-parent-id="nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[4].u_lscc_apb_decoder_sel">
<td>genblk1[0].u_lscc_apb_decoder_comp</td><td>2(2)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_multiplexor" data-tt-parent-id="nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus">
<td>u_lscc_apb_multiplexor</td><td>11(11)</td><td>6(6)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.cpu0_inst" data-tt-parent-id="nxU_prpl_bldr">
<td>cpu0_inst</td><td>3(3)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.gpio0_inst" data-tt-parent-id="nxU_prpl_bldr">
<td>gpio0_inst</td><td>45(0)</td><td>31(0)</td><td>2(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.gpio0_inst.lscc_gpio_inst" data-tt-parent-id="nxU_prpl_bldr.gpio0_inst">
<td>lscc_gpio_inst</td><td>45(0)</td><td>31(0)</td><td>2(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0" data-tt-parent-id="nxU_prpl_bldr.gpio0_inst.lscc_gpio_inst">
<td>genblk1.lscc_gpio_lmmi_0</td><td>34(34)</td><td>18(18)</td><td>2(2)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.gpio0_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0" data-tt-parent-id="nxU_prpl_bldr.gpio0_inst.lscc_gpio_inst">
<td>genblk2.lscc_apb2lmmi_0</td><td>11(11)</td><td>13(13)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.lscc_i2cm1_inst" data-tt-parent-id="nxU_prpl_bldr">
<td>lscc_i2cm1_inst</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.lscc_spim1_inst" data-tt-parent-id="nxU_prpl_bldr">
<td>lscc_spim1_inst</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.sysmem0_inst" data-tt-parent-id="nxU_prpl_bldr">
<td>sysmem0_inst</td><td>292(0)</td><td>56(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>9(0)</td><td>2(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst" data-tt-parent-id="nxU_prpl_bldr.sysmem0_inst">
<td>lscc_sys_mem_inst</td><td>292(0)</td><td>56(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>9(0)</td><td>2(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0" data-tt-parent-id="nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst">
<td>CORE_MEMORY.genblk1.u_lscc_mem0</td><td>67(0)</td><td>4(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>2(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0" data-tt-parent-id="nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0">
<td>intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0</td><td>67(1)</td><td>4(4)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>2(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0.genblk2[0].genblk3.ulram_core0" data-tt-parent-id="nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0">
<td>genblk2[0].genblk3.ulram_core0</td><td>65(65)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0.genblk2[1].genblk3.ulram_core0" data-tt-parent-id="nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0">
<td>genblk2[1].genblk3.ulram_core0</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0" data-tt-parent-id="nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst">
<td>bridge_s0.genblk1.bridge_s0</td><td>4(4)</td><td>3(3)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1" data-tt-parent-id="nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst">
<td>bridge_s1.genblk1.bridge_s1</td><td>221(221)</td><td>49(49)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>9(9)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.uart0_inst" data-tt-parent-id="nxU_prpl_bldr">
<td>uart0_inst</td><td>196(0)</td><td>147(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>23(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.uart0_inst.lscc_uart_inst" data-tt-parent-id="nxU_prpl_bldr.uart0_inst">
<td>lscc_uart_inst</td><td>196(0)</td><td>147(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>23(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.uart0_inst.lscc_uart_inst.u_intface" data-tt-parent-id="nxU_prpl_bldr.uart0_inst.lscc_uart_inst">
<td>u_intface</td><td>46(46)</td><td>48(48)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.uart0_inst.lscc_uart_inst.u_rxcver" data-tt-parent-id="nxU_prpl_bldr.uart0_inst.lscc_uart_inst">
<td>u_rxcver</td><td>75(75)</td><td>57(57)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>14(14)</td><td>0(0)</td></tr>
<tr data-tt-id="nxU_prpl_bldr.uart0_inst.lscc_uart_inst.u_txmitt" data-tt-parent-id="nxU_prpl_bldr.uart0_inst.lscc_uart_inst">
<td>u_txmitt</td><td>75(75)</td><td>42(42)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>9(9)</td><td>0(0)</td></tr>
<tr data-tt-id="pll_60m" data-tt-parent-id="u23_lifcl_nx33u_evalbd_ibd">
<td>pll_60m</td><td>1(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="pll_60m.lscc_pll_inst" data-tt-parent-id="pll_60m">
<td>lscc_pll_inst</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="rs_pll_locked_60m" data-tt-parent-id="u23_lifcl_nx33u_evalbd_ibd">
<td>rs_pll_locked_60m</td><td>0(0)</td><td>2(2)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="rs_r5_sys_rstn_60m" data-tt-parent-id="u23_lifcl_nx33u_evalbd_ibd">
<td>rs_r5_sys_rstn_60m</td><td>1(1)</td><td>2(2)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
</tbody>
</table>

<script src="file:///C:/lscc/radiant/2024.2/data/theme/js/jquery-3.3.1.min.js"> </script>
<link href="file:///C:/lscc/radiant/2024.2/data/theme/css/treetable/screen.css" rel="stylesheet" type="text/css" media="screen" />
<link href="file:///C:/lscc/radiant/2024.2/data/theme/css/treetable/jquery.treetable.css" rel="stylesheet" type="text/css" />
<link href="file:///C:/lscc/radiant/2024.2/data/theme/css/treetable/jquery.treetable.theme.default.css" rel="stylesheet" type="text/css" />
<script src="file:///C:/lscc/radiant/2024.2/data/theme/js/jquery.treetable.js"> </script>
<script>
$("#res_usage_table").treetable({ expandable: true, initialState : "expanded" });
$("#res_usage_table tbody").on("mousedown", "tr", function(){
$(".selected").not(this).removeClass("selected");
$(this).toggleClass("selected");
})
</script>

<PRE></PRE></DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

