// Seed: 3455536430
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input id_3,
    inout id_4
    , id_10,
    input logic id_5,
    input id_6,
    output id_7,
    input id_8,
    output reg id_9
);
  always @(posedge id_10)
    if (1) begin
      id_9 <= id_10[1];
    end
  logic id_11;
  logic id_12;
endmodule
