# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do alu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Duke/2022\ fall/ECE\ 550/PRO/simple_alu {D:/Duke/2022 fall/ECE 550/PRO/simple_alu/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:01 on Sep 23,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke/2022 fall/ECE 550/PRO/simple_alu" D:/Duke/2022 fall/ECE 550/PRO/simple_alu/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:57:01 on Sep 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke/2022\ fall/ECE\ 550/PRO/simple_alu {D:/Duke/2022 fall/ECE 550/PRO/simple_alu/FA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:01 on Sep 23,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke/2022 fall/ECE 550/PRO/simple_alu" D:/Duke/2022 fall/ECE 550/PRO/simple_alu/FA.v 
# -- Compiling module FA
# 
# Top level modules:
# 	FA
# End time: 23:57:01 on Sep 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke/2022\ fall/ECE\ 550/PRO/simple_alu {D:/Duke/2022 fall/ECE 550/PRO/simple_alu/RCA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:01 on Sep 23,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke/2022 fall/ECE 550/PRO/simple_alu" D:/Duke/2022 fall/ECE 550/PRO/simple_alu/RCA.v 
# -- Compiling module RCA
# 
# Top level modules:
# 	RCA
# End time: 23:57:01 on Sep 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Duke/2022\ fall/ECE\ 550/PRO/simple_alu {D:/Duke/2022 fall/ECE 550/PRO/simple_alu/CSA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:01 on Sep 23,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke/2022 fall/ECE 550/PRO/simple_alu" D:/Duke/2022 fall/ECE 550/PRO/simple_alu/CSA.v 
# -- Compiling module CSA
# 
# Top level modules:
# 	CSA
# End time: 23:57:01 on Sep 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Duke/2022\ fall/ECE\ 550/PRO/simple_alu {D:/Duke/2022 fall/ECE 550/PRO/simple_alu/alu_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:01 on Sep 23,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Duke/2022 fall/ECE 550/PRO/simple_alu" D:/Duke/2022 fall/ECE 550/PRO/simple_alu/alu_tb.v 
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 23:57:01 on Sep 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  alu_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" alu_tb 
# Start time: 23:57:01 on Sep 23,2022
# Loading work.alu_tb
# Loading work.alu
# Loading work.CSA
# Loading work.RCA
# Loading work.FA
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
# The simulation completed without errors
# ** Note: $stop    : D:/Duke/2022 fall/ECE 550/PRO/simple_alu/alu_tb.v(51)
#    Time: 1560 ns  Iteration: 1  Instance: /alu_tb
# Break in Module alu_tb at D:/Duke/2022 fall/ECE 550/PRO/simple_alu/alu_tb.v line 51
# End time: 23:57:09 on Sep 23,2022, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
