-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gzipcMulticoreStreaming_radixSortMidPartial_286_10_14_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    intlHeapStream_i_0_dout : IN STD_LOGIC_VECTOR (24 downto 0);
    intlHeapStream_i_0_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    intlHeapStream_i_0_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    intlHeapStream_i_0_empty_n : IN STD_LOGIC;
    intlHeapStream_i_0_read : OUT STD_LOGIC;
    intlHeapStream_i_1_din : OUT STD_LOGIC_VECTOR (24 downto 0);
    intlHeapStream_i_1_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    intlHeapStream_i_1_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    intlHeapStream_i_1_full_n : IN STD_LOGIC;
    intlHeapStream_i_1_write : OUT STD_LOGIC );
end;


architecture behav of gzipcMulticoreStreaming_radixSortMidPartial_286_10_14_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv25_1000000 : STD_LOGIC_VECTOR (24 downto 0) := "1000000000000000000000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal intlHeapStream_i_0_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal intlHeapStream_i_1_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal icmp_ln425_reg_795 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal tmp_strobe_V_fu_330_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln145_fu_326_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln145_reg_699 : STD_LOGIC_VECTOR (23 downto 0);
    signal digit_location_V_fu_358_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal digit_location_V_reg_710 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal digit_location_V_44_fu_364_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal digit_location_V_44_reg_715 : STD_LOGIC_VECTOR (9 downto 0);
    signal heapLength_fu_407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal heapLength_reg_721 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal digit_location_V_45_fu_413_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal digit_location_V_45_reg_726 : STD_LOGIC_VECTOR (9 downto 0);
    signal digit_location_V_46_fu_418_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal digit_location_V_46_reg_731 : STD_LOGIC_VECTOR (9 downto 0);
    signal digit_location_V_47_fu_424_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal digit_location_V_47_reg_736 : STD_LOGIC_VECTOR (9 downto 0);
    signal digit_location_V_48_fu_439_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal digit_location_V_48_reg_742 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal digit_location_V_49_fu_444_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal digit_location_V_49_reg_747 : STD_LOGIC_VECTOR (9 downto 0);
    signal digit_location_V_50_fu_450_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal digit_location_V_50_reg_752 : STD_LOGIC_VECTOR (9 downto 0);
    signal digit_location_V_51_fu_465_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal digit_location_V_51_reg_758 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal digit_location_V_52_fu_470_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal digit_location_V_52_reg_763 : STD_LOGIC_VECTOR (9 downto 0);
    signal digit_location_V_53_fu_476_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal digit_location_V_53_reg_768 : STD_LOGIC_VECTOR (9 downto 0);
    signal heapLength_6_fu_503_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal heapLength_6_reg_774 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal digit_location_V_54_fu_511_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal digit_location_V_54_reg_780 : STD_LOGIC_VECTOR (9 downto 0);
    signal digit_location_V_55_fu_516_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal digit_location_V_55_reg_785 : STD_LOGIC_VECTOR (9 downto 0);
    signal digit_location_V_56_fu_522_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal digit_location_V_56_reg_790 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln425_fu_528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal heap_value_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal heap_value_V_ce0 : STD_LOGIC;
    signal heap_value_V_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal heap_value_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal heap_value_V_ce1 : STD_LOGIC;
    signal heap_value_V_we1 : STD_LOGIC;
    signal heap_value_V_d1 : STD_LOGIC_VECTOR (9 downto 0);
    signal heap_frequency_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal heap_frequency_V_ce0 : STD_LOGIC;
    signal heap_frequency_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal heap_frequency_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal heap_frequency_V_ce1 : STD_LOGIC;
    signal heap_frequency_V_we1 : STD_LOGIC;
    signal heap_frequency_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal prev_sorting_value_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal prev_sorting_value_V_ce0 : STD_LOGIC;
    signal prev_sorting_value_V_we0 : STD_LOGIC;
    signal prev_sorting_value_V_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal prev_sorting_frequency_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal prev_sorting_frequency_V_ce0 : STD_LOGIC;
    signal prev_sorting_frequency_V_we0 : STD_LOGIC;
    signal prev_sorting_frequency_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal current_digit_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal current_digit_V_ce0 : STD_LOGIC;
    signal current_digit_V_we0 : STD_LOGIC;
    signal current_digit_V_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_ap_start : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_ap_done : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_ap_idle : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_ap_ready : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_intlHeapStream_i_0_read : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_value_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_value_V_ce0 : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_value_V_we0 : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_value_V_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_frequency_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_frequency_V_ce0 : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_frequency_V_we0 : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_frequency_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_value_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_value_V_ce1 : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_value_V_we1 : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_value_V_d1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_frequency_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_frequency_V_ce1 : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_frequency_V_we1 : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_frequency_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_current_digit_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_current_digit_V_ce0 : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_current_digit_V_we0 : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_current_digit_V_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_46_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_46_out_ap_vld : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_45_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_45_out_ap_vld : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_44_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_44_out_ap_vld : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_43_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_43_out_ap_vld : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_42_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_42_out_ap_vld : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_41_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_41_out_ap_vld : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_40_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_40_out_ap_vld : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_39_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_39_out_ap_vld : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_38_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_38_out_ap_vld : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_37_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_37_out_ap_vld : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_36_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_36_out_ap_vld : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_35_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_35_out_ap_vld : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_34_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_34_out_ap_vld : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_33_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_33_out_ap_vld : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_65_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_65_out_ap_vld : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heapLength_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heapLength_out_ap_vld : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_ap_start : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_ap_done : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_ap_idle : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_ap_ready : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_current_digit_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_current_digit_V_ce0 : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_prev_sorting_value_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_prev_sorting_value_V_ce0 : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_prev_sorting_frequency_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_prev_sorting_frequency_V_ce0 : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_value_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_value_V_ce1 : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_value_V_we1 : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_value_V_d1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_frequency_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_frequency_V_ce1 : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_frequency_V_we1 : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_frequency_V_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_ap_start : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_ap_done : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_ap_idle : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_ap_ready : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_intlHeapStream_i_1_din : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_intlHeapStream_i_1_write : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_heap_value_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_heap_value_V_ce0 : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_heap_frequency_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_heap_frequency_V_ce0 : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_p_0_0_0_0_phi_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_p_0_0_0_0_phi_out_ap_vld : STD_LOGIC;
    signal grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_p_1_0_0_0_phi_out : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_p_1_0_0_0_phi_out_ap_vld : STD_LOGIC;
    signal ap_phi_mux_p_1_0_0_0664_lcssa_phi_fu_215_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_1_0_0_0664_lcssa_reg_212 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state14 : BOOLEAN;
    signal ap_phi_mux_p_0_0_0_0663_lcssa_phi_fu_225_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0_0663_lcssa_reg_222 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_1_0_0_0664_lcssa673_reg_232 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_0_0_0_0663_lcssa668_reg_244 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_NS_fsm_state3 : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal p_0_0_0_0663_lcssa667_fu_72 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_1_0_0_0664_lcssa672_fu_76 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal p_0_fu_338_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_45_fu_542_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln419_fu_379_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_fu_389_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln419_fu_383_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_fu_399_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln417_fu_494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln395_fu_500_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_condition_337 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component gzipcMulticoreStreaming_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        intlHeapStream_i_0_dout : IN STD_LOGIC_VECTOR (24 downto 0);
        intlHeapStream_i_0_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        intlHeapStream_i_0_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        intlHeapStream_i_0_empty_n : IN STD_LOGIC;
        intlHeapStream_i_0_read : OUT STD_LOGIC;
        empty : IN STD_LOGIC_VECTOR (23 downto 0);
        prev_sorting_value_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        prev_sorting_value_V_ce0 : OUT STD_LOGIC;
        prev_sorting_value_V_we0 : OUT STD_LOGIC;
        prev_sorting_value_V_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        prev_sorting_frequency_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        prev_sorting_frequency_V_ce0 : OUT STD_LOGIC;
        prev_sorting_frequency_V_we0 : OUT STD_LOGIC;
        prev_sorting_frequency_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        heap_value_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        heap_value_V_ce1 : OUT STD_LOGIC;
        heap_value_V_we1 : OUT STD_LOGIC;
        heap_value_V_d1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        heap_frequency_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        heap_frequency_V_ce1 : OUT STD_LOGIC;
        heap_frequency_V_we1 : OUT STD_LOGIC;
        heap_frequency_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        current_digit_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        current_digit_V_ce0 : OUT STD_LOGIC;
        current_digit_V_we0 : OUT STD_LOGIC;
        current_digit_V_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        digit_histogram_V_46_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        digit_histogram_V_46_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_45_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        digit_histogram_V_45_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_44_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        digit_histogram_V_44_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_43_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        digit_histogram_V_43_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_42_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        digit_histogram_V_42_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_41_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        digit_histogram_V_41_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_40_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        digit_histogram_V_40_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_39_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        digit_histogram_V_39_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_38_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        digit_histogram_V_38_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_37_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        digit_histogram_V_37_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_36_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        digit_histogram_V_36_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_35_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        digit_histogram_V_35_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_34_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        digit_histogram_V_34_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_33_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        digit_histogram_V_33_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_65_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        digit_histogram_V_65_out_ap_vld : OUT STD_LOGIC;
        heapLength_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        heapLength_out_ap_vld : OUT STD_LOGIC );
    end component;


    component gzipcMulticoreStreaming_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        digit_location_V_61 : IN STD_LOGIC_VECTOR (9 downto 0);
        digit_location_V_60 : IN STD_LOGIC_VECTOR (9 downto 0);
        digit_location_V_59 : IN STD_LOGIC_VECTOR (9 downto 0);
        digit_location_V_58 : IN STD_LOGIC_VECTOR (9 downto 0);
        digit_location_V_57 : IN STD_LOGIC_VECTOR (9 downto 0);
        digit_location_V_56 : IN STD_LOGIC_VECTOR (9 downto 0);
        digit_location_V_55 : IN STD_LOGIC_VECTOR (9 downto 0);
        digit_location_V_54 : IN STD_LOGIC_VECTOR (9 downto 0);
        digit_location_V_53 : IN STD_LOGIC_VECTOR (9 downto 0);
        digit_location_V_52 : IN STD_LOGIC_VECTOR (9 downto 0);
        digit_location_V_51 : IN STD_LOGIC_VECTOR (9 downto 0);
        digit_location_V_50 : IN STD_LOGIC_VECTOR (9 downto 0);
        digit_location_V_49 : IN STD_LOGIC_VECTOR (9 downto 0);
        digit_location_V_48 : IN STD_LOGIC_VECTOR (9 downto 0);
        digit_histogram_V_65_reload : IN STD_LOGIC_VECTOR (9 downto 0);
        heapLength_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        current_digit_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        current_digit_V_ce0 : OUT STD_LOGIC;
        current_digit_V_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        prev_sorting_value_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        prev_sorting_value_V_ce0 : OUT STD_LOGIC;
        prev_sorting_value_V_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        prev_sorting_frequency_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        prev_sorting_frequency_V_ce0 : OUT STD_LOGIC;
        prev_sorting_frequency_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        heap_value_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        heap_value_V_ce1 : OUT STD_LOGIC;
        heap_value_V_we1 : OUT STD_LOGIC;
        heap_value_V_d1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        heap_frequency_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        heap_frequency_V_ce1 : OUT STD_LOGIC;
        heap_frequency_V_we1 : OUT STD_LOGIC;
        heap_frequency_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component gzipcMulticoreStreaming_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        intlHeapStream_i_1_din : OUT STD_LOGIC_VECTOR (24 downto 0);
        intlHeapStream_i_1_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        intlHeapStream_i_1_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        intlHeapStream_i_1_full_n : IN STD_LOGIC;
        intlHeapStream_i_1_write : OUT STD_LOGIC;
        heapLength_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        heap_value_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        heap_value_V_ce0 : OUT STD_LOGIC;
        heap_value_V_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        heap_frequency_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        heap_frequency_V_ce0 : OUT STD_LOGIC;
        heap_frequency_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        p_0_0_0_0_phi_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_0_0_0_0_phi_out_ap_vld : OUT STD_LOGIC;
        p_1_0_0_0_phi_out : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_1_0_0_0_phi_out_ap_vld : OUT STD_LOGIC );
    end component;


    component gzipcMulticoreStreaming_radixSortMidPartial_286_10_14_s_heap_value_V_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component gzipcMulticoreStreaming_filterRadixSortPart1_286_10_14_1_s_heap_frequency_V_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component gzipcMulticoreStreaming_radixSortMidPartial_286_10_14_s_prev_sorting_value_V_RAM_1P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (9 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component gzipcMulticoreStreaming_filterRadixSortPart1_286_10_14_1_s_prev_sorting_frequency_V_RAM_1P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (13 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component gzipcMulticoreStreaming_filterRadixSortPart1_286_10_14_1_s_current_digit_V_RAM_1P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (3 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;



begin
    heap_value_V_U : component gzipcMulticoreStreaming_radixSortMidPartial_286_10_14_s_heap_value_V_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 286,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => heap_value_V_address0,
        ce0 => heap_value_V_ce0,
        q0 => heap_value_V_q0,
        address1 => heap_value_V_address1,
        ce1 => heap_value_V_ce1,
        we1 => heap_value_V_we1,
        d1 => heap_value_V_d1);

    heap_frequency_V_U : component gzipcMulticoreStreaming_filterRadixSortPart1_286_10_14_1_s_heap_frequency_V_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 14,
        AddressRange => 286,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => heap_frequency_V_address0,
        ce0 => heap_frequency_V_ce0,
        q0 => heap_frequency_V_q0,
        address1 => heap_frequency_V_address1,
        ce1 => heap_frequency_V_ce1,
        we1 => heap_frequency_V_we1,
        d1 => heap_frequency_V_d1);

    prev_sorting_value_V_U : component gzipcMulticoreStreaming_radixSortMidPartial_286_10_14_s_prev_sorting_value_V_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 286,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => prev_sorting_value_V_address0,
        ce0 => prev_sorting_value_V_ce0,
        we0 => prev_sorting_value_V_we0,
        d0 => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_value_V_d0,
        q0 => prev_sorting_value_V_q0);

    prev_sorting_frequency_V_U : component gzipcMulticoreStreaming_filterRadixSortPart1_286_10_14_1_s_prev_sorting_frequency_V_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 14,
        AddressRange => 286,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => prev_sorting_frequency_V_address0,
        ce0 => prev_sorting_frequency_V_ce0,
        we0 => prev_sorting_frequency_V_we0,
        d0 => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_frequency_V_d0,
        q0 => prev_sorting_frequency_V_q0);

    current_digit_V_U : component gzipcMulticoreStreaming_filterRadixSortPart1_286_10_14_1_s_current_digit_V_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 4,
        AddressRange => 286,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => current_digit_V_address0,
        ce0 => current_digit_V_ce0,
        we0 => current_digit_V_we0,
        d0 => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_current_digit_V_d0,
        q0 => current_digit_V_q0);

    grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256 : component gzipcMulticoreStreaming_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_ap_start,
        ap_done => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_ap_done,
        ap_idle => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_ap_idle,
        ap_ready => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_ap_ready,
        intlHeapStream_i_0_dout => intlHeapStream_i_0_dout,
        intlHeapStream_i_0_num_data_valid => ap_const_lv6_0,
        intlHeapStream_i_0_fifo_cap => ap_const_lv6_0,
        intlHeapStream_i_0_empty_n => intlHeapStream_i_0_empty_n,
        intlHeapStream_i_0_read => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_intlHeapStream_i_0_read,
        empty => trunc_ln145_reg_699,
        prev_sorting_value_V_address0 => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_value_V_address0,
        prev_sorting_value_V_ce0 => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_value_V_ce0,
        prev_sorting_value_V_we0 => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_value_V_we0,
        prev_sorting_value_V_d0 => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_value_V_d0,
        prev_sorting_frequency_V_address0 => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_frequency_V_address0,
        prev_sorting_frequency_V_ce0 => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_frequency_V_ce0,
        prev_sorting_frequency_V_we0 => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_frequency_V_we0,
        prev_sorting_frequency_V_d0 => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_frequency_V_d0,
        heap_value_V_address1 => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_value_V_address1,
        heap_value_V_ce1 => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_value_V_ce1,
        heap_value_V_we1 => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_value_V_we1,
        heap_value_V_d1 => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_value_V_d1,
        heap_frequency_V_address1 => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_frequency_V_address1,
        heap_frequency_V_ce1 => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_frequency_V_ce1,
        heap_frequency_V_we1 => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_frequency_V_we1,
        heap_frequency_V_d1 => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_frequency_V_d1,
        current_digit_V_address0 => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_current_digit_V_address0,
        current_digit_V_ce0 => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_current_digit_V_ce0,
        current_digit_V_we0 => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_current_digit_V_we0,
        current_digit_V_d0 => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_current_digit_V_d0,
        digit_histogram_V_46_out => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_46_out,
        digit_histogram_V_46_out_ap_vld => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_46_out_ap_vld,
        digit_histogram_V_45_out => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_45_out,
        digit_histogram_V_45_out_ap_vld => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_45_out_ap_vld,
        digit_histogram_V_44_out => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_44_out,
        digit_histogram_V_44_out_ap_vld => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_44_out_ap_vld,
        digit_histogram_V_43_out => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_43_out,
        digit_histogram_V_43_out_ap_vld => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_43_out_ap_vld,
        digit_histogram_V_42_out => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_42_out,
        digit_histogram_V_42_out_ap_vld => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_42_out_ap_vld,
        digit_histogram_V_41_out => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_41_out,
        digit_histogram_V_41_out_ap_vld => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_41_out_ap_vld,
        digit_histogram_V_40_out => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_40_out,
        digit_histogram_V_40_out_ap_vld => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_40_out_ap_vld,
        digit_histogram_V_39_out => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_39_out,
        digit_histogram_V_39_out_ap_vld => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_39_out_ap_vld,
        digit_histogram_V_38_out => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_38_out,
        digit_histogram_V_38_out_ap_vld => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_38_out_ap_vld,
        digit_histogram_V_37_out => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_37_out,
        digit_histogram_V_37_out_ap_vld => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_37_out_ap_vld,
        digit_histogram_V_36_out => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_36_out,
        digit_histogram_V_36_out_ap_vld => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_36_out_ap_vld,
        digit_histogram_V_35_out => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_35_out,
        digit_histogram_V_35_out_ap_vld => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_35_out_ap_vld,
        digit_histogram_V_34_out => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_34_out,
        digit_histogram_V_34_out_ap_vld => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_34_out_ap_vld,
        digit_histogram_V_33_out => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_33_out,
        digit_histogram_V_33_out_ap_vld => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_33_out_ap_vld,
        digit_histogram_V_65_out => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_65_out,
        digit_histogram_V_65_out_ap_vld => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_65_out_ap_vld,
        heapLength_out => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heapLength_out,
        heapLength_out_ap_vld => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heapLength_out_ap_vld);

    grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284 : component gzipcMulticoreStreaming_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_ap_start,
        ap_done => grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_ap_done,
        ap_idle => grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_ap_idle,
        ap_ready => grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_ap_ready,
        digit_location_V_61 => digit_location_V_56_reg_790,
        digit_location_V_60 => digit_location_V_55_reg_785,
        digit_location_V_59 => digit_location_V_54_reg_780,
        digit_location_V_58 => digit_location_V_53_reg_768,
        digit_location_V_57 => digit_location_V_52_reg_763,
        digit_location_V_56 => digit_location_V_51_reg_758,
        digit_location_V_55 => digit_location_V_50_reg_752,
        digit_location_V_54 => digit_location_V_49_reg_747,
        digit_location_V_53 => digit_location_V_48_reg_742,
        digit_location_V_52 => digit_location_V_47_reg_736,
        digit_location_V_51 => digit_location_V_46_reg_731,
        digit_location_V_50 => digit_location_V_45_reg_726,
        digit_location_V_49 => digit_location_V_44_reg_715,
        digit_location_V_48 => digit_location_V_reg_710,
        digit_histogram_V_65_reload => grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_65_out,
        heapLength_5 => heapLength_6_reg_774,
        current_digit_V_address0 => grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_current_digit_V_address0,
        current_digit_V_ce0 => grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_current_digit_V_ce0,
        current_digit_V_q0 => current_digit_V_q0,
        prev_sorting_value_V_address0 => grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_prev_sorting_value_V_address0,
        prev_sorting_value_V_ce0 => grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_prev_sorting_value_V_ce0,
        prev_sorting_value_V_q0 => prev_sorting_value_V_q0,
        prev_sorting_frequency_V_address0 => grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_prev_sorting_frequency_V_address0,
        prev_sorting_frequency_V_ce0 => grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_prev_sorting_frequency_V_ce0,
        prev_sorting_frequency_V_q0 => prev_sorting_frequency_V_q0,
        heap_value_V_address1 => grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_value_V_address1,
        heap_value_V_ce1 => grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_value_V_ce1,
        heap_value_V_we1 => grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_value_V_we1,
        heap_value_V_d1 => grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_value_V_d1,
        heap_frequency_V_address1 => grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_frequency_V_address1,
        heap_frequency_V_ce1 => grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_frequency_V_ce1,
        heap_frequency_V_we1 => grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_frequency_V_we1,
        heap_frequency_V_d1 => grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_frequency_V_d1);

    grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309 : component gzipcMulticoreStreaming_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_ap_start,
        ap_done => grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_ap_done,
        ap_idle => grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_ap_idle,
        ap_ready => grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_ap_ready,
        intlHeapStream_i_1_din => grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_intlHeapStream_i_1_din,
        intlHeapStream_i_1_num_data_valid => ap_const_lv6_0,
        intlHeapStream_i_1_fifo_cap => ap_const_lv6_0,
        intlHeapStream_i_1_full_n => intlHeapStream_i_1_full_n,
        intlHeapStream_i_1_write => grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_intlHeapStream_i_1_write,
        heapLength_5 => heapLength_6_reg_774,
        heap_value_V_address0 => grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_heap_value_V_address0,
        heap_value_V_ce0 => grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_heap_value_V_ce0,
        heap_value_V_q0 => heap_value_V_q0,
        heap_frequency_V_address0 => grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_heap_frequency_V_address0,
        heap_frequency_V_ce0 => grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_heap_frequency_V_ce0,
        heap_frequency_V_q0 => heap_frequency_V_q0,
        p_0_0_0_0_phi_out => grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_p_0_0_0_0_phi_out,
        p_0_0_0_0_phi_out_ap_vld => grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_p_0_0_0_0_phi_out_ap_vld,
        p_1_0_0_0_phi_out => grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_p_1_0_0_0_phi_out,
        p_1_0_0_0_phi_out_ap_vld => grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_p_1_0_0_0_phi_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((intlHeapStream_i_0_empty_n = ap_const_logic_0) or ((tmp_strobe_V_fu_330_p3 = ap_const_lv1_0) and (intlHeapStream_i_1_full_n = ap_const_logic_0)))) and (tmp_strobe_V_fu_330_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_ap_ready = ap_const_logic_1)) then 
                    grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_logic_1 = ap_NS_fsm_state3))) then 
                    grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_ap_ready = ap_const_logic_1)) then 
                    grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_ap_ready = ap_const_logic_1)) then 
                    grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    p_0_0_0_0663_lcssa668_reg_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_337)) then
                if ((icmp_ln425_reg_795 = ap_const_lv1_0)) then 
                    p_0_0_0_0663_lcssa668_reg_244 <= ap_phi_mux_p_0_0_0_0663_lcssa_phi_fu_225_p4;
                elsif ((icmp_ln425_reg_795 = ap_const_lv1_1)) then 
                    p_0_0_0_0663_lcssa668_reg_244 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0_0663_lcssa_reg_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln425_fu_528_p2 = ap_const_lv1_1))) then 
                p_0_0_0_0663_lcssa_reg_222 <= p_0_0_0_0663_lcssa667_fu_72;
            elsif ((not(((icmp_ln425_reg_795 = ap_const_lv1_1) and (intlHeapStream_i_1_full_n = ap_const_logic_0))) and (icmp_ln425_reg_795 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                p_0_0_0_0663_lcssa_reg_222 <= grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_p_0_0_0_0_phi_out;
            end if; 
        end if;
    end process;

    p_1_0_0_0664_lcssa673_reg_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_337)) then
                if ((icmp_ln425_reg_795 = ap_const_lv1_0)) then 
                    p_1_0_0_0664_lcssa673_reg_232 <= ap_phi_mux_p_1_0_0_0664_lcssa_phi_fu_215_p4;
                elsif ((icmp_ln425_reg_795 = ap_const_lv1_1)) then 
                    p_1_0_0_0664_lcssa673_reg_232 <= ap_const_lv14_0;
                end if;
            end if; 
        end if;
    end process;

    p_1_0_0_0664_lcssa_reg_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln425_fu_528_p2 = ap_const_lv1_1))) then 
                p_1_0_0_0664_lcssa_reg_212 <= p_1_0_0_0664_lcssa672_fu_76;
            elsif ((not(((icmp_ln425_reg_795 = ap_const_lv1_1) and (intlHeapStream_i_1_full_n = ap_const_logic_0))) and (icmp_ln425_reg_795 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                p_1_0_0_0664_lcssa_reg_212 <= grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_p_1_0_0_0_phi_out;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                digit_location_V_44_reg_715 <= digit_location_V_44_fu_364_p2;
                digit_location_V_reg_710 <= digit_location_V_fu_358_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                digit_location_V_45_reg_726 <= digit_location_V_45_fu_413_p2;
                digit_location_V_46_reg_731 <= digit_location_V_46_fu_418_p2;
                digit_location_V_47_reg_736 <= digit_location_V_47_fu_424_p2;
                heapLength_reg_721 <= heapLength_fu_407_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                digit_location_V_48_reg_742 <= digit_location_V_48_fu_439_p2;
                digit_location_V_49_reg_747 <= digit_location_V_49_fu_444_p2;
                digit_location_V_50_reg_752 <= digit_location_V_50_fu_450_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                digit_location_V_51_reg_758 <= digit_location_V_51_fu_465_p2;
                digit_location_V_52_reg_763 <= digit_location_V_52_fu_470_p2;
                digit_location_V_53_reg_768 <= digit_location_V_53_fu_476_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                digit_location_V_54_reg_780 <= digit_location_V_54_fu_511_p2;
                digit_location_V_55_reg_785 <= digit_location_V_55_fu_516_p2;
                digit_location_V_56_reg_790 <= digit_location_V_56_fu_522_p2;
                heapLength_6_reg_774 <= heapLength_6_fu_503_p3;
                icmp_ln425_reg_795 <= icmp_ln425_fu_528_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((intlHeapStream_i_1_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                p_0_0_0_0663_lcssa667_fu_72 <= p_0_0_0_0663_lcssa668_reg_244;
                p_1_0_0_0664_lcssa672_fu_76 <= p_1_0_0_0664_lcssa673_reg_232;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                trunc_ln145_reg_699 <= trunc_ln145_fu_326_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, intlHeapStream_i_0_empty_n, intlHeapStream_i_1_full_n, ap_CS_fsm_state2, ap_CS_fsm_state14, icmp_ln425_reg_795, ap_CS_fsm_state15, tmp_strobe_V_fu_330_p3, ap_CS_fsm_state9, icmp_ln425_fu_528_p2, grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_ap_done, grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_ap_done, grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((intlHeapStream_i_0_empty_n = ap_const_logic_0) or ((tmp_strobe_V_fu_330_p3 = ap_const_lv1_0) and (intlHeapStream_i_1_full_n = ap_const_logic_0)))) and (tmp_strobe_V_fu_330_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif ((not(((intlHeapStream_i_0_empty_n = ap_const_logic_0) or ((tmp_strobe_V_fu_330_p3 = ap_const_lv1_0) and (intlHeapStream_i_1_full_n = ap_const_logic_0)))) and (tmp_strobe_V_fu_330_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln425_fu_528_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if ((not(((icmp_ln425_reg_795 = ap_const_lv1_1) and (intlHeapStream_i_1_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                if (((intlHeapStream_i_1_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state3 <= ap_NS_fsm(2);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_ap_done)
    begin
        if ((grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_ap_done)
    begin
        if ((grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state14_blk_assign_proc : process(intlHeapStream_i_1_full_n, icmp_ln425_reg_795)
    begin
        if (((icmp_ln425_reg_795 = ap_const_lv1_1) and (intlHeapStream_i_1_full_n = ap_const_logic_0))) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state15_blk_assign_proc : process(intlHeapStream_i_1_full_n)
    begin
        if ((intlHeapStream_i_1_full_n = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(intlHeapStream_i_0_empty_n, intlHeapStream_i_1_full_n, tmp_strobe_V_fu_330_p3)
    begin
        if (((intlHeapStream_i_0_empty_n = ap_const_logic_0) or ((tmp_strobe_V_fu_330_p3 = ap_const_lv1_0) and (intlHeapStream_i_1_full_n = ap_const_logic_0)))) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_ap_done)
    begin
        if ((grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_block_state14_assign_proc : process(intlHeapStream_i_1_full_n, icmp_ln425_reg_795)
    begin
                ap_block_state14 <= ((icmp_ln425_reg_795 = ap_const_lv1_1) and (intlHeapStream_i_1_full_n = ap_const_logic_0));
    end process;


    ap_block_state2_assign_proc : process(intlHeapStream_i_0_empty_n, intlHeapStream_i_1_full_n, tmp_strobe_V_fu_330_p3)
    begin
                ap_block_state2 <= ((intlHeapStream_i_0_empty_n = ap_const_logic_0) or ((tmp_strobe_V_fu_330_p3 = ap_const_lv1_0) and (intlHeapStream_i_1_full_n = ap_const_logic_0)));
    end process;


    ap_condition_337_assign_proc : process(intlHeapStream_i_1_full_n, ap_CS_fsm_state14, icmp_ln425_reg_795)
    begin
                ap_condition_337 <= (not(((icmp_ln425_reg_795 = ap_const_lv1_1) and (intlHeapStream_i_1_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state14));
    end process;


    ap_done_assign_proc : process(ap_done_reg, intlHeapStream_i_0_empty_n, intlHeapStream_i_1_full_n, ap_CS_fsm_state2, tmp_strobe_V_fu_330_p3)
    begin
        if ((not(((intlHeapStream_i_0_empty_n = ap_const_logic_0) or ((tmp_strobe_V_fu_330_p3 = ap_const_lv1_0) and (intlHeapStream_i_1_full_n = ap_const_logic_0)))) and (tmp_strobe_V_fu_330_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_p_0_0_0_0663_lcssa_phi_fu_225_p4_assign_proc : process(ap_CS_fsm_state14, icmp_ln425_reg_795, grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_p_0_0_0_0_phi_out, p_0_0_0_0663_lcssa_reg_222)
    begin
        if (((icmp_ln425_reg_795 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ap_phi_mux_p_0_0_0_0663_lcssa_phi_fu_225_p4 <= grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_p_0_0_0_0_phi_out;
        else 
            ap_phi_mux_p_0_0_0_0663_lcssa_phi_fu_225_p4 <= p_0_0_0_0663_lcssa_reg_222;
        end if; 
    end process;


    ap_phi_mux_p_1_0_0_0664_lcssa_phi_fu_215_p4_assign_proc : process(ap_CS_fsm_state14, icmp_ln425_reg_795, grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_p_1_0_0_0_phi_out, p_1_0_0_0664_lcssa_reg_212)
    begin
        if (((icmp_ln425_reg_795 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ap_phi_mux_p_1_0_0_0664_lcssa_phi_fu_215_p4 <= grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_p_1_0_0_0_phi_out;
        else 
            ap_phi_mux_p_1_0_0_0664_lcssa_phi_fu_215_p4 <= p_1_0_0_0664_lcssa_reg_212;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    current_digit_V_address0_assign_proc : process(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_current_digit_V_address0, grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_current_digit_V_address0, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            current_digit_V_address0 <= grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_current_digit_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            current_digit_V_address0 <= grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_current_digit_V_address0;
        else 
            current_digit_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    current_digit_V_ce0_assign_proc : process(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_current_digit_V_ce0, grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_current_digit_V_ce0, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            current_digit_V_ce0 <= grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_current_digit_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            current_digit_V_ce0 <= grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_current_digit_V_ce0;
        else 
            current_digit_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    current_digit_V_we0_assign_proc : process(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_current_digit_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            current_digit_V_we0 <= grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_current_digit_V_we0;
        else 
            current_digit_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    digit_location_V_44_fu_364_p2 <= std_logic_vector(unsigned(digit_location_V_fu_358_p2) + unsigned(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_34_out));
    digit_location_V_45_fu_413_p2 <= std_logic_vector(unsigned(digit_location_V_44_reg_715) + unsigned(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_35_out));
    digit_location_V_46_fu_418_p2 <= std_logic_vector(unsigned(digit_location_V_45_fu_413_p2) + unsigned(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_36_out));
    digit_location_V_47_fu_424_p2 <= std_logic_vector(unsigned(digit_location_V_46_fu_418_p2) + unsigned(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_37_out));
    digit_location_V_48_fu_439_p2 <= std_logic_vector(unsigned(digit_location_V_47_reg_736) + unsigned(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_38_out));
    digit_location_V_49_fu_444_p2 <= std_logic_vector(unsigned(digit_location_V_48_fu_439_p2) + unsigned(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_39_out));
    digit_location_V_50_fu_450_p2 <= std_logic_vector(unsigned(digit_location_V_49_fu_444_p2) + unsigned(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_40_out));
    digit_location_V_51_fu_465_p2 <= std_logic_vector(unsigned(digit_location_V_50_reg_752) + unsigned(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_41_out));
    digit_location_V_52_fu_470_p2 <= std_logic_vector(unsigned(digit_location_V_51_fu_465_p2) + unsigned(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_42_out));
    digit_location_V_53_fu_476_p2 <= std_logic_vector(unsigned(digit_location_V_52_fu_470_p2) + unsigned(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_43_out));
    digit_location_V_54_fu_511_p2 <= std_logic_vector(unsigned(digit_location_V_53_reg_768) + unsigned(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_44_out));
    digit_location_V_55_fu_516_p2 <= std_logic_vector(unsigned(digit_location_V_54_fu_511_p2) + unsigned(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_45_out));
    digit_location_V_56_fu_522_p2 <= std_logic_vector(unsigned(digit_location_V_55_fu_516_p2) + unsigned(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_46_out));
    digit_location_V_fu_358_p2 <= std_logic_vector(unsigned(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_33_out) + unsigned(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_digit_histogram_V_65_out));
    grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_ap_start <= grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_ap_start_reg;
    grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_ap_start <= grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_ap_start_reg;
    grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_ap_start <= grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_ap_start_reg;
    heapLength_6_fu_503_p3 <= 
        zext_ln395_fu_500_p1 when (icmp_ln417_fu_494_p2(0) = '1') else 
        grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heapLength_out;
    heapLength_fu_407_p2 <= "0" when (tmp_s_fu_399_p3 = ap_const_lv14_0) else "1";

    heap_frequency_V_address0_assign_proc : process(ap_CS_fsm_state5, grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_heap_frequency_V_address0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            heap_frequency_V_address0 <= ap_const_lv64_0(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            heap_frequency_V_address0 <= grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_heap_frequency_V_address0;
        else 
            heap_frequency_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    heap_frequency_V_address1_assign_proc : process(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_frequency_V_address1, grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_frequency_V_address1, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            heap_frequency_V_address1 <= grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_frequency_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            heap_frequency_V_address1 <= grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_frequency_V_address1;
        else 
            heap_frequency_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    heap_frequency_V_ce0_assign_proc : process(ap_CS_fsm_state5, grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_heap_frequency_V_ce0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            heap_frequency_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            heap_frequency_V_ce0 <= grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_heap_frequency_V_ce0;
        else 
            heap_frequency_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    heap_frequency_V_ce1_assign_proc : process(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_frequency_V_ce1, grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_frequency_V_ce1, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            heap_frequency_V_ce1 <= grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_frequency_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            heap_frequency_V_ce1 <= grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_frequency_V_ce1;
        else 
            heap_frequency_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    heap_frequency_V_d1_assign_proc : process(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_frequency_V_d1, grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_frequency_V_d1, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            heap_frequency_V_d1 <= grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_frequency_V_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            heap_frequency_V_d1 <= grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_frequency_V_d1;
        else 
            heap_frequency_V_d1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    heap_frequency_V_we1_assign_proc : process(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_frequency_V_we1, grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_frequency_V_we1, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            heap_frequency_V_we1 <= grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_frequency_V_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            heap_frequency_V_we1 <= grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_frequency_V_we1;
        else 
            heap_frequency_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    heap_value_V_address0_assign_proc : process(ap_CS_fsm_state5, grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_heap_value_V_address0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            heap_value_V_address0 <= ap_const_lv64_0(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            heap_value_V_address0 <= grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_heap_value_V_address0;
        else 
            heap_value_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    heap_value_V_address1_assign_proc : process(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_value_V_address1, grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_value_V_address1, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            heap_value_V_address1 <= grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_value_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            heap_value_V_address1 <= grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_value_V_address1;
        else 
            heap_value_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    heap_value_V_ce0_assign_proc : process(ap_CS_fsm_state5, grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_heap_value_V_ce0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            heap_value_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            heap_value_V_ce0 <= grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_heap_value_V_ce0;
        else 
            heap_value_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    heap_value_V_ce1_assign_proc : process(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_value_V_ce1, grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_value_V_ce1, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            heap_value_V_ce1 <= grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_value_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            heap_value_V_ce1 <= grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_value_V_ce1;
        else 
            heap_value_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    heap_value_V_d1_assign_proc : process(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_value_V_d1, grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_value_V_d1, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            heap_value_V_d1 <= grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_value_V_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            heap_value_V_d1 <= grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_value_V_d1;
        else 
            heap_value_V_d1 <= "XXXXXXXXXX";
        end if; 
    end process;


    heap_value_V_we1_assign_proc : process(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_value_V_we1, grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_value_V_we1, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            heap_value_V_we1 <= grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_heap_value_V_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            heap_value_V_we1 <= grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heap_value_V_we1;
        else 
            heap_value_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln417_fu_494_p2 <= "1" when (grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_heapLength_out = ap_const_lv16_1) else "0";
    icmp_ln425_fu_528_p2 <= "1" when (heapLength_6_fu_503_p3 = ap_const_lv16_0) else "0";

    internal_ap_ready_assign_proc : process(intlHeapStream_i_0_empty_n, intlHeapStream_i_1_full_n, ap_CS_fsm_state2, tmp_strobe_V_fu_330_p3)
    begin
        if ((not(((intlHeapStream_i_0_empty_n = ap_const_logic_0) or ((tmp_strobe_V_fu_330_p3 = ap_const_lv1_0) and (intlHeapStream_i_1_full_n = ap_const_logic_0)))) and (tmp_strobe_V_fu_330_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    intlHeapStream_i_0_blk_n_assign_proc : process(intlHeapStream_i_0_empty_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            intlHeapStream_i_0_blk_n <= intlHeapStream_i_0_empty_n;
        else 
            intlHeapStream_i_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    intlHeapStream_i_0_read_assign_proc : process(intlHeapStream_i_0_empty_n, intlHeapStream_i_1_full_n, ap_CS_fsm_state2, tmp_strobe_V_fu_330_p3, grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_intlHeapStream_i_0_read, ap_CS_fsm_state4)
    begin
        if ((not(((intlHeapStream_i_0_empty_n = ap_const_logic_0) or ((tmp_strobe_V_fu_330_p3 = ap_const_lv1_0) and (intlHeapStream_i_1_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            intlHeapStream_i_0_read <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            intlHeapStream_i_0_read <= grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_intlHeapStream_i_0_read;
        else 
            intlHeapStream_i_0_read <= ap_const_logic_0;
        end if; 
    end process;


    intlHeapStream_i_1_blk_n_assign_proc : process(intlHeapStream_i_1_full_n, ap_CS_fsm_state2, ap_CS_fsm_state14, icmp_ln425_reg_795, ap_CS_fsm_state15, tmp_strobe_V_fu_330_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or ((tmp_strobe_V_fu_330_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((icmp_ln425_reg_795 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14)))) then 
            intlHeapStream_i_1_blk_n <= intlHeapStream_i_1_full_n;
        else 
            intlHeapStream_i_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    intlHeapStream_i_1_din_assign_proc : process(intlHeapStream_i_0_empty_n, intlHeapStream_i_1_full_n, ap_CS_fsm_state2, ap_CS_fsm_state14, icmp_ln425_reg_795, ap_CS_fsm_state15, tmp_strobe_V_fu_330_p3, grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_intlHeapStream_i_1_din, ap_CS_fsm_state13, p_0_fu_338_p4, tmp_45_fu_542_p4)
    begin
        if (((intlHeapStream_i_1_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            intlHeapStream_i_1_din <= tmp_45_fu_542_p4;
        elsif ((not(((icmp_ln425_reg_795 = ap_const_lv1_1) and (intlHeapStream_i_1_full_n = ap_const_logic_0))) and (icmp_ln425_reg_795 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            intlHeapStream_i_1_din <= ap_const_lv25_1000000;
        elsif ((not(((intlHeapStream_i_0_empty_n = ap_const_logic_0) or ((tmp_strobe_V_fu_330_p3 = ap_const_lv1_0) and (intlHeapStream_i_1_full_n = ap_const_logic_0)))) and (tmp_strobe_V_fu_330_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            intlHeapStream_i_1_din <= p_0_fu_338_p4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            intlHeapStream_i_1_din <= grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_intlHeapStream_i_1_din;
        else 
            intlHeapStream_i_1_din <= grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_intlHeapStream_i_1_din;
        end if; 
    end process;


    intlHeapStream_i_1_write_assign_proc : process(intlHeapStream_i_0_empty_n, intlHeapStream_i_1_full_n, ap_CS_fsm_state2, ap_CS_fsm_state14, icmp_ln425_reg_795, ap_CS_fsm_state15, tmp_strobe_V_fu_330_p3, grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_intlHeapStream_i_1_write, ap_CS_fsm_state13)
    begin
        if (((not(((intlHeapStream_i_0_empty_n = ap_const_logic_0) or ((tmp_strobe_V_fu_330_p3 = ap_const_lv1_0) and (intlHeapStream_i_1_full_n = ap_const_logic_0)))) and (tmp_strobe_V_fu_330_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((intlHeapStream_i_1_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15)) or (not(((icmp_ln425_reg_795 = ap_const_lv1_1) and (intlHeapStream_i_1_full_n = ap_const_logic_0))) and (icmp_ln425_reg_795 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14)))) then 
            intlHeapStream_i_1_write <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            intlHeapStream_i_1_write <= grp_radixSortMidPartial_286_10_14_Pipeline_write_rdx_srtd_heap_fu_309_intlHeapStream_i_1_write;
        else 
            intlHeapStream_i_1_write <= ap_const_logic_0;
        end if; 
    end process;

    or_ln419_fu_383_p2 <= (trunc_ln419_fu_379_p1 or heap_value_V_q0);
    p_0_fu_338_p4 <= ((ap_const_lv1_0 & p_1_0_0_0664_lcssa672_fu_76) & p_0_0_0_0663_lcssa667_fu_72);

    prev_sorting_frequency_V_address0_assign_proc : process(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_frequency_V_address0, grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_prev_sorting_frequency_V_address0, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            prev_sorting_frequency_V_address0 <= grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_prev_sorting_frequency_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            prev_sorting_frequency_V_address0 <= grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_frequency_V_address0;
        else 
            prev_sorting_frequency_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    prev_sorting_frequency_V_ce0_assign_proc : process(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_frequency_V_ce0, grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_prev_sorting_frequency_V_ce0, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            prev_sorting_frequency_V_ce0 <= grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_prev_sorting_frequency_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            prev_sorting_frequency_V_ce0 <= grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_frequency_V_ce0;
        else 
            prev_sorting_frequency_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    prev_sorting_frequency_V_we0_assign_proc : process(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_frequency_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            prev_sorting_frequency_V_we0 <= grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_frequency_V_we0;
        else 
            prev_sorting_frequency_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prev_sorting_value_V_address0_assign_proc : process(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_value_V_address0, grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_prev_sorting_value_V_address0, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            prev_sorting_value_V_address0 <= grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_prev_sorting_value_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            prev_sorting_value_V_address0 <= grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_value_V_address0;
        else 
            prev_sorting_value_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    prev_sorting_value_V_ce0_assign_proc : process(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_value_V_ce0, grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_prev_sorting_value_V_ce0, ap_CS_fsm_state4, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            prev_sorting_value_V_ce0 <= grp_radixSortMidPartial_286_10_14_Pipeline_re_sort_write_output_fu_284_prev_sorting_value_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            prev_sorting_value_V_ce0 <= grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_value_V_ce0;
        else 
            prev_sorting_value_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    prev_sorting_value_V_we0_assign_proc : process(grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_value_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            prev_sorting_value_V_we0 <= grp_radixSortMidPartial_286_10_14_Pipeline_read_heap_compute_histogram_fu_256_prev_sorting_value_V_we0;
        else 
            prev_sorting_value_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_45_fu_542_p4 <= ((ap_const_lv1_0 & p_1_0_0_0664_lcssa673_reg_232) & p_0_0_0_0663_lcssa668_reg_244);
    tmp_fu_389_p4 <= heap_frequency_V_q0(13 downto 10);
    tmp_s_fu_399_p3 <= (tmp_fu_389_p4 & or_ln419_fu_383_p2);
    tmp_strobe_V_fu_330_p3 <= intlHeapStream_i_0_dout(24 downto 24);
    trunc_ln145_fu_326_p1 <= intlHeapStream_i_0_dout(24 - 1 downto 0);
    trunc_ln419_fu_379_p1 <= heap_frequency_V_q0(10 - 1 downto 0);
    zext_ln395_fu_500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(heapLength_reg_721),16));
end behav;
