
---------- Begin Simulation Statistics ----------
final_tick                               1365354437500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 744401                       # Simulator instruction rate (inst/s)
host_mem_usage                                 752692                       # Number of bytes of host memory used
host_op_rate                                  1259004                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1882.86                       # Real time elapsed on the host
host_tick_rate                              115272729                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1401600552                       # Number of instructions simulated
sim_ops                                    2370525294                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.217042                       # Number of seconds simulated
sim_ticks                                217042095250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       776402                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1552743                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           19                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      8688466                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    109875472                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     36157034                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     61173684                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     25016650                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     116679275                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2203878                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      4725775                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       309459258                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      283187065                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      8688872                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         48492597                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     30495115                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          330                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    376990214                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    301600549                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    509063036                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    379151688                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.342637                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.378356                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    230968919     60.92%     60.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     54910886     14.48%     75.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     19615650      5.17%     80.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     21701032      5.72%     86.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     10592198      2.79%     89.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      4724969      1.25%     90.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      3137236      0.83%     91.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3005683      0.79%     91.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     30495115      8.04%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    379151688                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           546802                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1221984                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       508551069                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            87554995                       # Number of loads committed
system.switch_cpus_1.commit.membars                 8                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       511349      0.10%      0.10% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    389862952     76.58%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult          343      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          146      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd           11      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           64      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt           88      0.00%     76.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          132      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     76.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     87360275     17.16%     93.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     30781208      6.05%     99.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       194720      0.04%     99.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite       351748      0.07%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    509063036                       # Class of committed instruction
system.switch_cpus_1.commit.refs            118687951                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         301600549                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           509063036                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.439269                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.439269                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    254098108                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1052771146                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       31480514                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       105059318                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      8810763                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     34584091                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         124153371                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1717354                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          42944505                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              430452                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         116679275                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        76415980                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           417535292                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes          972                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          126                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            732700416                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          621                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         4753                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      17621526                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.268794                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      7681258                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     38360912                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.687922                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    434032813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.812384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.496610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      238406658     54.93%     54.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       11451994      2.64%     57.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       14664736      3.38%     60.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       11277116      2.60%     63.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        9785900      2.25%     65.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       16605399      3.83%     69.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       10559590      2.43%     72.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        9725334      2.24%     74.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      111556086     25.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    434032813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         2532442                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        2322089                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 51377                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     10700990                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       62729283                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.688341                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          169255196                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         42944367                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     105680405                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    155740703                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           76                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        92956                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     62626859                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    888325048                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    126310829                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     23528184                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    732882027                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       775219                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     19316851                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      8810763                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     20753986                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       640523                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     12531198                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        40869                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        36327                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        15099                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     68185708                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     31493903                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        36327                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      9533774                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1167216                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       848223402                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           718420449                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.654717                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       555346316                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.655026                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            726967257                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1110379436                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     614930675                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.694797                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.694797                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      3824252      0.51%      0.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    574139981     75.90%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult          363      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          151      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd           13      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         3343      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           98      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt           88      0.00%     76.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       102753      0.01%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        36677      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    130579162     17.26%     93.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     43027540      5.69%     99.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      2274096      0.30%     99.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite      2421694      0.32%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    756410211                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       5878940                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads     10720173                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      4736633                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      9835068                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          17005294                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.022482                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      13186633     77.54%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt           31      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            4      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            2      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            2      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     77.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      2107191     12.39%     89.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       671334      3.95%     93.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead       771199      4.54%     98.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       268898      1.58%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    763712313                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1958864999                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    713683816                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1257785105                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        888319483                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       756410211                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         5565                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    379262011                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      5726643                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         5235                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    535990599                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    434032813                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.742749                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.432997                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    238123419     54.86%     54.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     37366329      8.61%     63.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     33654514      7.75%     71.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     22474827      5.18%     76.40% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     24253859      5.59%     81.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     24028605      5.54%     87.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     24258115      5.59%     93.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     17381938      4.00%     97.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     12491207      2.88%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    434032813                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.742543                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          76416515                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 605                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     29700371                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     16844004                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    155740703                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     62626859                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     310326981                       # number of misc regfile reads
system.switch_cpus_1.numCycles              434084190                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     154351815                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    647203503                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     38666101                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       46116893                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     14014106                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      2465814                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2501139918                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    993645538                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1211664841                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       123376661                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     43016585                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      8810763                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    101376532                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      564461338                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      4927001                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1594453214                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles          131                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            5                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       118157764                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            5                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1233462447                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1827651210                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   397                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          265                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4763653                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5049                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9498033                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5049                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      2888867                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         9741                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      5777588                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           9741                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             492243                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       396774                       # Transaction distribution
system.membus.trans_dist::CleanEvict           379628                       # Transaction distribution
system.membus.trans_dist::ReadExReq            284098                       # Transaction distribution
system.membus.trans_dist::ReadExResp           284098                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        492243                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      2329084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      2329084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2329084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     75079360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     75079360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                75079360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            776341                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  776341    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              776341                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3319504000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4209556500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1365354437500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1365354437500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1365354437500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1365354437500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1365354437500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1365354437500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1365354437500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3984531                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2137714                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          773                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5496512                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           29281                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          29281                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           749845                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          749845                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           775                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3983757                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     14259368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14261689                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        98944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    382984192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              383083136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2900625                       # Total snoops (count)
system.tol2bus.snoopTraffic                  56780096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7664282                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000693                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026322                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7658968     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5314      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7664282                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6000315500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7115043500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1161499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1365354437500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           71                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      1845583                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1845654                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           71                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      1845583                       # number of overall hits
system.l2.overall_hits::total                 1845654                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          703                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      2888019                       # number of demand (read+write) misses
system.l2.demand_misses::total                2888722                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          703                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      2888019                       # number of overall misses
system.l2.overall_misses::total               2888722                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     66481000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 122254641500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     122321122500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     66481000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 122254641500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    122321122500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          774                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      4733602                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4734376                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          774                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      4733602                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4734376                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.908269                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.610110                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.610159                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.908269                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.610110                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.610159                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 94567.567568                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 42331.661080                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 42344.373221                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 94567.567568                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 42331.661080                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 42344.373221                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              887188                       # number of writebacks
system.l2.writebacks::total                    887188                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          703                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      2888019                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2888722                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          703                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      2888019                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2888722                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     62971000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 107814546500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 107877517500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     62971000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 107814546500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 107877517500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.908269                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.610110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.610159                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.908269                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.610110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.610159                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 89574.679943                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 37331.661080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 37344.374952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 89574.679943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 37331.661080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 37344.374952                       # average overall mshr miss latency
system.l2.replacements                        2890883                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1250526                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1250526                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1250526                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1250526                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          773                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              773                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          773                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          773                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          539                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           539                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        29279                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                29279                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        29281                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            29281                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000068                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.000068                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        33500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        33500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000068                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        16750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        16750                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       191229                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                191229                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       558616                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              558616                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  33559941000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   33559941000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       749845                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            749845                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.744975                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.744975                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 60076.941942                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 60076.941942                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       558616                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         558616                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  30766861000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  30766861000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.744975                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.744975                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 55076.941942                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 55076.941942                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           71                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 71                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          703                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              703                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     66481000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66481000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          774                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            774                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.908269                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.908269                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 94567.567568                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94567.567568                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          703                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          703                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     62971000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     62971000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.908269                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.908269                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 89574.679943                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89574.679943                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      1654354                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1654354                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      2329403                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2329403                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  88694700500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  88694700500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      3983757                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3983757                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.584725                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.584725                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 38076.151057                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 38076.151057                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      2329403                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2329403                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  77047685500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  77047685500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.584725                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.584725                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 33076.151057                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 33076.151057                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1365354437500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     9527442                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2894979                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.291023                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.357363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     6.619487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     2.394245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  4076.628904                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.001616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.995271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          337                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2614                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  78873555                       # Number of tag accesses
system.l2.tags.data_accesses                 78873555                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                   9497292                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims           2890883                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                        9497834                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1365354437500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst            8                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      2112372                       # number of demand (read+write) hits
system.l3.demand_hits::total                  2112380                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst            8                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      2112372                       # number of overall hits
system.l3.overall_hits::total                 2112380                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          694                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       775647                       # number of demand (read+write) misses
system.l3.demand_misses::total                 776341                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          694                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       775647                       # number of overall misses
system.l3.overall_misses::total                776341                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     58656000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  68126741500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      68185397500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     58656000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  68126741500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     68185397500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          702                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      2888019                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              2888721                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          702                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      2888019                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             2888721                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.988604                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.268574                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.268749                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.988604                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.268574                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.268749                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 84518.731988                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 87832.147227                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 87829.185242                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 84518.731988                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 87832.147227                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 87829.185242                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              396774                       # number of writebacks
system.l3.writebacks::total                    396774                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          694                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       775647                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            776341                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          694                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       775647                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           776341                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     51716000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  60370271500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  60421987500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     51716000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  60370271500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  60421987500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.988604                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.268574                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.268749                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.988604                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.268574                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.268749                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 74518.731988                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77832.147227                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 77829.185242                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 74518.731988                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77832.147227                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 77829.185242                       # average overall mshr miss latency
system.l3.replacements                         781521                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       887188                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           887188                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       887188                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       887188                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         4622                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          4622                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data            2                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       274518                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                274518                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       284098                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              284098                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  24530533000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   24530533000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       558616                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            558616                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.508575                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.508575                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 86345.320981                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 86345.320981                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       284098                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         284098                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  21689553000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  21689553000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.508575                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.508575                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 76345.320981                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 76345.320981                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.inst            8                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_1.data      1837854                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1837862                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst          694                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data       491549                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          492243                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst     58656000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data  43596208500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  43654864500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst          702                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data      2329403                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       2330105                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst     0.988604                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.211019                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.211254                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 84518.731988                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 88691.480402                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 88685.597357                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst          694                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data       491549                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       492243                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst     51716000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  38680718500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  38732434500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst     0.988604                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.211019                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.211254                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 74518.731988                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 78691.480402                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 78685.597357                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1365354437500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     6094759                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    814289                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      7.484762                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     123.234111                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data        22.789352                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1504.349682                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    33.893015                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 31083.733840                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.003761                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.000695                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.045909                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.001034                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.948600                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          936                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         4222                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        21082                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6348                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  93222929                       # Number of tag accesses
system.l3.tags.data_accesses                 93222929                       # Number of data accesses
system.l3.tags.cache_friendly                 5755671                       # Number of cache friendly accesses
system.l3.tags.cache_averse                     17295                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims          767366                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims             14155                       # Number of cache averse victims
system.l3.tags.OPT_hits                       5290595                       # Number of OPT hits
system.l3.tags.OPT_misses                      101717                       # Number of OPT misses
system.l3.tags.OPT_nan                         385276                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1365354437500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           2330105                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1283962                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         2386424                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           558616                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          558616                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      2330105                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      8666311                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    241658176                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          781521                       # Total snoops (count)
system.tol3bus.snoopTraffic                  25393536                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3670244                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.002654                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.051449                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                3660503     99.73%     99.73% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   9741      0.27%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3670244                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3775982000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        4333082500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1365354437500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        44416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     49641408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           49685824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        44416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         44416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25393536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25393536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       775647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              776341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       396774                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             396774                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       204642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    228717880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             228922523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       204642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           204642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      116998207                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            116998207                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      116998207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       204642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    228717880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            345920730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    396774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    775104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.039017600500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23845                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23845                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1967650                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             373568                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      776341                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     396774                       # Number of write requests accepted
system.mem_ctrls.readBursts                    776341                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   396774                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    543                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             47932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             47914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             47135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             47949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             47389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             50544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             45086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             46675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             47469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             49612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            51131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            47895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            50787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            49365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             25686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25030                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13908918250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3878990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             28455130750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17928.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36678.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   386087                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  147429                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                37.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                776341                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               396774                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  712474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       639025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    117.432802                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.095480                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   155.944328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       484340     75.79%     75.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        99143     15.51%     91.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        20770      3.25%     94.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9864      1.54%     96.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6471      1.01%     97.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4336      0.68%     97.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3074      0.48%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2428      0.38%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8599      1.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       639025                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23845                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.526064                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.564931                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     86.468617                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         23810     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           22      0.09%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            6      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23845                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23845                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.638541                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.611906                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.958053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16218     68.01%     68.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              549      2.30%     70.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6620     27.76%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              402      1.69%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               50      0.21%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23845                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               49651072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   34752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25391744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                49685824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25393536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       228.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       116.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    228.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    117.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  217054994500                       # Total gap between requests
system.mem_ctrls.avgGap                     185024.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        44416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     49606656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25391744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 204642.329631214699                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 228557764.072727710009                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 116989950.593466728926                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          694                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       775647                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       396774                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     23160500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  28431970250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5308001443500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     33372.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     36655.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13377896.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    45.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2339328180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1243374825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2821542360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1049512320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17133090000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      64254254340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      29235318720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       118076420745                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.025437                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  75315950250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7247500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 134478645000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2223331740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1181725050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2717655360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1021501800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17133090000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      62819185290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      30443797920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       117540287160                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        541.555255                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  78468407500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7247500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 131326187750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1365354437500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1358729185                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    134326093                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     76414612                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1569469890                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1358729185                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    134326093                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     76414612                       # number of overall hits
system.cpu.icache.overall_hits::total      1569469890                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2210                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         1365                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3575                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2210                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         1365                       # number of overall misses
system.cpu.icache.overall_misses::total          3575                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst    104564998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    104564998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst    104564998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    104564998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358731395                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    134326093                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     76415977                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1569473465                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358731395                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    134326093                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     76415977                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1569473465                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 76604.394139                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29248.950490                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 76604.394139                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29248.950490                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1264                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                30                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.133333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2471                       # number of writebacks
system.cpu.icache.writebacks::total              2471                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          590                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          590                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          590                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          590                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          775                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          775                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          775                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          775                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     67715498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67715498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     67715498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67715498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 87374.836129                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87374.836129                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 87374.836129                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87374.836129                       # average overall mshr miss latency
system.cpu.icache.replacements                   2471                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1358729185                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    134326093                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     76414612                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1569469890                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2210                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         1365                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3575                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst    104564998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    104564998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358731395                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    134326093                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     76415977                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1569473465                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 76604.394139                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29248.950490                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          590                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          590                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          775                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          775                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     67715498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67715498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 87374.836129                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87374.836129                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1365354437500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.896163                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1569472874                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2984                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          525962.759383                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   488.890559                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    23.005604                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.954864                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.044933                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          288                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6277896844                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6277896844                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse        1569472874                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims         2984                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan             1569473465                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1365354437500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1365354437500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1365354437500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1365354437500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1365354437500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1365354437500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1365354437500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    419596458                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     41022517                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    135465890                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        596084865                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    419699550                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     41022517                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    135984927                       # number of overall hits
system.cpu.dcache.overall_hits::total       596706994                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     13579523                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1349003                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      6688028                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       21616554                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     13661506                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1349003                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      6732481                       # number of overall misses
system.cpu.dcache.overall_misses::total      21742990                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  36192373000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 239222079507                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 275414452507                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  36192373000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 239222079507                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 275414452507                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    433175981                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     42371520                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    142153918                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    617701419                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    433361056                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42371520                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    142717408                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    618449984                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031349                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.031837                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.047048                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034995                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031525                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.031837                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.047174                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035157                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 26828.978883                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 35768.701852                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12740.904610                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 26828.978883                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 35532.529465                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12666.815949                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9250605                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        13209                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            737081                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              94                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.550324                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   140.521277                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9260184                       # number of writebacks
system.cpu.dcache.writebacks::total           9260184                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      1944945                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1944945                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      1944945                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1944945                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1349003                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      4743083                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6092086                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1349003                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      4762876                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6111879                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  35517871500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 137532270507                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 173050142007                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  35517871500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 138089822007                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 173607693507                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.031837                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.033366                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009863                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.031837                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.033373                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009883                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 26328.978883                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 28996.387056                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28405.728679                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 26328.978883                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 28992.949220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28404.962452                       # average overall mshr miss latency
system.cpu.dcache.replacements               19731532                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    310665092                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     34188477                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    105112020                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       449965589                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10557063                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1047513                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      5908892                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17513468                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  22522590500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 202766207000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 225288797500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    321222155                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     35235990                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    111020912                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    467479057                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032865                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.029728                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.053223                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037464                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 21501.012875                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 34315.436295                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12863.745633                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      1944927                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1944927                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1047513                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3963965                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5011478                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  21998834000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 101466047500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 123464881500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.029728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.035705                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010720                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 21001.012875                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 25597.109838                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24636.420932                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    108931366                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6834040                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     30353870                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      146119276                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3022460                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       301490                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       779136                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4103086                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  13669782500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  36455872507                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  50125655007                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    111953826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7135530                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     31133006                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    150222362                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026997                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.042252                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.025026                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027313                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 45340.749279                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 46790.127150                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12216.574307                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           18                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       301490                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       779118                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1080608                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  13519037500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  36066223007                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  49585260507                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.042252                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.025025                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 44840.749279                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 46291.091987                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45886.445878                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       103092                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data       519037                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        622129                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        81983                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data        44453                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       126436                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       185075                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data       563490                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       748565                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.442972                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.078889                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.168905                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data        19793                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        19793                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data    557551500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    557551500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.035126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.026441                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data 28169.125448                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 28169.125448                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1365354437500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.996586                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           616502243                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19732044                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.243709                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   384.203435                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    46.412291                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    81.380860                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.750397                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.090649                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.158947                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          408                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2493531980                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2493531980                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse         616502243                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims     19732044                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan              618449984                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1365354437500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1024432831000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 340921606500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
