{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 00:12:42 2013 " "Info: Processing started: Thu Aug 22 00:12:42 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fvc -c fvc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fvc -c fvc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fvc.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file fvc.v" { { "Info" "ISGN_ENTITY_NAME" "1 fvc " "Info: Found entity 1: fvc" {  } { { "fvc.v" "" { Text "D:/WORKPLACE/VerilogPRJ/FVC/fvc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 catch_edge " "Info: Found entity 2: catch_edge" {  } { { "fvc.v" "" { Text "D:/WORKPLACE/VerilogPRJ/FVC/fvc.v" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_clk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dac_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_clk " "Info: Found entity 1: dac_clk" {  } { { "dac_clk.v" "" { Text "D:/WORKPLACE/VerilogPRJ/FVC/dac_clk.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Info: Found entity 1: latch1" {  } { { "latch.v" "" { Text "D:/WORKPLACE/VerilogPRJ/FVC/latch.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "en.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file en.v" { { "Info" "ISGN_ENTITY_NAME" "1 en " "Info: Found entity 1: en" {  } { { "en.v" "" { Text "D:/WORKPLACE/VerilogPRJ/FVC/en.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "fvc " "Info: Elaborating entity \"fvc\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dac fvc.v(15) " "Warning (10240): Verilog HDL Always Construct warning at fvc.v(15): inferring latch(es) for variable \"dac\", which holds its previous value in one or more paths through the always construct" {  } { { "fvc.v" "" { Text "D:/WORKPLACE/VerilogPRJ/FVC/fvc.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac\[0\] fvc.v(15) " "Info (10041): Inferred latch for \"dac\[0\]\" at fvc.v(15)" {  } { { "fvc.v" "" { Text "D:/WORKPLACE/VerilogPRJ/FVC/fvc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac\[1\] fvc.v(15) " "Info (10041): Inferred latch for \"dac\[1\]\" at fvc.v(15)" {  } { { "fvc.v" "" { Text "D:/WORKPLACE/VerilogPRJ/FVC/fvc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac\[2\] fvc.v(15) " "Info (10041): Inferred latch for \"dac\[2\]\" at fvc.v(15)" {  } { { "fvc.v" "" { Text "D:/WORKPLACE/VerilogPRJ/FVC/fvc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac\[3\] fvc.v(15) " "Info (10041): Inferred latch for \"dac\[3\]\" at fvc.v(15)" {  } { { "fvc.v" "" { Text "D:/WORKPLACE/VerilogPRJ/FVC/fvc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac\[4\] fvc.v(15) " "Info (10041): Inferred latch for \"dac\[4\]\" at fvc.v(15)" {  } { { "fvc.v" "" { Text "D:/WORKPLACE/VerilogPRJ/FVC/fvc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac\[5\] fvc.v(15) " "Info (10041): Inferred latch for \"dac\[5\]\" at fvc.v(15)" {  } { { "fvc.v" "" { Text "D:/WORKPLACE/VerilogPRJ/FVC/fvc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac\[6\] fvc.v(15) " "Info (10041): Inferred latch for \"dac\[6\]\" at fvc.v(15)" {  } { { "fvc.v" "" { Text "D:/WORKPLACE/VerilogPRJ/FVC/fvc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac\[7\] fvc.v(15) " "Info (10041): Inferred latch for \"dac\[7\]\" at fvc.v(15)" {  } { { "fvc.v" "" { Text "D:/WORKPLACE/VerilogPRJ/FVC/fvc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac\[8\] fvc.v(15) " "Info (10041): Inferred latch for \"dac\[8\]\" at fvc.v(15)" {  } { { "fvc.v" "" { Text "D:/WORKPLACE/VerilogPRJ/FVC/fvc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac\[9\] fvc.v(15) " "Info (10041): Inferred latch for \"dac\[9\]\" at fvc.v(15)" {  } { { "fvc.v" "" { Text "D:/WORKPLACE/VerilogPRJ/FVC/fvc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac\[10\] fvc.v(15) " "Info (10041): Inferred latch for \"dac\[10\]\" at fvc.v(15)" {  } { { "fvc.v" "" { Text "D:/WORKPLACE/VerilogPRJ/FVC/fvc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac\[11\] fvc.v(15) " "Info (10041): Inferred latch for \"dac\[11\]\" at fvc.v(15)" {  } { { "fvc.v" "" { Text "D:/WORKPLACE/VerilogPRJ/FVC/fvc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "catch_edge catch_edge:U0 " "Info: Elaborating entity \"catch_edge\" for hierarchy \"catch_edge:U0\"" {  } { { "fvc.v" "U0" { Text "D:/WORKPLACE/VerilogPRJ/FVC/fvc.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_clk dac_clk:U1 " "Info: Elaborating entity \"dac_clk\" for hierarchy \"dac_clk:U1\"" {  } { { "fvc.v" "U1" { Text "D:/WORKPLACE/VerilogPRJ/FVC/fvc.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Info: Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Info: Implemented 38 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 00:12:44 2013 " "Info: Processing ended: Thu Aug 22 00:12:44 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
