m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dR:/intelFPGA/16.1/Verilog/counters
vtest
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1524073539
!i10b 1
!s100 jboFMRa;nAo``m==lANg_3
I:1>CB2O===ODiBc89JOoI1
VDg1SIo80bB@j0V0VzS_@n1
!s105 test_sv_unit
S1
dR:/intelFPGA/16.1/Verilog/test
w1524073536
8test.sv
Ftest.sv
L0 3
OV;L;10.5b;63
r1
!s85 0
31
!s108 1524073539.000000
!s107 test.sv|
!s90 -reportprogress|300|-sv|test.sv|
!i113 1
o-sv
tCvgOpt 0
