

================================================================
== Vitis HLS Report for 'v_csc_core'
================================================================
* Date:           Mon May  6 14:33:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.74 ns|  4.782 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min   |    max    | min |    max   |   Type  |
    +---------+----------+----------+-----------+-----+----------+---------+
    |        1|  16801786|  6.737 ns|  0.113 sec|    1|  16801786|       no|
    +---------+----------+----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+----------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles)  | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+----------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_134_1  |        0|  16801785|  4 ~ 4103|          -|          -|  0 ~ 4095|        no|
        +--------------------+---------+----------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.78>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105]   --->   Operation 4 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %height, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (2.39ns)   --->   "%ClipMax_2_read_2 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %ClipMax_2_read"   --->   Operation 6 'read' 'ClipMax_2_read_2' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (2.39ns)   --->   "%ClampMin_2_read_2 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %ClampMin_2_read"   --->   Operation 7 'read' 'ClampMin_2_read_2' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (2.39ns)   --->   "%BOffset_2_read_2 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %BOffset_2_read"   --->   Operation 8 'read' 'BOffset_2_read_2' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (2.39ns)   --->   "%GOffset_2_read_2 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %GOffset_2_read"   --->   Operation 9 'read' 'GOffset_2_read_2' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (2.39ns)   --->   "%ROffset_2_read31 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %ROffset_2_read"   --->   Operation 10 'read' 'ROffset_2_read31' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (2.39ns)   --->   "%K33_2_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K33_2_read"   --->   Operation 11 'read' 'K33_2_read_2' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (2.39ns)   --->   "%K32_2_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K32_2_read"   --->   Operation 12 'read' 'K32_2_read_2' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (2.39ns)   --->   "%K31_2_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K31_2_read"   --->   Operation 13 'read' 'K31_2_read_2' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (2.39ns)   --->   "%K23_2_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K23_2_read"   --->   Operation 14 'read' 'K23_2_read_2' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (2.39ns)   --->   "%K22_2_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K22_2_read"   --->   Operation 15 'read' 'K22_2_read_2' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (2.39ns)   --->   "%K21_2_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K21_2_read"   --->   Operation 16 'read' 'K21_2_read_2' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (2.39ns)   --->   "%K13_2_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K13_2_read"   --->   Operation 17 'read' 'K13_2_read_2' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (2.39ns)   --->   "%K12_2_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K12_2_read"   --->   Operation 18 'read' 'K12_2_read_2' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (2.39ns)   --->   "%K11_2_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K11_2_read"   --->   Operation 19 'read' 'K11_2_read_2' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (2.39ns)   --->   "%ClipMax_read21 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %ClipMax_read"   --->   Operation 20 'read' 'ClipMax_read21' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (2.39ns)   --->   "%ClampMin_read_2 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %ClampMin_read"   --->   Operation 21 'read' 'ClampMin_read_2' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (2.39ns)   --->   "%BOffset_read_2 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %BOffset_read"   --->   Operation 22 'read' 'BOffset_read_2' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 23 [1/1] (2.39ns)   --->   "%GOffset_read_2 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %GOffset_read"   --->   Operation 23 'read' 'GOffset_read_2' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 24 [1/1] (2.39ns)   --->   "%ROffset_read_2 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %ROffset_read"   --->   Operation 24 'read' 'ROffset_read_2' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 25 [1/1] (2.39ns)   --->   "%K33_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K33_read"   --->   Operation 25 'read' 'K33_read_2' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 26 [1/1] (2.39ns)   --->   "%K32_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K32_read"   --->   Operation 26 'read' 'K32_read_2' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 27 [1/1] (2.39ns)   --->   "%K31_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K31_read"   --->   Operation 27 'read' 'K31_read_2' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 28 [1/1] (2.39ns)   --->   "%K23_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K23_read"   --->   Operation 28 'read' 'K23_read_2' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 29 [1/1] (2.39ns)   --->   "%K22_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K22_read"   --->   Operation 29 'read' 'K22_read_2' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 30 [1/1] (2.39ns)   --->   "%K21_read11 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K21_read"   --->   Operation 30 'read' 'K21_read11' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 31 [1/1] (2.39ns)   --->   "%K13_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K13_read"   --->   Operation 31 'read' 'K13_read_2' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 32 [1/1] (2.39ns)   --->   "%K12_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K12_read"   --->   Operation 32 'read' 'K12_read_2' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 33 [1/1] (2.39ns)   --->   "%K11_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K11_read"   --->   Operation 33 'read' 'K11_read_2' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 34 [1/1] (2.39ns)   --->   "%RowEnd_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %RowEnd_read"   --->   Operation 34 'read' 'RowEnd_read_1' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 35 [1/1] (2.39ns)   --->   "%RowStart_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %RowStart_read"   --->   Operation 35 'read' 'RowStart_read_1' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 36 [1/1] (2.39ns)   --->   "%ColEnd_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ColEnd_read"   --->   Operation 36 'read' 'ColEnd_read_2' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 37 [1/1] (2.39ns)   --->   "%ColStart_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ColStart_read"   --->   Operation 37 'read' 'ColStart_read_2' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 38 [1/1] (2.39ns)   --->   "%height_read = read i12 @_ssdm_op_Read.ap_fifo.i12P0A, i12 %height"   --->   Operation 38 'read' 'height_read' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_height_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (2.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %HwReg_height_c, i12 %height_read"   --->   Operation 40 'write' 'write_ln0' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (2.39ns)   --->   "%loopWidth = read i12 @_ssdm_op_Read.ap_fifo.i12P0A, i12 %width"   --->   Operation 42 'read' 'loopWidth' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_width_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %HwReg_width_c, i12 %loopWidth"   --->   Operation 44 'write' 'write_ln0' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i36 %stream_csc, void @empty_30, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i36 %stream_in, void @empty_30, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%loopWidth_cast = zext i12 %loopWidth"   --->   Operation 47 'zext' 'loopWidth_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.33ns)   --->   "%add_ln134 = add i13 %loopWidth_cast, i13 1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:134]   --->   Operation 48 'add' 'add_ln134' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%height_load_cast = zext i12 %height_read"   --->   Operation 49 'zext' 'height_load_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.33ns)   --->   "%add_ln134_1 = add i13 %height_load_cast, i13 1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:134]   --->   Operation 50 'add' 'add_ln134_1' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.84ns)   --->   "%store_ln105 = store i13 1, i13 %y" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105]   --->   Operation 51 'store' 'store_ln105' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln134 = br void %VITIS_LOOP_136_2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:134]   --->   Operation 52 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.60>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%y_2 = load i13 %y" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:134]   --->   Operation 53 'load' 'y_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4095, i64 0"   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.32ns)   --->   "%icmp_ln134 = icmp_eq  i13 %y_2, i13 %add_ln134_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:134]   --->   Operation 55 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 1.32> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134, void %VITIS_LOOP_136_2.split, void %for.end203.loopexit" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:134]   --->   Operation 56 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i13 %y_2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:134]   --->   Operation 57 'zext' 'zext_ln134' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.30ns)   --->   "%cmp17_not = icmp_ult  i16 %zext_ln134, i16 %RowStart_read_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:134]   --->   Operation 58 'icmp' 'cmp17_not' <Predicate = (!icmp_ln134)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.30ns)   --->   "%cmp20_not = icmp_ugt  i16 %zext_ln134, i16 %RowEnd_read_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:134]   --->   Operation 59 'icmp' 'cmp20_not' <Predicate = (!icmp_ln134)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 60 'wait' 'empty' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (2.27ns)   --->   "%call_ln134 = call void @v_csc_core_Pipeline_VITIS_LOOP_136_2, i13 %add_ln134, i36 %stream_in, i16 %ColStart_read_2, i16 %ColEnd_read_2, i1 %cmp20_not, i1 %cmp17_not, i16 %K11_read_2, i16 %K11_2_read_2, i16 %K12_read_2, i16 %K12_2_read_2, i16 %K13_read_2, i16 %K13_2_read_2, i16 %K21_read11, i16 %K21_2_read_2, i16 %K22_read_2, i16 %K22_2_read_2, i16 %K23_read_2, i16 %K23_2_read_2, i16 %K31_read_2, i16 %K31_2_read_2, i16 %K32_read_2, i16 %K32_2_read_2, i16 %K33_read_2, i16 %K33_2_read_2, i12 %ClipMax_read21, i12 %ClipMax_2_read_2, i12 %ClampMin_read_2, i12 %ClampMin_2_read_2, i14 %BOffset_read_2, i14 %BOffset_2_read_2, i14 %GOffset_read_2, i14 %GOffset_2_read_2, i14 %ROffset_read_2, i14 %ROffset_2_read31, i36 %stream_csc" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:134]   --->   Operation 61 'call' 'call_ln134' <Predicate = (!icmp_ln134)> <Delay = 2.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 62 [1/1] (1.32ns)   --->   "%y_3 = add i13 %y_2, i13 1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:134]   --->   Operation 62 'add' 'y_3' <Predicate = (!icmp_ln134)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.84ns)   --->   "%store_ln105 = store i13 %y_3, i13 %y" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105]   --->   Operation 63 'store' 'store_ln105' <Predicate = (!icmp_ln134)> <Delay = 0.84>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln208 = ret" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:208]   --->   Operation 64 'ret' 'ret_ln208' <Predicate = (icmp_ln134)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:134]   --->   Operation 65 'specloopname' 'specloopname_ln134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln134 = call void @v_csc_core_Pipeline_VITIS_LOOP_136_2, i13 %add_ln134, i36 %stream_in, i16 %ColStart_read_2, i16 %ColEnd_read_2, i1 %cmp20_not, i1 %cmp17_not, i16 %K11_read_2, i16 %K11_2_read_2, i16 %K12_read_2, i16 %K12_2_read_2, i16 %K13_read_2, i16 %K13_2_read_2, i16 %K21_read11, i16 %K21_2_read_2, i16 %K22_read_2, i16 %K22_2_read_2, i16 %K23_read_2, i16 %K23_2_read_2, i16 %K31_read_2, i16 %K31_2_read_2, i16 %K32_read_2, i16 %K32_2_read_2, i16 %K33_read_2, i16 %K33_2_read_2, i12 %ClipMax_read21, i12 %ClipMax_2_read_2, i12 %ClampMin_read_2, i12 %ClampMin_2_read_2, i14 %BOffset_read_2, i14 %BOffset_2_read_2, i14 %GOffset_read_2, i14 %GOffset_2_read_2, i14 %ROffset_read_2, i14 %ROffset_2_read31, i36 %stream_csc" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:134]   --->   Operation 66 'call' 'call_ln134' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln134 = br void %VITIS_LOOP_136_2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:134]   --->   Operation 67 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.737ns, clock uncertainty: 1.819ns.

 <State 1>: 4.782ns
The critical path consists of the following:
	fifo read operation ('height_read') on port 'height' [73]  (2.391 ns)
	fifo write operation ('write_ln0') on port 'HwReg_height_c' [75]  (2.391 ns)

 <State 2>: 3.606ns
The critical path consists of the following:
	'load' operation 13 bit ('y', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:134) on local variable 'y', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105 [89]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln134', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:134) [91]  (1.327 ns)
	'call' operation 0 bit ('call_ln134', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:134) to 'v_csc_core_Pipeline_VITIS_LOOP_136_2' [99]  (2.279 ns)

 <State 3>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
