
<html><head><title>Verilog-AMS Keywords</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jommy" />
<meta name="CreateDate" content="2019-09-18" />
<meta name="CreateTime" content="1568827680" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the analog and mixed-signal aspects of the Cadence Verilog-AMS language. With Verilog-AMS, you can create and use modules that describe the high-level behavior and structure of analog, digital, and mixed-signal components and systems." />
<meta name="DocTitle" content="Cadence Verilog-AMS Language Reference" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Verilog-AMS Keywords" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.1" />
<meta name="Keyword" content="verilogamsref" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2019-09-18" />
<meta name="ModifiedTime" content="1568827680" />
<meta name="NextFile" content="appF.html" />
<meta name="Group" content="Analog Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification" />
<meta name="PrevFile" content="appD.html" />
<meta name="Product" content="Xcelium" />
<meta name="ProductFamily" content="Xcelium" />
<meta name="ProductVersion" content="19.09" />
<meta name="RightsManagement" content="Copyright 2012-2019 Cadence Design Systems Inc." />
<meta name="Title" content="Cadence Verilog-AMS Language Reference -- Verilog-AMS Keywords" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="product_feature" content="" />
<meta name="product_subfeature" content="" />
<meta name="Version" content="19.09" />
<meta name="SpaceKey" content="verilogamsref1909" />
<meta name="webflare-version" content="1.4" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="verilogamsrefTOC.html">Contents</a></li><li><a class="prev" href="appD.html" title="Sample Model Library">Sample Model Library</a></li><li style="float: right;"><a class="viewPrint" href="verilogamsref.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="appF.html" title="Unsupported Elements of Verilog-AMS">Unsupported Elements of Verilo ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Cadence Verilog-AMS Language Reference<br />Product Version 19.09, September 2019</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;">

<h1>D
<a id="pgfId-1031799"></a><a id="56476"></a></h1>
<h1>
<a id="pgfId-1031801"></a><hr />
<a id="18036"></a>Verilog-AMS Keywords<hr />
</h1>

<p>
<a id="pgfId-1032117"></a>This appendix contains the list of the Cadence<sup>&#174;</sup> Verilog<sup>&#174;</sup>-AMS language <a id="marker-1032116"></a>keywords. <em>Keywords</em> are predefined nonescaped identifiers that you use to define the language constructs. </p>
<p>
<a id="pgfId-1038776"></a>The simulator does not interpret a Verilog-AMS keyword preceded by a <a id="marker-1038775"></a>backslash character as a keyword. For more information, see <a href="chap3.html#32623">&#8220;Identifiers&#8221;</a>.</p>
<p>
<a id="pgfId-1038780"></a><code>above<br />abs<br />absdelay<br />acos<br />acosh<br />ac_stim<br />aliasparam<br />always<br />analog<br />analysis<br />and<br />asin<br />asinh<br />assign<br />atan<br />atan2<br />atanh<br />begin<br />bound_step<br />branch<br />buf<br />bufif0<br />bufif1<br />case<br />casex<br />casez<br />ceil<br />cmos<br />connectrules<br />cos<br />cosh<br />cross<br />ddt<br />ddx<br />deassign<br />default<br />defparam<br />delay<br />disable<br />discipline<br />discontinuity<br />driver_update<br />edge<br />else<br />end<br />endcase<br />endconnectrules<br />enddiscipline<br />endfunction<br />endmodule<br />endnature<br />endparamset<br />endprimitive<br />endspecify<br />endtable<br />endtask<br />event<br />exclude<br />exp<br />final_step<br />flicker_noise<br />floor<br />flow<br />for<br />force<br />forever<br />fork<br />from<br />function<br />generate<br />genvar<br />ground<br />highz0<br />highz1<br />hypot<br />idt<br />idtmod<br />if<br />ifnone<br />inf<br />initial<br />initial_step<br />inout<br />input<br />integer<br />join<br />laplace_nd<br />laplace_np<br />laplace_zd<br />laplace_zp<br />large<br />last_crossing<br />limexp<br />ln<br />localparam<br />log<br />macromodule<br />max<br />medium<br />min<br />module<br />nand<br />nature<br />negedge<br />net_resolution<br />nmos<br />noise_table<br />nor<br />not<br />notif0<br />notif1<br />or<br />output<br />parameter<br />pmos<br />posedge<br />potential<br />pow<br />primitive<br />pull0<br />pull1<br />pullup<br />pulldown<br />pwr<br />rcmos<br />real<br />realtime<br />reg<br />release<br />repeat<br />rnmos<br />rpmos<br />rtran<br />rtranif0<br />rtranif1<br />scalared<br />sin<br />sinh<br />slew<br />small<br />specify<br />specparam<br />sqrt<br />strobe<br />strong0<br />strong1<br />supply0<br />supply1<br />table<br />table_model<br />tan<br />tanh<br />task<br />temperature<br />time<br />timer<br />tran<br />tranif0<br />tranif1<br />transition<br />tri<br />tri0<br />tri1<br />triand<br />trior<br />trireg<br />vectored<br />vt<br />wait<br />wand<br />weak0<br />weak1<br />while<br />white_noise<br />wire<br />wor<br />wreal<br />xnor<br />xor<br />zi_nd<br />zi_np<br />zi_zd<br />zi_zp</code></p>

<h2>
<a id="pgfId-1035480"></a><a id="marker-1040151"></a>Keywords to Support Backward Compatibility</h2>

<p>
<a id="pgfId-1035481"></a>Cadence provides the keywords in this section for backward compatibility only.</p>
<p>
<a id="pgfId-1035482"></a><code>abstol<br />access<br />bound_step<br />ddt_nature<br />delay<br />discontinuity<br />idt_nature<br />temperature<br />units<br />vt</code></p>

<h2>
<a id="pgfId-1041307"></a>Discipline and Nature Keywords</h2>

<p>
<a id="pgfId-1041308"></a>Use the following keywords between the keywords <code>discipline</code> and <code>enddiscipline</code> (for a discipline) and between the keywords <code>nature</code> and <code>endnature</code> (for a nature) only. </p>
<p>
<a id="pgfId-1041309"></a><code>abstol<br />access<br />continuous<br />ddt_nature<br />discrete<br />domain<br />idt_nature<br />units</code></p>

<h2>
<a id="pgfId-1041310"></a>Connect Rules Keywords</h2>

<p>
<a id="pgfId-1041311"></a>Use the following connect rules keywords between the keywords <code>connectrules</code> and <code>endconnectrules</code> only. </p>
<p>
<a id="pgfId-1041312"></a><code>connect<br />merged<br />resolveto<br />split</code></p>
<p>
<a id="pgfId-1035698"></a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="appD.html" id="prev" title="Sample Model Library">Sample Model Library</a></em></b><b><em><a href="appF.html" id="nex" title="Unsupported Elements of Verilog-AMS">Unsupported Elements of Verilo ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2019, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>