// Seed: 2554373497
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_6 = 1;
  assign module_1.id_2 = 0;
  logic id_7, id_8;
  assign id_1 = id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output uwire id_2,
    input supply0 id_3
);
  logic id_5;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
