Vesta static timing analysis, register-to-register maximum timing

Top 20 maximum delay paths:
Path DFFSR_13/CLK to DFFSR_8/D delay 1506.55 ps
      0.0 ps  SCK_bF_buf1:  CLKBUF1_4/Y ->   DFFSR_13/CLK
    378.2 ps     count_0_:   DFFSR_13/Q ->  NAND3X1_3/B
    732.1 ps         _33_:  NAND3X1_3/Y ->   NOR2X1_3/B
    954.9 ps         _34_:   NOR2X1_3/Y -> NAND2X1_27/B
   1130.0 ps        _132_: NAND2X1_27/Y ->    OR2X2_2/A
   1264.6 ps        _134_:    OR2X2_2/Y -> AOI21X1_14/B
   1343.9 ps        _141_: AOI21X1_14/Y ->  OAI22X1_2/C
   1412.7 ps       _0__3_:  OAI22X1_2/Y ->    DFFSR_8/D

   clock skew at destination = 1.69858
   setup at destination = 92.1514

Path DFFSR_13/CLK to DFFSR_7/D delay 1487.16 ps
      0.0 ps  SCK_bF_buf1:  CLKBUF1_4/Y ->   DFFSR_13/CLK
    378.2 ps     count_0_:   DFFSR_13/Q ->  NAND3X1_3/B
    732.1 ps         _33_:  NAND3X1_3/Y ->   NOR2X1_3/B
    954.9 ps         _34_:   NOR2X1_3/Y -> NAND2X1_27/B
   1130.0 ps        _132_: NAND2X1_27/Y ->    OR2X2_2/A
   1264.6 ps        _134_:    OR2X2_2/Y -> AOI21X1_11/A
   1348.9 ps        _137_: AOI21X1_11/Y -> AOI21X1_12/C
   1404.9 ps       _0__2_: AOI21X1_12/Y ->    DFFSR_7/D

   clock skew at destination = -2.00737
   setup at destination = 84.2648

Path DFFSR_13/CLK to DFFSR_10/D delay 1480.79 ps
      0.0 ps  SCK_bF_buf1:  CLKBUF1_4/Y ->   DFFSR_13/CLK
    378.2 ps     count_0_:   DFFSR_13/Q ->  NAND3X1_3/B
    732.1 ps         _33_:  NAND3X1_3/Y ->   NOR2X1_3/B
    954.9 ps         _34_:   NOR2X1_3/Y -> NAND2X1_27/B
   1130.0 ps        _132_: NAND2X1_27/Y ->   NOR3X1_4/C
   1223.4 ps        _151_:   NOR3X1_4/Y -> OAI21X1_42/B
   1319.0 ps        _152_: OAI21X1_42/Y ->  AOI22X1_4/C
   1395.9 ps       _0__5_:  AOI22X1_4/Y ->   DFFSR_10/D

   clock skew at destination = -13.0513
   setup at destination = 97.9827

Path DFFSR_13/CLK to DFFSR_9/D delay 1447.31 ps
      0.0 ps  SCK_bF_buf1:  CLKBUF1_4/Y ->   DFFSR_13/CLK
    378.2 ps     count_0_:   DFFSR_13/Q ->  NAND3X1_3/B
    732.1 ps         _33_:  NAND3X1_3/Y ->   NOR2X1_3/B
    954.9 ps         _34_:   NOR2X1_3/Y -> NAND3X1_11/C
   1097.7 ps        _143_: NAND3X1_11/Y ->   AND2X2_8/A
   1189.6 ps        _144_:   AND2X2_8/Y -> OAI21X1_41/A
   1276.9 ps        _146_: OAI21X1_41/Y ->  AOI22X1_3/C
   1352.0 ps       _0__4_:  AOI22X1_3/Y ->    DFFSR_9/D

   clock skew at destination = 1.69858
   setup at destination = 93.619

Path DFFSR_13/CLK to DFFSR_12/D delay 1446.91 ps
      0.0 ps  SCK_bF_buf1: CLKBUF1_4/Y ->  DFFSR_13/CLK
    378.2 ps     count_0_:  DFFSR_13/Q -> NAND3X1_3/B
    732.1 ps         _33_: NAND3X1_3/Y ->  NOR2X1_3/B
    954.9 ps         _34_:  NOR2X1_3/Y -> NAND3X1_4/B
   1133.4 ps         _35_: NAND3X1_4/Y ->  NOR3X1_3/C
   1224.5 ps         _36_:  NOR3X1_3/Y -> OAI21X1_2/B
   1310.0 ps         _37_: OAI21X1_2/Y -> NAND2X1_7/B
   1366.2 ps       _0__7_: NAND2X1_7/Y ->  DFFSR_12/D

   clock skew at destination = -2.00737
   setup at destination = 82.7252

Path DFFSR_13/CLK to DFFSR_5/D delay 1407.15 ps
      0.0 ps  SCK_bF_buf1:  CLKBUF1_4/Y ->   DFFSR_13/CLK
    378.2 ps     count_0_:   DFFSR_13/Q ->  NAND3X1_3/B
    732.1 ps         _33_:  NAND3X1_3/Y ->   NOR2X1_3/B
    954.9 ps         _34_:   NOR2X1_3/Y -> NAND3X1_10/C
   1114.6 ps        _125_: NAND3X1_10/Y ->  MUX2X1_14/S
   1247.9 ps        _126_:  MUX2X1_14/Y -> OAI21X1_36/A
   1325.1 ps       _0__0_: OAI21X1_36/Y ->    DFFSR_5/D

   clock skew at destination = -13.0513
   setup at destination = 95.1041

Path DFFSR_13/CLK to DFFSR_11/D delay 1404.03 ps
      0.0 ps  SCK_bF_buf1: CLKBUF1_4/Y ->  DFFSR_13/CLK
    378.2 ps     count_0_:  DFFSR_13/Q -> NAND3X1_3/B
    732.1 ps         _33_: NAND3X1_3/Y ->  NOR2X1_3/B
    954.9 ps         _34_:  NOR2X1_3/Y -> NAND3X1_4/B
   1133.4 ps         _35_: NAND3X1_4/Y -> AOI22X1_5/C
   1243.5 ps        _154_: AOI22X1_5/Y -> AOI22X1_6/D
   1314.3 ps       _0__6_: AOI22X1_6/Y ->  DFFSR_11/D

   clock skew at destination = -2.00737
   setup at destination = 91.6896

Path DFFSR_13/CLK to DFFSR_20/D delay 1348.8 ps
      0.0 ps  SCK_bF_buf1:  CLKBUF1_4/Y ->   DFFSR_13/CLK
    378.2 ps     count_0_:   DFFSR_13/Q ->  NAND3X1_3/B
    732.1 ps         _33_:  NAND3X1_3/Y ->    INVX2_4/A
    896.8 ps         _68_:    INVX2_4/Y ->  NAND3X1_6/C
   1029.0 ps        _106_:  NAND3X1_6/Y ->    OR2X2_1/A
   1153.3 ps        _107_:    OR2X2_1/Y ->  NAND3X1_8/C
   1218.5 ps        _112_:  NAND3X1_8/Y -> OAI21X1_31/C
   1272.6 ps       _2__2_: OAI21X1_31/Y ->   DFFSR_20/D

   clock skew at destination = -13.0513
   setup at destination = 89.2841

Path DFFSR_13/CLK to DFFSR_19/D delay 1341.29 ps
      0.0 ps  SCK_bF_buf1: CLKBUF1_4/Y ->  DFFSR_13/CLK
    378.2 ps     count_0_:  DFFSR_13/Q -> NAND3X1_3/B
    732.1 ps         _33_: NAND3X1_3/Y ->   INVX2_4/A
    896.8 ps         _68_:   INVX2_4/Y -> NAND3X1_6/C
   1029.0 ps        _106_: NAND3X1_6/Y ->   OR2X2_1/A
   1153.3 ps        _107_:   OR2X2_1/Y -> OAI22X1_1/A
   1238.6 ps       _2__1_: OAI22X1_1/Y ->  DFFSR_19/D

   clock skew at destination = 1.69858
   setup at destination = 101.03

Path DFFSR_13/CLK to DFFSR_16/D delay 1317.53 ps
      0.0 ps  SCK_bF_buf1:  CLKBUF1_4/Y ->   DFFSR_13/CLK
    378.2 ps     count_0_:   DFFSR_13/Q ->    INVX2_2/A
    516.5 ps         _43_:    INVX2_2/Y -> NAND2X1_10/A
    608.8 ps         _45_: NAND2X1_10/Y ->   NOR2X1_5/B
    933.9 ps         _46_:   NOR2X1_5/Y ->    INVX8_3/A
   1077.3 ps         _50_:    INVX8_3/Y -> OAI21X1_33/A
   1168.4 ps        _120_: OAI21X1_33/Y -> OAI21X1_34/C
   1229.4 ps          _8_: OAI21X1_34/Y ->   DFFSR_16/D

   clock skew at destination = -2.00737
   setup at destination = 90.1738

Path DFFSR_13/CLK to DFFSR_31/D delay 1279.78 ps
      0.0 ps  SCK_bF_buf1:  CLKBUF1_4/Y ->   DFFSR_13/CLK
    378.2 ps     count_0_:   DFFSR_13/Q ->    INVX2_2/A
    516.5 ps         _43_:    INVX2_2/Y -> NAND2X1_10/A
    608.8 ps         _45_: NAND2X1_10/Y ->   NOR2X1_5/B
    933.9 ps         _46_:   NOR2X1_5/Y ->    INVX8_3/A
   1077.3 ps         _50_:    INVX8_3/Y ->  AOI21X1_5/B
   1158.1 ps         _51_:  AOI21X1_5/Y ->  OAI21X1_4/C
   1221.2 ps         _52_:  OAI21X1_4/Y -> NAND2X1_11/B
   1275.4 ps       _3__1_: NAND2X1_11/Y ->   DFFSR_31/D

   clock skew at destination = -81.219
   setup at destination = 85.5779

Path DFFSR_13/CLK to DFFSR_33/D delay 1279.78 ps
      0.0 ps  SCK_bF_buf1:  CLKBUF1_4/Y ->   DFFSR_13/CLK
    378.2 ps     count_0_:   DFFSR_13/Q ->    INVX2_2/A
    516.5 ps         _43_:    INVX2_2/Y -> NAND2X1_10/A
    608.8 ps         _45_: NAND2X1_10/Y ->   NOR2X1_5/B
    933.9 ps         _46_:   NOR2X1_5/Y ->    INVX8_3/A
   1077.3 ps         _50_:    INVX8_3/Y ->  AOI21X1_6/B
   1158.1 ps         _56_:  AOI21X1_6/Y ->  OAI21X1_6/C
   1221.2 ps         _57_:  OAI21X1_6/Y -> NAND2X1_12/B
   1275.4 ps       _3__3_: NAND2X1_12/Y ->   DFFSR_33/D

   clock skew at destination = -81.219
   setup at destination = 85.5779

Path DFFSR_13/CLK to DFFSR_35/D delay 1279.78 ps
      0.0 ps  SCK_bF_buf1:  CLKBUF1_4/Y ->   DFFSR_13/CLK
    378.2 ps     count_0_:   DFFSR_13/Q ->    INVX2_2/A
    516.5 ps         _43_:    INVX2_2/Y -> NAND2X1_10/A
    608.8 ps         _45_: NAND2X1_10/Y ->   NOR2X1_5/B
    933.9 ps         _46_:   NOR2X1_5/Y ->    INVX8_3/A
   1077.3 ps         _50_:    INVX8_3/Y ->  AOI21X1_7/B
   1158.1 ps         _61_:  AOI21X1_7/Y ->  OAI21X1_8/C
   1221.2 ps         _62_:  OAI21X1_8/Y -> NAND2X1_13/B
   1275.4 ps       _3__5_: NAND2X1_13/Y ->   DFFSR_35/D

   clock skew at destination = -81.219
   setup at destination = 85.5779

Path DFFSR_13/CLK to DFFSR_37/D delay 1279.78 ps
      0.0 ps  SCK_bF_buf1:  CLKBUF1_4/Y ->   DFFSR_13/CLK
    378.2 ps     count_0_:   DFFSR_13/Q ->    INVX2_2/A
    516.5 ps         _43_:    INVX2_2/Y -> NAND2X1_10/A
    608.8 ps         _45_: NAND2X1_10/Y ->   NOR2X1_5/B
    933.9 ps         _46_:   NOR2X1_5/Y ->    INVX8_3/A
   1077.3 ps         _50_:    INVX8_3/Y ->  AOI21X1_8/B
   1158.1 ps         _66_:  AOI21X1_8/Y -> OAI21X1_10/C
   1221.2 ps         _67_: OAI21X1_10/Y -> NAND2X1_14/B
   1275.4 ps       _3__7_: NAND2X1_14/Y ->   DFFSR_37/D

   clock skew at destination = -81.219
   setup at destination = 85.5779

Path DFFSR_4/CLK to DFFSR_15/D delay 1244.02 ps
      0.0 ps       SCK_bF_buf0:  CLKBUF1_5/Y ->    DFFSR_4/CLK
    305.2 ps          state_2_:    DFFSR_4/Q ->   BUFX4_14/A
    488.8 ps  state_2_bF_buf0_:   BUFX4_14/Y ->    INVX8_2/A
    578.2 ps              _38_:    INVX8_2/Y ->  NAND2X1_8/A
    688.7 ps              _39_:  NAND2X1_8/Y ->  NOR2X1_12/B
    845.9 ps             _121_:  NOR2X1_12/Y ->  NOR2X1_13/B
    965.6 ps             _123_:  NOR2X1_13/Y -> NAND2X1_25/B
   1075.8 ps             _124_: NAND2X1_25/Y ->  AOI22X1_2/C
   1157.1 ps            _1__2_:  AOI22X1_2/Y ->   DFFSR_15/D

   clock skew at destination = -13.0513
   setup at destination = 99.9907

Path DFFSR_4/CLK to DFFSR_14/D delay 1234.07 ps
      0.0 ps       SCK_bF_buf0:  CLKBUF1_5/Y ->    DFFSR_4/CLK
    305.2 ps          state_2_:    DFFSR_4/Q ->   BUFX4_14/A
    488.8 ps  state_2_bF_buf0_:   BUFX4_14/Y ->    INVX8_2/A
    578.2 ps              _38_:    INVX8_2/Y ->  NAND2X1_8/A
    688.7 ps              _39_:  NAND2X1_8/Y ->  NOR2X1_12/B
    845.9 ps             _121_:  NOR2X1_12/Y ->  NOR2X1_13/B
    965.6 ps             _123_:  NOR2X1_13/Y -> NAND2X1_25/B
   1075.8 ps             _124_: NAND2X1_25/Y ->   AND2X2_7/A
   1158.2 ps            _1__1_:   AND2X2_7/Y ->   DFFSR_14/D

   clock skew at destination = 1.69858
   setup at destination = 74.1282

Path DFFSR_13/CLK to DFFSR_32/D delay 1227.72 ps
      0.0 ps  SCK_bF_buf1:  CLKBUF1_4/Y ->   DFFSR_13/CLK
    378.2 ps     count_0_:   DFFSR_13/Q ->    INVX2_2/A
    516.5 ps         _43_:    INVX2_2/Y -> NAND2X1_10/A
    608.8 ps         _45_: NAND2X1_10/Y ->   NOR2X1_5/B
    933.9 ps         _46_:   NOR2X1_5/Y ->   MUX2X1_1/S
   1130.6 ps         _54_:   MUX2X1_1/Y ->   MUX2X1_2/B
   1210.1 ps       _3__2_:   MUX2X1_2/Y ->   DFFSR_32/D

   clock skew at destination = -81.219
   setup at destination = 98.8675

Path DFFSR_13/CLK to DFFSR_34/D delay 1227.72 ps
      0.0 ps  SCK_bF_buf1:  CLKBUF1_4/Y ->   DFFSR_13/CLK
    378.2 ps     count_0_:   DFFSR_13/Q ->    INVX2_2/A
    516.5 ps         _43_:    INVX2_2/Y -> NAND2X1_10/A
    608.8 ps         _45_: NAND2X1_10/Y ->   NOR2X1_5/B
    933.9 ps         _46_:   NOR2X1_5/Y ->   MUX2X1_3/S
   1130.6 ps         _59_:   MUX2X1_3/Y ->   MUX2X1_4/B
   1210.1 ps       _3__4_:   MUX2X1_4/Y ->   DFFSR_34/D

   clock skew at destination = -81.219
   setup at destination = 98.8675

Path DFFSR_13/CLK to DFFSR_36/D delay 1227.72 ps
      0.0 ps  SCK_bF_buf1:  CLKBUF1_4/Y ->   DFFSR_13/CLK
    378.2 ps     count_0_:   DFFSR_13/Q ->    INVX2_2/A
    516.5 ps         _43_:    INVX2_2/Y -> NAND2X1_10/A
    608.8 ps         _45_: NAND2X1_10/Y ->   NOR2X1_5/B
    933.9 ps         _46_:   NOR2X1_5/Y ->   MUX2X1_5/S
   1130.6 ps         _64_:   MUX2X1_5/Y ->   MUX2X1_6/B
   1210.1 ps       _3__6_:   MUX2X1_6/Y ->   DFFSR_36/D

   clock skew at destination = -81.219
   setup at destination = 98.8675

Path DFFSR_3/CLK to DFFSR_23/D delay 1207.67 ps
      0.0 ps  SCK_bF_buf1:  CLKBUF1_4/Y ->    DFFSR_3/CLK
    366.9 ps     state_1_:    DFFSR_3/Q ->    INVX4_1/A
    506.3 ps         _32_:    INVX4_1/Y ->   NOR2X1_8/B
    633.3 ps         _88_:   NOR2X1_8/Y -> NAND2X1_21/B
    938.7 ps         _89_: NAND2X1_21/Y ->   MUX2X1_9/S
   1111.3 ps       _4__2_:   MUX2X1_9/Y ->   DFFSR_23/D

   clock skew at destination = 1.69858
   setup at destination = 94.703

Computed maximum clock frequency (zero margin) = 663.767 MHz
-----------------------------------------

