module wrapper(clk,data_in, wren, waddr, out);
	input clk,wren
	input [3:0] data_in
	input [4:0] waddr
	output [3:0] out
	
	wire clk_div;
	wire raddr;
	
	clkdiv clkdiv1(clk,clk_div);
	raddr_counter raddr_counter1(clk_div,raddr);
	RAM1 RAM11(clk_div,data_in,raddr,waddr,wren,out);
	
endmodule
	
	