//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Apr  5 15:30:35 2012 (1333611035)
// Cuda compilation tools, release 4.2, V0.2.1221
//

.version 3.0
.target sm_20
.address_size 64

	.file	1 "gaussian.cpp3.i"
	.file	2 "gaussian.cu"
	.file	3 "/home/bachelor/deicide218/cuda-4.2/include/device_functions.h"

.entry _Z4Fan1PfS_ii(
	.param .u64 _Z4Fan1PfS_ii_param_0,
	.param .u64 _Z4Fan1PfS_ii_param_1,
	.param .u32 _Z4Fan1PfS_ii_param_2,
	.param .u32 _Z4Fan1PfS_ii_param_3
)
{
	.reg .f32 	%f<4>;
	.reg .pred 	%p<2>;
	.reg .s32 	%r<25>;
	.reg .s64 	%rl<15>;


	ld.param.u64 	%rl3, [_Z4Fan1PfS_ii_param_0];
	ld.param.u64 	%rl4, [_Z4Fan1PfS_ii_param_1];
	ld.param.u32 	%r1, [_Z4Fan1PfS_ii_param_2];
	ld.param.u32 	%r2, [_Z4Fan1PfS_ii_param_3];
	cvta.to.global.u64 	%rl1, %rl3;
	cvta.to.global.u64 	%rl2, %rl4;
	.loc 2 230 1
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	add.s32 	%r7, %r1, -1;
	sub.s32 	%r8, %r7, %r2;
	.loc 2 230 1
	setp.lt.u32 	%p1, %r6, %r8;
	@%p1 bra 	BB0_2;

	.loc 2 232 2
	ret;

BB0_2:
	ld.param.u32 	%r18, [_Z4Fan1PfS_ii_param_3];
	.loc 2 230 1
	mov.u32 	%r24, %tid.x;
	.loc 2 231 1
	add.s32 	%r9, %r18, %r24;
	.loc 2 230 1
	mov.u32 	%r22, %ntid.x;
	mov.u32 	%r23, %ctaid.x;
	.loc 2 231 1
	mad.lo.s32 	%r10, %r23, %r22, %r9;
	add.s32 	%r11, %r10, 1;
	ld.param.u32 	%r17, [_Z4Fan1PfS_ii_param_2];
	.loc 2 231 1
	mul.lo.s32 	%r12, %r11, %r17;
	cvt.u64.u32 	%rl5, %r12;
	cvt.s64.s32 	%rl6, %r18;
	add.s64 	%rl7, %rl5, %rl6;
	.loc 2 231 1
	shl.b64 	%rl8, %rl7, 2;
	add.s64 	%rl9, %rl2, %rl8;
	mul.lo.s32 	%r13, %r18, %r17;
	cvt.s64.s32 	%rl10, %r13;
	add.s64 	%rl11, %rl10, %rl6;
	.loc 2 231 1
	shl.b64 	%rl12, %rl11, 2;
	add.s64 	%rl13, %rl2, %rl12;
	ld.global.f32 	%f1, [%rl13];
	ld.global.f32 	%f2, [%rl9];
	.loc 3 1311 3
	div.rn.f32 	%f3, %f2, %f1;
	.loc 2 231 1
	add.s64 	%rl14, %rl1, %rl8;
	st.global.f32 	[%rl14], %f3;
	.loc 2 232 2
	ret;
}

.entry _Z4Fan2PfS_S_iii(
	.param .u64 _Z4Fan2PfS_S_iii_param_0,
	.param .u64 _Z4Fan2PfS_S_iii_param_1,
	.param .u64 _Z4Fan2PfS_S_iii_param_2,
	.param .u32 _Z4Fan2PfS_S_iii_param_3,
	.param .u32 _Z4Fan2PfS_S_iii_param_4,
	.param .u32 _Z4Fan2PfS_S_iii_param_5
)
{
	.reg .f32 	%f<11>;
	.reg .pred 	%p<4>;
	.reg .s32 	%r<33>;
	.reg .s64 	%rl<20>;


	ld.param.u64 	%rl5, [_Z4Fan2PfS_S_iii_param_0];
	ld.param.u64 	%rl6, [_Z4Fan2PfS_S_iii_param_1];
	ld.param.u64 	%rl7, [_Z4Fan2PfS_S_iii_param_2];
	ld.param.u32 	%r1, [_Z4Fan2PfS_S_iii_param_3];
	ld.param.u32 	%r2, [_Z4Fan2PfS_S_iii_param_5];
	cvta.to.global.u64 	%rl1, %rl7;
	cvta.to.global.u64 	%rl2, %rl6;
	cvta.to.global.u64 	%rl3, %rl5;
	.loc 2 241 1
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r3, %r6, %r7, %r8;
	add.s32 	%r9, %r1, -1;
	sub.s32 	%r10, %r9, %r2;
	.loc 2 241 1
	setp.ge.u32 	%p1, %r3, %r10;
	@%p1 bra 	BB1_3;

	.loc 2 242 1
	mov.u32 	%r11, %tid.y;
	mov.u32 	%r12, %ntid.y;
	mov.u32 	%r13, %ctaid.y;
	mad.lo.s32 	%r4, %r12, %r13, %r11;
	ld.param.u32 	%r29, [_Z4Fan2PfS_S_iii_param_3];
	ld.param.u32 	%r32, [_Z4Fan2PfS_S_iii_param_5];
	.loc 2 242 1
	sub.s32 	%r14, %r29, %r32;
	setp.ge.u32 	%p2, %r4, %r14;
	@%p2 bra 	BB1_3;

	ld.param.u32 	%r31, [_Z4Fan2PfS_S_iii_param_5];
	.loc 2 248 1
	add.s32 	%r15, %r31, %r3;
	add.s32 	%r5, %r15, 1;
	ld.param.u32 	%r28, [_Z4Fan2PfS_S_iii_param_3];
	.loc 2 248 1
	mad.lo.s32 	%r16, %r5, %r28, %r31;
	mul.wide.s32 	%rl8, %r16, 4;
	add.s64 	%rl9, %rl3, %rl8;
	mad.lo.s32 	%r17, %r31, %r28, %r31;
	add.s32 	%r18, %r17, %r4;
	mul.wide.s32 	%rl10, %r18, 4;
	add.s64 	%rl11, %rl2, %rl10;
	ld.global.f32 	%f1, [%rl11];
	ld.global.f32 	%f2, [%rl9];
	add.s32 	%r21, %r16, %r4;
	cvt.s64.s32 	%rl4, %r21;
	mul.wide.s32 	%rl12, %r21, 4;
	add.s64 	%rl13, %rl2, %rl12;
	ld.global.f32 	%f3, [%rl13];
	neg.f32 	%f4, %f2;
	fma.rn.f32 	%f5, %f4, %f1, %f3;
	st.global.f32 	[%rl13], %f5;
	.loc 2 250 1
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	BB1_4;

BB1_3:
	.loc 2 255 2
	ret;

BB1_4:
	.loc 2 253 1
	shl.b64 	%rl14, %rl4, 2;
	add.s64 	%rl15, %rl3, %rl14;
	ld.param.u32 	%r30, [_Z4Fan2PfS_S_iii_param_5];
	.loc 2 253 1
	mul.wide.s32 	%rl16, %r30, 4;
	add.s64 	%rl17, %rl1, %rl16;
	ld.global.f32 	%f6, [%rl17];
	ld.global.f32 	%f7, [%rl15];
	mul.wide.s32 	%rl18, %r5, 4;
	add.s64 	%rl19, %rl1, %rl18;
	ld.global.f32 	%f8, [%rl19];
	neg.f32 	%f9, %f7;
	fma.rn.f32 	%f10, %f9, %f6, %f8;
	st.global.f32 	[%rl19], %f10;
	.loc 2 255 2
	ret;
}


