Lab1_Block_Design_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/Lab1_Block_Design/ip/Lab1_Block_Design_processing_system7_0_0/sim/Lab1_Block_Design_processing_system7_0_0.v,incdir="$ref_dir/../../../../Lab1.gen/sources_1/bd/Lab1_Block_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab1.gen/sources_1/bd/Lab1_Block_Design/ipshared/aed8/hdl"incdir="../../../../Lab1.gen/sources_1/bd/Lab1_Block_Design/ipshared/ec67/hdl"incdir="../../../../Lab1.gen/sources_1/bd/Lab1_Block_Design/ipshared/aed8/hdl"
Lab1_Block_Design.v,verilog,xil_defaultlib,../../../bd/Lab1_Block_Design/sim/Lab1_Block_Design.v,incdir="$ref_dir/../../../../Lab1.gen/sources_1/bd/Lab1_Block_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab1.gen/sources_1/bd/Lab1_Block_Design/ipshared/aed8/hdl"incdir="../../../../Lab1.gen/sources_1/bd/Lab1_Block_Design/ipshared/ec67/hdl"incdir="../../../../Lab1.gen/sources_1/bd/Lab1_Block_Design/ipshared/aed8/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
