#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Apr 26 14:02:45 2024
# Process ID: 15908
# Current directory: S:/ESD2_Final_Project/FPGA_stuff/hdl_prj_2/vivado_ip_prj
# Command line: vivado.exe -mode batch -notrace -source vivado_build.tcl
# Log file: S:/ESD2_Final_Project/FPGA_stuff/hdl_prj_2/vivado_ip_prj/vivado.log
# Journal file: S:/ESD2_Final_Project/FPGA_stuff/hdl_prj_2/vivado_ip_prj\vivado.jou
#-----------------------------------------------------------
source vivado_build.tcl -notrace
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/ESD2_Final_Project/FPGA_stuff/hdl_prj_2/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 403.938 ; gain = 108.418
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : S:/ESD2_Final_Project/FPGA_stuff/hdl_prj_2/vivado_ip_prj/src/design_1/synth/design_1.vhd
VHDL Output written to : S:/ESD2_Final_Project/FPGA_stuff/hdl_prj_2/vivado_ip_prj/src/design_1/sim/design_1.vhd
VHDL Output written to : S:/ESD2_Final_Project/FPGA_stuff/hdl_prj_2/vivado_ip_prj/src/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_broadcaster_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cam_axi_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cam_axi_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block read_trigger_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file s:/ESD2_Final_Project/FPGA_stuff/hdl_prj_2/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file s:/ESD2_Final_Project/FPGA_stuff/hdl_prj_2/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File s:/ESD2_Final_Project/FPGA_stuff/hdl_prj_2/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
Exporting to file s:/ESD2_Final_Project/FPGA_stuff/hdl_prj_2/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_1_0/bd_0/hw_handoff/design_1_smartconnect_1_0.hwh
Generated Block Design Tcl file s:/ESD2_Final_Project/FPGA_stuff/hdl_prj_2/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_1_0/bd_0/hw_handoff/design_1_smartconnect_1_0_bd.tcl
Generated Hardware Definition File s:/ESD2_Final_Project/FPGA_stuff/hdl_prj_2/vivado_ip_prj/src/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/design_1_smartconnect_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 's:/ESD2_Final_Project/FPGA_stuff/hdl_prj_2/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_7/design_1_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 's:/ESD2_Final_Project/FPGA_stuff/hdl_prj_2/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 's:/ESD2_Final_Project/FPGA_stuff/hdl_prj_2/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 's:/ESD2_Final_Project/FPGA_stuff/hdl_prj_2/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 's:/ESD2_Final_Project/FPGA_stuff/hdl_prj_2/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m06_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 's:/ESD2_Final_Project/FPGA_stuff/hdl_prj_2/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m07_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 's:/ESD2_Final_Project/FPGA_stuff/hdl_prj_2/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m08_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 's:/ESD2_Final_Project/FPGA_stuff/hdl_prj_2/vivado_ip_prj/src/design_1/ip/design_1_auto_pc_6/design_1_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m09_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block subtracti_ip_0 .
Exporting to file S:/ESD2_Final_Project/FPGA_stuff/hdl_prj_2/vivado_ip_prj/src/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file S:/ESD2_Final_Project/FPGA_stuff/hdl_prj_2/vivado_ip_prj/src/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File S:/ESD2_Final_Project/FPGA_stuff/hdl_prj_2/vivado_ip_prj/src/design_1/synth/design_1.hwdef
[Fri Apr 26 14:03:50 2024] Launched synth_1...
Run output will be captured here: S:/ESD2_Final_Project/FPGA_stuff/hdl_prj_2/vivado_ip_prj/vivado_prj.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:52 . Memory (MB): peak = 809.215 ; gain = 405.164
[Fri Apr 26 14:03:50 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/ESD2_Final_Project/FPGA_stuff/hdl_prj_2/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 403.887 ; gain = 23.266
Command: synth_design -top design_1_wrapper -part xc7z020clg400-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4008 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 880.020 ; gain = 183.523
---------------------------------------------------------------------------------
