
ubuntu-preinstalled/ntfstruncate:     file format elf32-littlearm


Disassembly of section .init:

00000f24 <.init>:
 f24:	push	{r3, lr}
 f28:	bl	1a80 <__snprintf_chk@plt+0x8bc>
 f2c:	pop	{r3, pc}

Disassembly of section .plt:

00000f30 <calloc@plt-0x14>:
     f30:	push	{lr}		; (str lr, [sp, #-4]!)
     f34:	ldr	lr, [pc, #4]	; f40 <calloc@plt-0x4>
     f38:	add	lr, pc, lr
     f3c:	ldr	pc, [lr, #8]!
     f40:	andeq	r5, r1, r8, ror pc

00000f44 <calloc@plt>:
     f44:	add	ip, pc, #0, 12
     f48:	add	ip, ip, #86016	; 0x15000
     f4c:	ldr	pc, [ip, #3960]!	; 0xf78

00000f50 <ntfs_log_redirect@plt>:
     f50:	add	ip, pc, #0, 12
     f54:	add	ip, ip, #86016	; 0x15000
     f58:	ldr	pc, [ip, #3952]!	; 0xf70

00000f5c <ntfs_umount@plt>:
     f5c:	add	ip, pc, #0, 12
     f60:	add	ip, ip, #86016	; 0x15000
     f64:	ldr	pc, [ip, #3944]!	; 0xf68

00000f68 <__cxa_finalize@plt>:
     f68:	add	ip, pc, #0, 12
     f6c:	add	ip, ip, #86016	; 0x15000
     f70:	ldr	pc, [ip, #3936]!	; 0xf60

00000f74 <ntfs_attr_find_in_attrdef@plt>:
     f74:	add	ip, pc, #0, 12
     f78:	add	ip, ip, #86016	; 0x15000
     f7c:	ldr	pc, [ip, #3928]!	; 0xf58

00000f80 <ntfs_malloc@plt>:
     f80:	add	ip, pc, #0, 12
     f84:	add	ip, ip, #86016	; 0x15000
     f88:	ldr	pc, [ip, #3920]!	; 0xf50

00000f8c <free@plt>:
     f8c:			; <UNDEFINED> instruction: 0x46c04778
     f90:	add	ip, pc, #0, 12
     f94:	add	ip, ip, #86016	; 0x15000
     f98:	ldr	pc, [ip, #3908]!	; 0xf44

00000f9c <memcpy@plt>:
     f9c:	add	ip, pc, #0, 12
     fa0:	add	ip, ip, #86016	; 0x15000
     fa4:	ldr	pc, [ip, #3900]!	; 0xf3c

00000fa8 <ntfs_ucsnlen@plt>:
     fa8:	add	ip, pc, #0, 12
     fac:	add	ip, ip, #86016	; 0x15000
     fb0:	ldr	pc, [ip, #3892]!	; 0xf34

00000fb4 <__stack_chk_fail@plt>:
     fb4:	add	ip, pc, #0, 12
     fb8:	add	ip, ip, #86016	; 0x15000
     fbc:	ldr	pc, [ip, #3884]!	; 0xf2c

00000fc0 <realloc@plt>:
     fc0:	add	ip, pc, #0, 12
     fc4:	add	ip, ip, #86016	; 0x15000
     fc8:	ldr	pc, [ip, #3876]!	; 0xf24

00000fcc <ntfs_attr_truncate@plt>:
     fcc:	add	ip, pc, #0, 12
     fd0:	add	ip, ip, #86016	; 0x15000
     fd4:	ldr	pc, [ip, #3868]!	; 0xf1c

00000fd8 <ntfs_check_if_mounted@plt>:
     fd8:	add	ip, pc, #0, 12
     fdc:	add	ip, ip, #86016	; 0x15000
     fe0:	ldr	pc, [ip, #3860]!	; 0xf14

00000fe4 <fwrite@plt>:
     fe4:	add	ip, pc, #0, 12
     fe8:	add	ip, ip, #86016	; 0x15000
     fec:	ldr	pc, [ip, #3852]!	; 0xf0c

00000ff0 <ntfs_ucsfree@plt>:
     ff0:			; <UNDEFINED> instruction: 0x46c04778
     ff4:	add	ip, pc, #0, 12
     ff8:	add	ip, ip, #86016	; 0x15000
     ffc:	ldr	pc, [ip, #3840]!	; 0xf00

00001000 <strtoll@plt>:
    1000:	add	ip, pc, #0, 12
    1004:	add	ip, ip, #86016	; 0x15000
    1008:	ldr	pc, [ip, #3832]!	; 0xef8

0000100c <ntfs_log_clear_levels@plt>:
    100c:	add	ip, pc, #0, 12
    1010:	add	ip, ip, #86016	; 0x15000
    1014:	ldr	pc, [ip, #3824]!	; 0xef0

00001018 <ntfs_log_set_handler@plt>:
    1018:	add	ip, pc, #0, 12
    101c:	add	ip, ip, #86016	; 0x15000
    1020:	ldr	pc, [ip, #3816]!	; 0xee8

00001024 <puts@plt>:
    1024:			; <UNDEFINED> instruction: 0x46c04778
    1028:	add	ip, pc, #0, 12
    102c:	add	ip, ip, #86016	; 0x15000
    1030:	ldr	pc, [ip, #3804]!	; 0xedc

00001034 <ntfs_ucstombs@plt>:
    1034:	add	ip, pc, #0, 12
    1038:	add	ip, ip, #86016	; 0x15000
    103c:	ldr	pc, [ip, #3796]!	; 0xed4

00001040 <ntfs_attr_close@plt>:
    1040:	add	ip, pc, #0, 12
    1044:	add	ip, ip, #86016	; 0x15000
    1048:	ldr	pc, [ip, #3788]!	; 0xecc

0000104c <__libc_start_main@plt>:
    104c:	add	ip, pc, #0, 12
    1050:	add	ip, ip, #86016	; 0x15000
    1054:	ldr	pc, [ip, #3780]!	; 0xec4

00001058 <strerror@plt>:
    1058:	add	ip, pc, #0, 12
    105c:	add	ip, ip, #86016	; 0x15000
    1060:	ldr	pc, [ip, #3772]!	; 0xebc

00001064 <__vfprintf_chk@plt>:
    1064:	add	ip, pc, #0, 12
    1068:	add	ip, ip, #86016	; 0x15000
    106c:	ldr	pc, [ip, #3764]!	; 0xeb4

00001070 <__gmon_start__@plt>:
    1070:	add	ip, pc, #0, 12
    1074:	add	ip, ip, #86016	; 0x15000
    1078:	ldr	pc, [ip, #3756]!	; 0xeac

0000107c <exit@plt>:
    107c:	add	ip, pc, #0, 12
    1080:	add	ip, ip, #86016	; 0x15000
    1084:	ldr	pc, [ip, #3748]!	; 0xea4

00001088 <strtoul@plt>:
    1088:	add	ip, pc, #0, 12
    108c:	add	ip, ip, #86016	; 0x15000
    1090:	ldr	pc, [ip, #3740]!	; 0xe9c

00001094 <strchr@plt>:
    1094:	add	ip, pc, #0, 12
    1098:	add	ip, ip, #86016	; 0x15000
    109c:	ldr	pc, [ip, #3732]!	; 0xe94

000010a0 <ntfs_attr_put_search_ctx@plt>:
    10a0:	add	ip, pc, #0, 12
    10a4:	add	ip, ip, #86016	; 0x15000
    10a8:	ldr	pc, [ip, #3724]!	; 0xe8c

000010ac <getopt@plt>:
    10ac:	add	ip, pc, #0, 12
    10b0:	add	ip, ip, #86016	; 0x15000
    10b4:	ldr	pc, [ip, #3716]!	; 0xe84

000010b8 <ntfs_attr_pread@plt>:
    10b8:	add	ip, pc, #0, 12
    10bc:	add	ip, ip, #86016	; 0x15000
    10c0:	ldr	pc, [ip, #3708]!	; 0xe7c

000010c4 <__errno_location@plt>:
    10c4:	add	ip, pc, #0, 12
    10c8:	add	ip, ip, #86016	; 0x15000
    10cc:	ldr	pc, [ip, #3700]!	; 0xe74

000010d0 <ntfs_attr_open@plt>:
    10d0:	add	ip, pc, #0, 12
    10d4:	add	ip, ip, #86016	; 0x15000
    10d8:	ldr	pc, [ip, #3692]!	; 0xe6c

000010dc <snprintf@plt>:
    10dc:	add	ip, pc, #0, 12
    10e0:	add	ip, ip, #86016	; 0x15000
    10e4:	ldr	pc, [ip, #3684]!	; 0xe64

000010e8 <__cxa_atexit@plt>:
    10e8:			; <UNDEFINED> instruction: 0x46c04778
    10ec:	add	ip, pc, #0, 12
    10f0:	add	ip, ip, #86016	; 0x15000
    10f4:	ldr	pc, [ip, #3672]!	; 0xe58

000010f8 <memset@plt>:
    10f8:	add	ip, pc, #0, 12
    10fc:	add	ip, ip, #86016	; 0x15000
    1100:	ldr	pc, [ip, #3664]!	; 0xe50

00001104 <putchar@plt>:
    1104:	add	ip, pc, #0, 12
    1108:	add	ip, ip, #86016	; 0x15000
    110c:	ldr	pc, [ip, #3656]!	; 0xe48

00001110 <strncpy@plt>:
    1110:	add	ip, pc, #0, 12
    1114:	add	ip, ip, #86016	; 0x15000
    1118:	ldr	pc, [ip, #3648]!	; 0xe40

0000111c <ntfs_file_record_read@plt>:
    111c:	add	ip, pc, #0, 12
    1120:	add	ip, ip, #86016	; 0x15000
    1124:	ldr	pc, [ip, #3640]!	; 0xe38

00001128 <__printf_chk@plt>:
    1128:	add	ip, pc, #0, 12
    112c:	add	ip, ip, #86016	; 0x15000
    1130:	ldr	pc, [ip, #3632]!	; 0xe30

00001134 <__fprintf_chk@plt>:
    1134:	add	ip, pc, #0, 12
    1138:	add	ip, ip, #86016	; 0x15000
    113c:	ldr	pc, [ip, #3624]!	; 0xe28

00001140 <ntfs_inode_close@plt>:
    1140:	add	ip, pc, #0, 12
    1144:	add	ip, ip, #86016	; 0x15000
    1148:	ldr	pc, [ip, #3616]!	; 0xe20

0000114c <setlocale@plt>:
    114c:	add	ip, pc, #0, 12
    1150:	add	ip, ip, #86016	; 0x15000
    1154:	ldr	pc, [ip, #3608]!	; 0xe18

00001158 <ntfs_mount@plt>:
    1158:	add	ip, pc, #0, 12
    115c:	add	ip, ip, #86016	; 0x15000
    1160:	ldr	pc, [ip, #3600]!	; 0xe10

00001164 <ntfs_mbstoucs@plt>:
    1164:	add	ip, pc, #0, 12
    1168:	add	ip, ip, #86016	; 0x15000
    116c:	ldr	pc, [ip, #3592]!	; 0xe08

00001170 <ntfs_attr_lookup@plt>:
    1170:	add	ip, pc, #0, 12
    1174:	add	ip, ip, #86016	; 0x15000
    1178:	ldr	pc, [ip, #3584]!	; 0xe00

0000117c <ntfs_attr_get_search_ctx@plt>:
    117c:	add	ip, pc, #0, 12
    1180:	add	ip, ip, #86016	; 0x15000
    1184:	ldr	pc, [ip, #3576]!	; 0xdf8

00001188 <ntfs_inode_open@plt>:
    1188:	add	ip, pc, #0, 12
    118c:	add	ip, ip, #86016	; 0x15000
    1190:	ldr	pc, [ip, #3568]!	; 0xdf0

00001194 <ntfs_log_set_levels@plt>:
    1194:	add	ip, pc, #0, 12
    1198:	add	ip, ip, #86016	; 0x15000
    119c:	ldr	pc, [ip, #3560]!	; 0xde8

000011a0 <__xstat64@plt>:
    11a0:	add	ip, pc, #0, 12
    11a4:	add	ip, ip, #86016	; 0x15000
    11a8:	ldr	pc, [ip, #3552]!	; 0xde0

000011ac <fputs@plt>:
    11ac:	add	ip, pc, #0, 12
    11b0:	add	ip, ip, #86016	; 0x15000
    11b4:	ldr	pc, [ip, #3544]!	; 0xdd8

000011b8 <abort@plt>:
    11b8:	add	ip, pc, #0, 12
    11bc:	add	ip, ip, #86016	; 0x15000
    11c0:	ldr	pc, [ip, #3536]!	; 0xdd0

000011c4 <__snprintf_chk@plt>:
    11c4:	add	ip, pc, #0, 12
    11c8:	add	ip, ip, #86016	; 0x15000
    11cc:	ldr	pc, [ip, #3528]!	; 0xdc8

Disassembly of section .text:

000011d0 <.text>:
    11d0:	svcmi	0x00f0e92d
    11d4:			; <UNDEFINED> instruction: 0xf8dfb091
    11d8:	strmi	r4, [r6], -r8, lsr #14
    11dc:			; <UNDEFINED> instruction: 0x2724f8df
    11e0:	ldrbtmi	r4, [ip], #-1672	; 0xfffff978
    11e4:			; <UNDEFINED> instruction: 0xf8df9005
    11e8:	stmiapl	r2!, {r5, r8, r9, sl, ip, sp}
    11ec:	ldmdavs	r2, {r1, r2, r9, ip, pc}
    11f0:	stmiapl	r0!, {r0, r1, r2, r3, r9, ip, pc}^
    11f4:	svc	0x0010f7ff
    11f8:			; <UNDEFINED> instruction: 0x0710f8df
    11fc:			; <UNDEFINED> instruction: 0x1710f8df
    1200:			; <UNDEFINED> instruction: 0xf8df2300
    1204:	stmdapl	r5!, {r4, r8, r9, sl, sp}
    1208:	movwcc	lr, #2501	; 0x9c5
    120c:	movwcc	lr, #10693	; 0x29c5
    1210:	stmiapl	r3!, {r0, r5, r6, fp, ip, lr}
    1214:	teqlt	r6, fp
    1218:	ldrdcc	pc, [r0], -r8
    121c:			; <UNDEFINED> instruction: 0xf8dfb11b
    1220:	ldrbtmi	r2, [sl], #-1784	; 0xfffff908
    1224:			; <UNDEFINED> instruction: 0xf8df6013
    1228:	strdcs	r0, [r1, -r4]
    122c:	usatcc	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    1230:			; <UNDEFINED> instruction: 0xf8df4689
    1234:	ldrbtmi	r2, [fp], #-1776	; 0xfffff910
    1238:	ldrbtmi	r5, [sl], #-2087	; 0xfffff7d9
    123c:	usatge	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    1240:	andls	r6, r0, #1769472	; 0x1b0000
    1244:			; <UNDEFINED> instruction: 0xf8df44fa
    1248:	ldmdavs	r8!, {r2, r5, r6, r7, r9, sl, sp}
    124c:			; <UNDEFINED> instruction: 0xf7ff447a
    1250:	mcrls	15, 0, lr, cr5, cr2, {3}
    1254:	ldrbmi	r4, [r2], -r1, asr #12
    1258:			; <UNDEFINED> instruction: 0xf7ff4630
    125c:	mcrrne	15, 2, lr, r1, cr8
    1260:	ldmdacc	r6, {r0, r1, r3, r6, ip, lr, pc}^
    1264:	vadd.i8	d2, d0, d16
    1268:	ldm	pc, {r0, r2, r3, r6, r9, pc}^	; <UNPREDICTABLE>
    126c:	eorseq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
    1270:	subeq	r0, fp, #-1342177276	; 0xb0000004
    1274:	subeq	r0, fp, #-1342177276	; 0xb0000004
    1278:	subeq	r0, fp, #-1342177276	; 0xb0000004
    127c:	subeq	r0, fp, #-1342177276	; 0xb0000004
    1280:	subeq	r0, fp, #-1342177276	; 0xb0000004
    1284:	subeq	r0, fp, #-1342177276	; 0xb0000004
    1288:	subeq	r0, fp, #-1342177276	; 0xb0000004
    128c:	subeq	r0, r3, fp, asr #4
    1290:	subeq	r0, r8, #-1342177276	; 0xb0000004
    1294:	subeq	r0, fp, #-1342177276	; 0xb0000004
    1298:	eoreq	r0, r1, fp, asr #4
    129c:	subeq	r0, r0, fp, asr #4
    12a0:	subeq	r0, fp, #-1342177276	; 0xb0000004
    12a4:	subeq	r0, fp, #58	; 0x3a
    12a8:	subeq	r0, fp, #-1342177276	; 0xb0000004
    12ac:	eorseq	r0, r3, fp, asr #4
    12b0:			; <UNDEFINED> instruction: 0x067cf8df
    12b4:	ldmdavs	fp!, {r0, r8, sp}
    12b8:	ldrbtmi	r2, [r8], #-642	; 0xfffffd7e
    12bc:	mrc	7, 4, APSR_nzcv, cr2, cr15, {7}
    12c0:			; <UNDEFINED> instruction: 0x3670f8df
    12c4:	stmiapl	r3!, {r0, r3, r4, r5, fp, sp, lr}^
    12c8:			; <UNDEFINED> instruction: 0xf7ff6818
    12cc:	andcs	lr, r0, r0, ror pc
    12d0:	mrc	7, 6, APSR_nzcv, cr4, cr15, {7}
    12d4:	andscs	r6, r0, fp, lsr #17
    12d8:	adcvs	r3, fp, r1, lsl #6
    12dc:	svc	0x005af7ff
    12e0:			; <UNDEFINED> instruction: 0x2004e7b8
    12e4:	andls	pc, r4, r5, asr #17
    12e8:	mrc	7, 4, APSR_nzcv, cr0, cr15, {7}
    12ec:			; <UNDEFINED> instruction: 0xf8c5e7b2
    12f0:	str	r9, [pc, r0]!
    12f4:	andls	pc, ip, r5, asr #17
    12f8:			; <UNDEFINED> instruction: 0xf8dfe7ac
    12fc:			; <UNDEFINED> instruction: 0x9605363c
    1300:	andls	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    1304:	ldrdcc	pc, [r0], -r9
    1308:			; <UNDEFINED> instruction: 0xf000429e
    130c:	stmiavs	fp!, {r0, r1, r3, r4, r5, r6, r7, r8, pc}
    1310:	vqrdmulh.s<illegal width 8>	d2, d0, d1
    1314:			; <UNDEFINED> instruction: 0xf8d981f0
    1318:	tstcs	r0, #0
    131c:			; <UNDEFINED> instruction: 0x061cf8df
    1320:	beq	3d464 <opts@@Base+0x26004>
    1324:	mvfeqs	f7, f2
    1328:			; <UNDEFINED> instruction: 0x1614f8df
    132c:	eorgt	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    1330:			; <UNDEFINED> instruction: 0xf8c922d3
    1334:	ldrbtmi	lr, [r9], #-0
    1338:	stmib	sp, {r5, fp, ip, lr}^
    133c:			; <UNDEFINED> instruction: 0xf8df1c01
    1340:	strmi	r1, [r6], -r4, lsl #12
    1344:			; <UNDEFINED> instruction: 0xf8df9007
    1348:	ldrbtmi	r0, [r9], #-1536	; 0xfffffa00
    134c:	andge	pc, r0, sp, asr #17
    1350:			; <UNDEFINED> instruction: 0xf8c64478
    1354:	eorcc	ip, r8, r0
    1358:	ldcl	7, cr15, [sl, #1020]!	; 0x3fc
    135c:	ldrdcc	pc, [r0], -r9
    1360:	addsmi	r9, sl, #20480	; 0x5000
    1364:	bichi	pc, lr, r0
    1368:	eoreq	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    136c:	stmdbge	sp, {r1, r4, r6, r9, sl, lr}
    1370:			; <UNDEFINED> instruction: 0xf8c93301
    1374:			; <UNDEFINED> instruction: 0xf7ff3000
    1378:	blls	37cc90 <opts@@Base+0x365830>
    137c:	pkhbtmi	r7, r2, fp, lsl #16
    1380:	ldmdblt	fp!, {r0, r1, r3, r7, r9, sl, lr}^
    1384:	movweq	lr, #6736	; 0x1a50
    1388:			; <UNDEFINED> instruction: 0xf06fd00c
    138c:	addsmi	r4, r9, #0, 6
    1390:	rscscc	pc, pc, #79	; 0x4f
    1394:	addsmi	fp, r0, #8, 30
    1398:			; <UNDEFINED> instruction: 0xf7ffd110
    139c:	stmdavs	r3, {r2, r4, r7, r9, sl, fp, sp, lr, pc}
    13a0:	tstle	fp, r2, lsr #22
    13a4:	ldrdcc	pc, [r0], -r9
    13a8:	streq	pc, [r0, #2271]!	; 0x8df
    13ac:	orrmi	pc, r0, #-1073741824	; 0xc0000000
    13b0:	ldrbtmi	r3, [r8], #-2817	; 0xfffff4ff
    13b4:	eorne	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    13b8:	blx	ff1bd3c2 <opts@@Base+0xff1a5f62>
    13bc:	ldrne	pc, [r0, #2271]	; 0x8df
    13c0:			; <UNDEFINED> instruction: 0xf8df2600
    13c4:	tstcs	r0, #144, 10	; 0x24000000
    13c8:	streq	pc, [ip, #2271]	; 0x8df
    13cc:	ldrbtmi	r5, [sl], #-2145	; 0xfffff79f
    13d0:	blge	bbb0c <opts@@Base+0xa46ac>
    13d4:	andls	r4, r1, #120, 8	; 0x78000000
    13d8:	tstls	sl, r8, lsr #32
    13dc:			; <UNDEFINED> instruction: 0x960022dd
    13e0:	blge	3baec <opts@@Base+0x2468c>
    13e4:	ldrbne	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    13e8:			; <UNDEFINED> instruction: 0xf7ff4479
    13ec:			; <UNDEFINED> instruction: 0xf8d9edb2
    13f0:	bls	14d3f8 <opts@@Base+0x135f98>
    13f4:			; <UNDEFINED> instruction: 0xf000429a
    13f8:			; <UNDEFINED> instruction: 0xf8588185
    13fc:	movwcc	r0, #4131	; 0x1023
    1400:			; <UNDEFINED> instruction: 0xf8c9429a
    1404:	andls	r3, sp, r0
    1408:	teqhi	r5, r0, asr #32	; <UNPREDICTABLE>
    140c:	ldrbcs	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    1410:			; <UNDEFINED> instruction: 0xf8dfa80e
    1414:	orrcs	r3, r0, r0, asr r5
    1418:			; <UNDEFINED> instruction: 0xf8549008
    141c:			; <UNDEFINED> instruction: 0xf8dfb002
    1420:			; <UNDEFINED> instruction: 0xf8cb2548
    1424:	ldrbtmi	r1, [sl], #-0
    1428:	andls	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    142c:	ldrcc	pc, [ip, #-2271]!	; 0xfffff721
    1430:	andls	pc, r4, r2, asr #17
    1434:	movwls	r5, #39139	; 0x98e3
    1438:			; <UNDEFINED> instruction: 0xf8df601e
    143c:	tstcs	r0, #52, 10	; 0xd000000
    1440:	ldrge	pc, [r0, #-2271]!	; 0xfffff721
    1444:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1448:			; <UNDEFINED> instruction: 0xf8df447e
    144c:			; <UNDEFINED> instruction: 0xf106c52c
    1450:			; <UNDEFINED> instruction: 0xf8db0228
    1454:	ldrbtmi	r6, [sl], #0
    1458:	ldrmi	r9, [r0], -r5, lsl #4
    145c:	vqshl.s8	q10, q14, q8
    1460:	ldrbmi	r1, [r1], -r5, lsl #4
    1464:	strgt	lr, [r1], -sp, asr #19
    1468:	andhi	pc, r0, sp, asr #17
    146c:	ldcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
    1470:	strcc	pc, [r8, #-2271]	; 0xfffff721
    1474:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1478:			; <UNDEFINED> instruction: 0xf000454b
    147c:	blls	261a28 <opts@@Base+0x24a5c8>
    1480:	bls	392dcc <opts@@Base+0x37b96c>
    1484:	ldrbtvs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1488:	ldrbtmi	r6, [lr], #-2075	; 0xfffff7e5
    148c:	stmdals	r5, {r1, r9, ip, pc}
    1490:	andne	pc, fp, #64, 4
    1494:	tstcs	r0, #201326592	; 0xc000000
    1498:	andhi	pc, r0, sp, asr #17
    149c:			; <UNDEFINED> instruction: 0xf7ff9601
    14a0:	andcs	lr, r0, #88, 26	; 0x1600
    14a4:	stmdals	sp, {r3, r8, fp, ip, pc}
    14a8:	stc	7, cr15, [sl, #1020]!	; 0x3fc
    14ac:	ldmdavc	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
    14b0:	strmi	r4, [sl], r1, lsl #13
    14b4:			; <UNDEFINED> instruction: 0xf0402b00
    14b8:	stmdbcs	r0, {r3, r5, r7, r8, pc}
    14bc:			; <UNDEFINED> instruction: 0x81a5f2c0
    14c0:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    14c4:			; <UNDEFINED> instruction: 0xf04f4299
    14c8:	svclt	0x000832ff
    14cc:			; <UNDEFINED> instruction: 0xd1054290
    14d0:	ldcl	7, cr15, [r8, #1020]!	; 0x3fc
    14d4:	blcs	89b4e8 <opts@@Base+0x884088>
    14d8:	orrshi	pc, r7, r0
    14dc:	strteq	pc, [r4], #2271	; 0x8df
    14e0:			; <UNDEFINED> instruction: 0xf8df2310
    14e4:	vst3.32	{d24-d26}, [pc :128], r4
    14e8:			; <UNDEFINED> instruction: 0xf8df7289
    14ec:	stmdapl	r0!, {r5, r7, sl, ip}
    14f0:	ldrbtmi	r4, [r9], #-1272	; 0xfffffb08
    14f4:	bls	bbc30 <opts@@Base+0xa47d0>
    14f8:	strbmi	r9, [r1], -r1, lsl #2
    14fc:	andls	r4, fp, r6, lsl #12
    1500:	streq	pc, [ip], #2271	; 0x8df
    1504:	andls	r4, r5, r8, ror r4
    1508:	andls	r2, r0, r0
    150c:	stmib	r6, {r0, r2, fp, ip, pc}^
    1510:	eorcc	r9, r8, r0, lsl #20
    1514:	ldc	7, cr15, [ip, #-1020]	; 0xfffffc04
    1518:			; <UNDEFINED> instruction: 0xf8acf001
    151c:	ldrdcc	lr, [r7, -sp]
    1520:			; <UNDEFINED> instruction: 0xf7ff6818
    1524:			; <UNDEFINED> instruction: 0x4603ed5a
    1528:			; <UNDEFINED> instruction: 0xf0402800
    152c:	bls	3a1930 <opts@@Base+0x38a4d0>
    1530:			; <UNDEFINED> instruction: 0xf10007d2
    1534:	stmdavs	r9!, {r0, r3, r5, r8, pc}
    1538:			; <UNDEFINED> instruction: 0xf0402900
    153c:	blls	1e18dc <opts@@Base+0x1ca47c>
    1540:			; <UNDEFINED> instruction: 0xf7ff6818
    1544:			; <UNDEFINED> instruction: 0xf8dfee0a
    1548:	stmiapl	r6!, {r2, r3, r6, sl, ip, sp}^
    154c:	stmdacs	r0, {r4, r5, sp, lr}
    1550:	msrhi	SPSR_fsx, r0
    1554:	strbeq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1558:			; <UNDEFINED> instruction: 0xf0024478
    155c:			; <UNDEFINED> instruction: 0x3001fab1
    1560:			; <UNDEFINED> instruction: 0x81aff000
    1564:	ldmdavs	r0!, {r1, r3, r8, r9, fp, ip, pc}
    1568:	movwcs	lr, #2515	; 0x9d3
    156c:	mcr	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1570:	strtcs	pc, [r8], #-2271	; 0xfffff721
    1574:	eorvs	r5, r0, r4, lsr #17
    1578:			; <UNDEFINED> instruction: 0xf0002800
    157c:			; <UNDEFINED> instruction: 0xf8df8193
    1580:	blls	25e608 <opts@@Base+0x2471a8>
    1584:			; <UNDEFINED> instruction: 0xf8db447f
    1588:	ldmdavs	fp, {ip}
    158c:			; <UNDEFINED> instruction: 0xf7ff687a
    1590:	eorsvs	lr, r8, r0, lsr #27
    1594:			; <UNDEFINED> instruction: 0xf0002800
    1598:	stmdavs	r9!, {r3, r4, r5, r6, r8, pc}^
    159c:	stmiavs	fp!, {r0, r5, r7, r8, fp, ip, sp, pc}
    15a0:	vldrle	d2, [r1, #-4]
    15a4:	tstcs	r0, #1020	; 0x3fc
    15a8:	vtst.8	q10, q8, <illegal reg q15.5>
    15ac:	ldrbtmi	r3, [pc], #-517	; 15b4 <__snprintf_chk@plt+0x3f0>
    15b0:	strne	lr, [r0, -sp, asr #19]
    15b4:	ldrbtmi	r4, [r8], #-2557	; 0xfffff603
    15b8:	ldrbtmi	r3, [r9], #-56	; 0xffffffc8
    15bc:	stcl	7, cr15, [r8], {255}	; 0xff
    15c0:	ldmvs	r8, {r0, r1, r5, fp, sp, lr}
    15c4:			; <UNDEFINED> instruction: 0xff8af000
    15c8:	blls	2d3db4 <opts@@Base+0x2bc954>
    15cc:	ldmib	r3, {r0, r3, r4, r5, r6, sl, lr}^
    15d0:	stmdavs	r8, {r8, r9, sp}
    15d4:	ldcl	7, cr15, [sl], #1020	; 0x3fc
    15d8:			; <UNDEFINED> instruction: 0xf0402800
    15dc:	stmdavs	r9!, {r0, r3, r6, r8, pc}^
    15e0:	stmiavs	fp!, {r0, r5, r7, r8, fp, ip, sp, pc}
    15e4:	vldrle	d2, [r1, #-4]
    15e8:	tstcs	r0, #15488	; 0x3c80
    15ec:	vtst.8	q10, q8, q9
    15f0:	ldrbtmi	r3, [sp], #-529	; 0xfffffdef
    15f4:	strne	lr, [r0, #-2509]	; 0xfffff633
    15f8:	ldrbtmi	r4, [r8], #-2544	; 0xfffff610
    15fc:	ldrbtmi	r3, [r9], #-56	; 0xffffffc8
    1600:	stc	7, cr15, [r6], #1020	; 0x3fc
    1604:	ldmvs	r8, {r0, r1, r5, fp, sp, lr}
    1608:			; <UNDEFINED> instruction: 0xff68f000
    160c:	ldrbtmi	r4, [sp], #-3564	; 0xfffff214
    1610:			; <UNDEFINED> instruction: 0xf7ff6828
    1614:	stmdavs	r0!, {r1, r2, r4, r8, sl, fp, sp, lr, pc}
    1618:	eorvs	r2, fp, r0, lsl #6
    161c:	ldc	7, cr15, [r0, #1020]	; 0x3fc
    1620:	stmdacs	r0, {r2, r9, sl, lr}
    1624:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
    1628:			; <UNDEFINED> instruction: 0x46216830
    162c:	ldc	7, cr15, [r6], {255}	; 0xff
    1630:			; <UNDEFINED> instruction: 0xf0003001
    1634:	stclmi	0, cr8, [r3], #788	; 0x314
    1638:	ldrbtmi	r2, [ip], #-1280	; 0xfffffb00
    163c:			; <UNDEFINED> instruction: 0xf7ff6860
    1640:	bmi	ff87c9b0 <opts@@Base+0xff865550>
    1644:	smlattcs	r1, r1, r8, r4
    1648:	strls	r4, [r0, #-1146]	; 0xfffffb86
    164c:	ldrbtmi	r9, [r8], #-513	; 0xfffffdff
    1650:	movwcs	r6, #16545	; 0x40a1
    1654:	vmul.i8	q10, q8, q7
    1658:	eorscc	r3, r8, sl, lsr #4
    165c:			; <UNDEFINED> instruction: 0xf7ff4479
    1660:	blls	1bc848 <opts@@Base+0x1a53e8>
    1664:	strtmi	r9, [r8], -pc, lsl #20
    1668:	addsmi	r6, sl, #1769472	; 0x1b0000
    166c:	sbcshi	pc, lr, r0, asr #32
    1670:	pop	{r0, r4, ip, sp, pc}
    1674:	blge	3a563c <opts@@Base+0x38e1dc>
    1678:	movwls	r2, #33280	; 0x8200
    167c:			; <UNDEFINED> instruction: 0xf7ff4619
    1680:	blls	3bca98 <opts@@Base+0x3a5638>
    1684:	pkhbtmi	r7, r2, fp, lsl #16
    1688:			; <UNDEFINED> instruction: 0xf0402b00
    168c:	stmdacs	r0, {r1, r4, r5, r7, pc}
    1690:	adchi	pc, pc, r0
    1694:	svccc	0x00fff1b0
    1698:	adchi	pc, r5, r0
    169c:	ldrdcs	pc, [r0], -r9
    16a0:			; <UNDEFINED> instruction: 0xf8584baf
    16a4:			; <UNDEFINED> instruction: 0xf8540022
    16a8:	mrrcne	0, 0, fp, r3, cr3
    16ac:			; <UNDEFINED> instruction: 0xf8c99a05
    16b0:	addsmi	r3, sl, #0
    16b4:	andge	pc, r0, fp, asr #17
    16b8:	subsle	r9, r8, sp
    16bc:	ldrbtmi	r4, [r9], #-2501	; 0xfffff63b
    16c0:			; <UNDEFINED> instruction: 0xf7ff3104
    16c4:	blmi	fea7cc0c <opts@@Base+0xfea657ac>
    16c8:	movwls	r5, #39139	; 0x98e3
    16cc:	andsvs	r2, r8, r0, lsl #16
    16d0:	adchi	pc, r0, r0, asr #5
    16d4:	ldrdcc	pc, [r0], -r9
    16d8:			; <UNDEFINED> instruction: 0xf858990d
    16dc:	movwcc	r2, #4131	; 0x1023
    16e0:			; <UNDEFINED> instruction: 0xf8c9910e
    16e4:	andls	r3, sp, #0
    16e8:	addsmi	r9, sl, #20480	; 0x5000
    16ec:	blmi	fe775b1c <opts@@Base+0xfe75e6bc>
    16f0:	andls	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    16f4:	andscs	lr, r7, r1, lsr #13
    16f8:	stcl	7, cr15, [ip, #-1020]	; 0xfffffc04
    16fc:	andcs	lr, r0, fp, lsl #12
    1700:	blx	14bd708 <opts@@Base+0x14a62a8>
    1704:			; <UNDEFINED> instruction: 0xf0002001
    1708:	ldmibmi	r3!, {r0, r1, r2, r3, r6, r9, fp, ip, sp, lr, pc}
    170c:	ldmmi	r3!, {r9, sp}
    1710:	ldrbtmi	r2, [r9], #-772	; 0xfffffcfc
    1714:	ldmibmi	r2!, {r0, r8, ip, pc}
    1718:	andls	r4, r0, #120, 8	; 0x78000000
    171c:	ldrbtmi	r3, [r9], #-56	; 0xffffffc8
    1720:	rsccs	pc, r6, #64, 4
    1724:	ldc	7, cr15, [r4], {255}	; 0xff
    1728:	str	r2, [r8, -r1, lsl #2]
    172c:	strbmi	r9, [r1], -r7, lsl #22
    1730:	svcmi	0x00ac9805
    1734:	eorscc	r6, r8, sl, lsl r8
    1738:	movwcs	r4, #1151	; 0x47f
    173c:	movwls	r9, #1793	; 0x701
    1740:	orrvc	pc, r0, #1325400064	; 0x4f000000
    1744:	vhsub.s8	d25, d0, d2
    1748:			; <UNDEFINED> instruction: 0xf7ff22db
    174c:	ldrbt	lr, [r2], r2, lsl #24
    1750:	addsgt	pc, r4, #14614528	; 0xdf0000
    1754:			; <UNDEFINED> instruction: 0xf8cd4651
    1758:	tstcs	r0, #0
    175c:	stmdals	r5, {r2, r3, r4, r5, r6, r7, sl, lr}
    1760:	andne	pc, r7, #64, 4
    1764:	andgt	pc, r4, sp, asr #17
    1768:	bl	ffcbf76c <opts@@Base+0xffca830c>
    176c:	ldmdbmi	sp!, {r0, r3, r4, r7, r9, sl, sp, lr, pc}^
    1770:	bmi	fe789778 <opts@@Base+0xfe772318>
    1774:			; <UNDEFINED> instruction: 0xf8544b7d
    1778:	ldrbtmi	r9, [sl], #-1
    177c:	andls	pc, r4, r2, asr #17
    1780:	movwls	r5, #39139	; 0x98e3
    1784:			; <UNDEFINED> instruction: 0xe6586018
    1788:	strbmi	r9, [r1], -r7, lsl #20
    178c:			; <UNDEFINED> instruction: 0xf8df9805
    1790:	ldmdavs	r2, {r5, r6, r9, lr, pc}
    1794:	ldrbtmi	r3, [ip], #56	; 0x38
    1798:			; <UNDEFINED> instruction: 0xf8cd9300
    179c:	orrcs	ip, r0, #4
    17a0:	vhsub.s8	d25, d0, d2
    17a4:			; <UNDEFINED> instruction: 0xf7ff22dd
    17a8:	stmiavs	fp!, {r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}^
    17ac:	subsle	r2, fp, r0, lsl #22
    17b0:	eorscs	r4, r9, #144, 16	; 0x900000
    17b4:	tstcs	r1, fp, lsr r8
    17b8:			; <UNDEFINED> instruction: 0xf7ff4478
    17bc:	ssat	lr, #27, r4, lsl #24
    17c0:	vqdmulh.s<illegal width 8>	d25, d0, d7
    17c4:	stmibmi	ip, {r1, r5, r9, ip, sp}
    17c8:	ldmdavs	sp, {r2, r3, r7, fp, lr}
    17cc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    17d0:	orrvc	pc, r0, #1325400064	; 0x4f000000
    17d4:	eorscc	r9, r8, r0, lsl #8
    17d8:	strne	lr, [r1, #-2509]	; 0xfffff633
    17dc:	ldrbtmi	r4, [r9], #-2440	; 0xfffff678
    17e0:	bl	fedbf7e4 <opts@@Base+0xfeda8384>
    17e4:			; <UNDEFINED> instruction: 0xf7ffe727
    17e8:	stmdavs	r3, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}
    17ec:			; <UNDEFINED> instruction: 0xf47f2b22
    17f0:			; <UNDEFINED> instruction: 0xf7ffaf55
    17f4:	stcls	12, cr14, [sp], {104}	; 0x68
    17f8:			; <UNDEFINED> instruction: 0xf7ff6800
    17fc:	strtmi	lr, [r1], -lr, lsr #24
    1800:	stmmi	r0, {r1, r9, sl, lr}
    1804:			; <UNDEFINED> instruction: 0xf0004478
    1808:	ldmdami	pc!, {r0, r1, r2, r3, r4, r7, r8, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    180c:	ldrbtmi	r9, [r8], #-2317	; 0xfffff6f3
    1810:			; <UNDEFINED> instruction: 0xf99af000
    1814:	mrrc	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    1818:	stmdavs	r0, {r0, r2, r3, sl, fp, ip, pc}
    181c:	ldc	7, cr15, [ip], {255}	; 0xff
    1820:	strmi	r4, [r2], -r1, lsr #12
    1824:	ldrbtmi	r4, [r8], #-2169	; 0xfffff787
    1828:			; <UNDEFINED> instruction: 0xf98ef000
    182c:	bl	ff0bf830 <opts@@Base+0xff0a83d0>
    1830:	mcrr	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    1834:	ldmdavs	ip, {r0, r1, r2, r8, r9, fp, ip, pc}
    1838:			; <UNDEFINED> instruction: 0xf7ff6800
    183c:	strtmi	lr, [r1], -lr, lsl #24
    1840:	ldmdami	r3!, {r1, r9, sl, lr}^
    1844:			; <UNDEFINED> instruction: 0xf0004478
    1848:			; <UNDEFINED> instruction: 0xf7fff97f
    184c:	blls	2bc944 <opts@@Base+0x2a54e4>
    1850:	strmi	lr, [r0, #-2515]	; 0xfffff62d
    1854:			; <UNDEFINED> instruction: 0xf7ff6800
    1858:	strtmi	lr, [r2], -r0, lsl #24
    185c:	andls	r4, r0, fp, lsr #12
    1860:	ldrbtmi	r4, [r8], #-2156	; 0xfffff794
    1864:			; <UNDEFINED> instruction: 0xf970f000
    1868:	ldrbtmi	r4, [r8], #-2155	; 0xfffff795
    186c:			; <UNDEFINED> instruction: 0xf96cf000
    1870:	stc	7, cr15, [r8], #-1020	; 0xfffffc04
    1874:	ldrdmi	pc, [r0], -fp
    1878:			; <UNDEFINED> instruction: 0xf7ff6800
    187c:	strtmi	lr, [r1], -lr, ror #23
    1880:	stmdami	r6!, {r1, r9, sl, lr}^
    1884:			; <UNDEFINED> instruction: 0xf0004478
    1888:			; <UNDEFINED> instruction: 0xf7fff95f
    188c:			; <UNDEFINED> instruction: 0xf8dbec1c
    1890:	stmdavs	r0, {lr}
    1894:	bl	ff83f898 <opts@@Base+0xff828438>
    1898:	strmi	r4, [r2], -r1, lsr #12
    189c:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
    18a0:			; <UNDEFINED> instruction: 0xf952f000
    18a4:	stc	7, cr15, [lr], {255}	; 0xff
    18a8:	ldmib	r3, {r1, r3, r8, r9, fp, ip, pc}^
    18ac:	stmdavs	r0, {r8, sl, lr}
    18b0:	bl	ff4bf8b4 <opts@@Base+0xff4a8454>
    18b4:	strtmi	r4, [fp], -r2, lsr #12
    18b8:	ldmdami	sl, {ip, pc}^
    18bc:			; <UNDEFINED> instruction: 0xf0004478
    18c0:			; <UNDEFINED> instruction: 0xf7fff943
    18c4:	mrrcmi	12, 0, lr, r8, cr0
    18c8:	stmdavs	r0, {r2, r3, r4, r5, r6, sl, lr}
    18cc:	bl	ff13f8d0 <opts@@Base+0xff128470>
    18d0:	tstcs	r0, r6, asr sl
    18d4:	ldrbtmi	r2, [sl], #-896	; 0xfffffc80
    18d8:	andne	lr, r0, #3358720	; 0x334000
    18dc:	vmul.i8	q10, q0, q2
    18e0:	ldrbtmi	r2, [r9], #-754	; 0xfffffd0e
    18e4:	strtmi	r9, [r0], -r2
    18e8:			; <UNDEFINED> instruction: 0xf7ff3038
    18ec:	blmi	147c5bc <opts@@Base+0x146515c>
    18f0:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    18f4:			; <UNDEFINED> instruction: 0xf000b90b
    18f8:	andcs	pc, r1, pc, lsl #19
    18fc:	bl	fefbf900 <opts@@Base+0xfefa84a0>
    1900:	ldrdeq	r5, [r1], -r2
    1904:	andeq	r0, r0, r4, lsl #2
    1908:	andeq	r0, r0, r8, lsl #2
    190c:	andeq	r0, r0, r8, lsr r1
    1910:	andeq	r0, r0, ip, ror #1
    1914:	andeq	r0, r0, ip, lsl r1
    1918:	andeq	r5, r1, r2, ror #27
    191c:	andeq	r0, r0, r4, lsl r1
    1920:	andeq	r5, r1, lr, asr #27
    1924:	andeq	r3, r0, lr, ror lr
    1928:	andeq	r3, r0, r4, lsl #29
    192c:	andeq	r3, r0, r4, asr lr
    1930:	andeq	r3, r0, r6, ror r2
    1934:	strdeq	r0, [r0], -r8
    1938:	andeq	r0, r0, ip, lsl #2
    193c:	andeq	r0, r0, r4, lsr #2
    1940:	muleq	r0, lr, sp
    1944:	andeq	r3, r0, r6, asr #8
    1948:	andeq	r3, r0, r8, lsl #3
    194c:	andeq	r3, r0, r6, lsr sp
    1950:	andeq	r0, r0, r8, lsl r1
    1954:	andeq	r3, r0, r6, lsr sp
    1958:	andeq	r3, r0, r4, lsl #2
    195c:	andeq	r3, r0, r8, lsr #7
    1960:	andeq	r0, r0, r8, ror #1
    1964:	andeq	r0, r0, r0, lsl #2
    1968:	andeq	r5, r1, r2, lsl #24
    196c:	andeq	r0, r0, r4, lsr r1
    1970:	muleq	r0, r0, r0
    1974:	andeq	r3, r0, sl, lsr r3
    1978:	strdeq	r3, [r0], -ip
    197c:			; <UNDEFINED> instruction: 0x00015bb4
    1980:	andeq	r3, r0, r6, lsl #26
    1984:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1988:	andeq	r3, r0, r0, lsr #5
    198c:	andeq	r3, r0, lr, ror #25
    1990:	ldrdeq	r2, [r0], -r4
    1994:	andeq	r0, r0, r0, lsr r1
    1998:	andeq	r0, r0, r9, lsl #15
    199c:	andeq	r0, r0, ip, lsr #2
    19a0:	andeq	r5, r1, r4, lsr #21
    19a4:	muleq	r0, r6, sp
    19a8:	andeq	r2, r0, r2, lsr #30
    19ac:	ldrdeq	r3, [r0], -r6
    19b0:	andeq	r5, r1, ip, asr sl
    19b4:			; <UNDEFINED> instruction: 0x00003db6
    19b8:	ldrdeq	r2, [r0], -lr
    19bc:	muleq	r0, r2, r1
    19c0:	andeq	r5, r1, sl, lsl sl
    19c4:	andeq	r5, r1, lr, ror #19
    19c8:	ldrdeq	r3, [r0], -r8
    19cc:	andeq	r2, r0, sl, lsl #29
    19d0:	andeq	r3, r0, r4, lsr r1
    19d4:	andeq	r5, r1, sl, ror #18
    19d8:	andeq	r3, r0, lr, ror #22
    19dc:	andeq	r2, r0, r0, asr #27
    19e0:	andeq	r3, r0, r2, ror r0
    19e4:			; <UNDEFINED> instruction: 0x00003abc
    19e8:	andeq	r3, r0, r4, lsl sl
    19ec:	andeq	r5, r1, lr, lsr #17
    19f0:	andeq	r3, r0, sl, lsl #21
    19f4:	andeq	r3, r0, ip, lsl #21
    19f8:	andeq	r3, r0, r4, lsr ip
    19fc:	andeq	r2, r0, sl, lsl #26
    1a00:			; <UNDEFINED> instruction: 0x00002fb2
    1a04:	andeq	r3, r0, r0, lsl r9
    1a08:			; <UNDEFINED> instruction: 0x000039ba
    1a0c:	andeq	r3, r0, lr, lsl #18
    1a10:	andeq	r3, r0, r8, asr sl
    1a14:	andeq	r3, r0, lr, ror fp
    1a18:	andeq	r3, r0, r6, asr #19
    1a1c:	strdeq	r3, [r0], -ip
    1a20:	andeq	r3, r0, r2, lsl #21
    1a24:	andeq	r3, r0, r4, asr #20
    1a28:	andeq	r2, r0, r0, lsl ip
    1a2c:	ldrdeq	r3, [r0], -lr
    1a30:	andeq	r2, r0, lr, lsr #29
    1a34:	andeq	r5, r1, r8, lsr r7
    1a38:	bleq	3db7c <opts@@Base+0x2671c>
    1a3c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1a40:	strbtmi	fp, [sl], -r2, lsl #24
    1a44:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1a48:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1a4c:	ldrmi	sl, [sl], #776	; 0x308
    1a50:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1a54:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1a58:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1a5c:			; <UNDEFINED> instruction: 0xf85a4b06
    1a60:	stmdami	r6, {r0, r1, ip, sp}
    1a64:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1a68:	b	ffc3fa6c <opts@@Base+0xffc2860c>
    1a6c:	bl	fe93fa70 <opts@@Base+0xfe928610>
    1a70:	andeq	r5, r1, r8, asr #8
    1a74:	andeq	r0, r0, r4, ror #1
    1a78:	andeq	r0, r0, r8, lsr #2
    1a7c:	andeq	r0, r0, r0, asr #2
    1a80:	ldr	r3, [pc, #20]	; 1a9c <__snprintf_chk@plt+0x8d8>
    1a84:	ldr	r2, [pc, #20]	; 1aa0 <__snprintf_chk@plt+0x8dc>
    1a88:	add	r3, pc, r3
    1a8c:	ldr	r2, [r3, r2]
    1a90:	cmp	r2, #0
    1a94:	bxeq	lr
    1a98:	b	1070 <__gmon_start__@plt>
    1a9c:	andeq	r5, r1, r8, lsr #8
    1aa0:	andeq	r0, r0, r0, lsr #2
    1aa4:	blmi	1d3ac4 <opts@@Base+0x1bc664>
    1aa8:	bmi	1d2c90 <opts@@Base+0x1bb830>
    1aac:	addmi	r4, r3, #2063597568	; 0x7b000000
    1ab0:	andle	r4, r3, sl, ror r4
    1ab4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1ab8:	ldrmi	fp, [r8, -r3, lsl #2]
    1abc:	svclt	0x00004770
    1ac0:	andeq	r5, r1, ip, ror r5
    1ac4:	andeq	r5, r1, r8, ror r5
    1ac8:	andeq	r5, r1, r4, lsl #8
    1acc:	strdeq	r0, [r0], -ip
    1ad0:	blmi	253af8 <opts@@Base+0x23c698>
    1ad4:	bmi	252cbc <opts@@Base+0x23b85c>
    1ad8:	bne	652ccc <opts@@Base+0x63b86c>
    1adc:	addne	r4, r9, sl, ror r4
    1ae0:	bicsvc	lr, r1, r1, lsl #22
    1ae4:	andle	r1, r3, r9, asr #32
    1ae8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1aec:	ldrmi	fp, [r8, -r3, lsl #2]
    1af0:	svclt	0x00004770
    1af4:	andeq	r5, r1, r0, asr r5
    1af8:	andeq	r5, r1, ip, asr #10
    1afc:	ldrdeq	r5, [r1], -r8
    1b00:	andeq	r0, r0, r4, asr #2
    1b04:	blmi	2aef2c <opts@@Base+0x297acc>
    1b08:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1b0c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1b10:	blmi	2700c4 <opts@@Base+0x258c64>
    1b14:	ldrdlt	r5, [r3, -r3]!
    1b18:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1b1c:			; <UNDEFINED> instruction: 0xf7ff6818
    1b20:			; <UNDEFINED> instruction: 0xf7ffea24
    1b24:	blmi	1c1a28 <opts@@Base+0x1aa5c8>
    1b28:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1b2c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1b30:	andeq	r5, r1, sl, lsl r5
    1b34:	andeq	r5, r1, r8, lsr #7
    1b38:	strdeq	r0, [r0], -r4
    1b3c:	andeq	r5, r1, r6, ror #9
    1b40:	strdeq	r5, [r1], -sl
    1b44:	svclt	0x0000e7c4
    1b48:	andcs	fp, r7, #251658240	; 0xf000000
    1b4c:	tstcs	r1, r1, lsl fp
    1b50:	ldrbtmi	r4, [fp], #-2065	; 0xfffff7ef
    1b54:	strlt	r4, [r0, #3345]	; 0xd11
    1b58:	ldmdapl	pc, {r1, r7, ip, sp, pc}	; <UNPREDICTABLE>
    1b5c:	ldmdami	r0, {r2, sl, fp, sp, pc}
    1b60:	blvs	13fcb8 <opts@@Base+0x128858>
    1b64:	ldrbtmi	r6, [r8], #-2111	; 0xfffff7c1
    1b68:	ldmdbpl	sp, {r0, r8, r9, sl, ip, pc}^
    1b6c:			; <UNDEFINED> instruction: 0xf7ff682b
    1b70:			; <UNDEFINED> instruction: 0x4632ea3a
    1b74:	tstcs	r1, r3, lsr #12
    1b78:	strls	r6, [r0], #-2088	; 0xfffff7d8
    1b7c:	b	1cbfb80 <opts@@Base+0x1ca8720>
    1b80:	andcs	r4, ip, #8, 16	; 0x80000
    1b84:	tstcs	r1, fp, lsr #16
    1b88:			; <UNDEFINED> instruction: 0xf7ff4478
    1b8c:	andcs	lr, r1, ip, lsr #20
    1b90:	b	1d3fb94 <opts@@Base+0x1d28734>
    1b94:	andeq	r5, r1, r2, ror #6
    1b98:	andeq	r0, r0, r4, lsl #2
    1b9c:	andeq	r0, r0, r4, lsl r1
    1ba0:			; <UNDEFINED> instruction: 0x000029b2
    1ba4:	muleq	r0, r8, r9
    1ba8:			; <UNDEFINED> instruction: 0x46064c13
    1bac:	addcs	r4, r2, #19456	; 0x4c00
    1bb0:	ldmdami	r3, {r2, r3, r4, r5, r6, sl, lr}
    1bb4:	addlt	fp, r3, r0, lsl #10
    1bb8:	smlattcs	r1, r5, r8, r5
    1bbc:	stmdavs	fp!, {r3, r4, r5, r6, sl, lr}
    1bc0:	b	43fbc4 <opts@@Base+0x428764>
    1bc4:	bmi	414808 <opts@@Base+0x3fd3a8>
    1bc8:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    1bcc:	ldrbtmi	r6, [sl], #-2088	; 0xfffff7d8
    1bd0:			; <UNDEFINED> instruction: 0xf7ff681b
    1bd4:	bmi	37c69c <opts@@Base+0x36523c>
    1bd8:	tstcs	r1, sp, lsl #22
    1bdc:	stmiapl	r5!, {r3, r5, fp, sp, lr}
    1be0:	bmi	317f78 <opts@@Base+0x300b18>
    1be4:	stmdavs	r4!, {r0, r1, r3, r5, fp, sp, lr}
    1be8:	strls	r4, [r0], #-1146	; 0xfffffb86
    1bec:	b	fe8bfbf0 <opts@@Base+0xfe8a8790>
    1bf0:			; <UNDEFINED> instruction: 0xf7ff4630
    1bf4:	svclt	0x0000ea44
    1bf8:	andeq	r5, r1, r4, lsl #6
    1bfc:	andeq	r0, r0, r4, lsl r1
    1c00:	andeq	r2, r0, r4, ror r9
    1c04:	andeq	r5, r1, sl, lsr r4
    1c08:	andeq	r2, r0, r6, ror #19
    1c0c:	andeq	r0, r0, ip, lsr r1
    1c10:	andeq	r0, r0, r0, ror #1
    1c14:	andeq	r2, r0, r0, lsr #23
    1c18:	ldrblt	r4, [r0, #2853]!	; 0xb25
    1c1c:	cfstrsmi	mvf4, [r5], #-492	; 0xfffffe14
    1c20:	ldmdavs	r8, {r0, r2, r7, ip, sp, pc}
    1c24:	tstlt	r8, ip, ror r4
    1c28:	b	2bfc2c <opts@@Base+0x2a87cc>
    1c2c:	stmiapl	r3!, {r1, r5, r8, r9, fp, lr}^
    1c30:	tstlt	r0, r8, lsl r8
    1c34:	b	fe13fc38 <opts@@Base+0xfe1287d8>
    1c38:	blmi	8308a0 <opts@@Base+0x819440>
    1c3c:	stmiapl	r3!, {r8, sp}^
    1c40:			; <UNDEFINED> instruction: 0xf7ff6818
    1c44:	andcc	lr, r1, ip, lsl #19
    1c48:	blmi	775c6c <opts@@Base+0x75e80c>
    1c4c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1c50:	pop	{r0, r2, ip, sp, pc}
    1c54:			; <UNDEFINED> instruction: 0xf7ff40f0
    1c58:	ldmdami	sl, {r0, r1, r3, r6, r7, r8, fp, ip, sp, pc}
    1c5c:	ldmdbmi	sl, {r8, sl, sp}
    1c60:	orrvc	pc, r0, #1325400064	; 0x4f000000
    1c64:	adcscs	pc, fp, #64, 4
    1c68:	ldrbtmi	r5, [r9], #-2080	; 0xfffff7e0
    1c6c:	smlabtpl	r0, sp, r9, lr
    1c70:	stmdavs	r4, {r1, r2, r4, r8, fp, lr}
    1c74:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
    1c78:	ldrbtmi	r9, [r8], #-1026	; 0xfffffbfe
    1c7c:	stmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c80:	ldmdbmi	r4, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1c84:	bmi	509c8c <opts@@Base+0x4f282c>
    1c88:	orrvc	pc, r0, #1325400064	; 0x4f000000
    1c8c:	ldrbtmi	r5, [sl], #-2145	; 0xfffff79f
    1c90:	andls	r9, r1, #0
    1c94:	adcscs	pc, r6, #64, 4
    1c98:			; <UNDEFINED> instruction: 0x6700e9d1
    1c9c:	ldmdbmi	r0, {r0, r1, r2, r3, fp, lr}
    1ca0:	strvs	lr, [r2, -sp, asr #19]
    1ca4:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    1ca8:	ldmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1cac:	svclt	0x0000e7c5
    1cb0:	andeq	r5, r1, ip, lsl #8
    1cb4:	muleq	r1, r0, r2
    1cb8:	andeq	r0, r0, ip, lsr #2
    1cbc:	andeq	r0, r0, r0, lsr r1
    1cc0:	ldrdeq	r5, [r1], -ip
    1cc4:	andeq	r0, r0, r4, lsr #2
    1cc8:	andeq	r2, r0, sl, asr fp
    1ccc:	andeq	r2, r0, sl, lsl fp
    1cd0:	andeq	r2, r0, lr, asr r8
    1cd4:	andeq	r0, r0, r8, lsl r1
    1cd8:	andeq	r2, r0, r2, lsl fp
    1cdc:	andeq	r2, r0, r4, lsr r8
    1ce0:	andeq	r2, r0, sl, ror #21
    1ce4:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    1ce8:	stmdblt	r3, {r0, r1, r3, r4, r7, fp, sp, lr}
    1cec:			; <UNDEFINED> instruction: 0x4770e794
    1cf0:	andeq	r5, r1, r2, asr #6
    1cf4:	mvnsmi	lr, #737280	; 0xb4000
    1cf8:			; <UNDEFINED> instruction: 0xf8df1a0a
    1cfc:			; <UNDEFINED> instruction: 0x460c7690
    1d00:	pkhtbcc	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    1d04:	cfstr32vc	mvfx15, [r5, #-692]	; 0xfffffd4c
    1d08:			; <UNDEFINED> instruction: 0xf8df447f
    1d0c:	andcs	r1, r1, r8, lsl #13
    1d10:	ldrbtmi	r5, [r9], #-2301	; 0xfffff703
    1d14:	orrls	r6, r3, #2818048	; 0x2b0000
    1d18:	b	1bfd1c <opts@@Base+0x1a88bc>
    1d1c:	ldclne	8, cr6, [r3], #-152	; 0xffffff68
    1d20:	mvnhi	pc, r0
    1d24:			; <UNDEFINED> instruction: 0x3670f8df
    1d28:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    1d2c:	ldrdcc	pc, [r0], r2
    1d30:	addsmi	fp, lr, #-1073741794	; 0xc000001e
    1d34:	rscshi	pc, r6, r0, asr #4
    1d38:	moveq	pc, #-2147483648	; 0x80000000
    1d3c:	addmi	lr, lr, #4
    1d40:	moveq	pc, #-1073741824	; 0xc0000000
    1d44:	rschi	pc, lr, r0, asr #4
    1d48:	ldrdne	pc, [r0], r3
    1d4c:	stmdbcs	r0, {r1, r3, r4, r9, sl, lr}
    1d50:	svcge	0x0003d1f5
    1d54:			; <UNDEFINED> instruction: 0x1644f8df
    1d58:	andvc	pc, r0, #1325400064	; 0x4f000000
    1d5c:			; <UNDEFINED> instruction: 0x46384479
    1d60:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d64:			; <UNDEFINED> instruction: 0x1638f8df
    1d68:			; <UNDEFINED> instruction: 0x463b4632
    1d6c:	ldrbtmi	r2, [r9], #-1
    1d70:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d74:			; <UNDEFINED> instruction: 0xf8df6863
    1d78:	andcs	r1, r1, ip, lsr #12
    1d7c:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
    1d80:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d84:	blcs	20618 <opts@@Base+0x91b8>
    1d88:	rschi	pc, r2, r0, asr #32
    1d8c:			; <UNDEFINED> instruction: 0x2618f8df
    1d90:			; <UNDEFINED> instruction: 0xf8df447a
    1d94:	andcs	r1, r1, r8, lsl r6
    1d98:			; <UNDEFINED> instruction: 0xf7ff4479
    1d9c:			; <UNDEFINED> instruction: 0xf8dfe9c6
    1da0:	bvc	18875e8 <opts@@Base+0x1870188>
    1da4:	ldrbtmi	r2, [r9], #-1
    1da8:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1dac:			; <UNDEFINED> instruction: 0xf8df8963
    1db0:	andcs	r1, r1, r4, lsl #12
    1db4:			; <UNDEFINED> instruction: 0x461a4479
    1db8:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1dbc:			; <UNDEFINED> instruction: 0x800cf8b4
    1dc0:	mulgt	r9, r4, r8
    1dc4:			; <UNDEFINED> instruction: 0xf688fa1f
    1dc8:	svceq	0x0000f1bc
    1dcc:	stmdbhi	r1!, {r1, r3, r4, ip, lr, pc}^
    1dd0:	andeq	pc, fp, sp, lsl #2
    1dd4:	strtmi	r2, [r1], #-768	; 0xfffffd00
    1dd8:	blcs	bfea4 <opts@@Base+0xa8a44>
    1ddc:			; <UNDEFINED> instruction: 0xf412b14a
    1de0:			; <UNDEFINED> instruction: 0xf0404f7f
    1de4:	movwcc	r8, #4501	; 0x1195
    1de8:	svccs	0x0001f800
    1dec:			; <UNDEFINED> instruction: 0xd1f3459c
    1df0:	andcs	r4, r0, #103809024	; 0x6300000
    1df4:			; <UNDEFINED> instruction: 0xf8df54fa
    1df8:	ldrtmi	r1, [sl], -r0, asr #11
    1dfc:	ldrbtmi	r2, [r9], #-1
    1e00:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e04:	ldrne	pc, [r4, #2271]!	; 0x8df
    1e08:	andcs	r4, r1, r2, lsr r6
    1e0c:			; <UNDEFINED> instruction: 0xf7ff4479
    1e10:	vmlacs.f16	s28, s1, s24	; <UNPREDICTABLE>
    1e14:	mrshi	pc, (UNDEF: 2)	; <UNPREDICTABLE>
    1e18:	svceq	0x00fff016
    1e1c:			; <UNDEFINED> instruction: 0xf888fa0f
    1e20:	strmi	pc, [r0, r6, lsl #8]
    1e24:	addshi	pc, r8, r0
    1e28:	ldmibeq	lr!, {r1, r2, ip, sp, lr, pc}^
    1e2c:			; <UNDEFINED> instruction: 0xf10007f6
    1e30:			; <UNDEFINED> instruction: 0xf1b98103
    1e34:			; <UNDEFINED> instruction: 0xf0000f00
    1e38:			; <UNDEFINED> instruction: 0xf8df808f
    1e3c:	andcs	r1, r1, r4, lsl #11
    1e40:			; <UNDEFINED> instruction: 0xf7ff4479
    1e44:	svccs	0x0000e972
    1e48:	addshi	pc, r2, r0, asr #32
    1e4c:	svceq	0x0000f1b8
    1e50:	addshi	pc, lr, r0, asr #5
    1e54:			; <UNDEFINED> instruction: 0xf7ff200a
    1e58:			; <UNDEFINED> instruction: 0xf8dfe956
    1e5c:	stmibhi	r2!, {r3, r5, r6, r8, sl, ip}^
    1e60:	ldrbtmi	r2, [r9], #-1
    1e64:	stmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e68:	blcs	206fc <opts@@Base+0x929c>
    1e6c:	addshi	pc, r7, r0
    1e70:	andcs	r6, r1, r2, lsr #18
    1e74:			; <UNDEFINED> instruction: 0xf8df6963
    1e78:	stmib	sp, {r4, r6, r8, sl, ip}^
    1e7c:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    1e80:	ldmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e84:	stmibvs	r3!, {r1, r5, r7, r8, fp, sp, lr}^
    1e88:			; <UNDEFINED> instruction: 0xf8df2001
    1e8c:	stmib	sp, {r6, r8, sl, ip}^
    1e90:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    1e94:	stmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e98:	ldrne	pc, [r4, #-2271]!	; 0xfffff721
    1e9c:	andcs	r8, r1, r2, lsr #24
    1ea0:			; <UNDEFINED> instruction: 0xf7ff4479
    1ea4:			; <UNDEFINED> instruction: 0xf894e942
    1ea8:	bcs	9f38 <attrdef_ntfs3x_array@@Base+0x645c>
    1eac:	adcshi	pc, ip, r0, asr #32
    1eb0:	strcc	pc, [r0, #-2271]!	; 0xfffff721
    1eb4:			; <UNDEFINED> instruction: 0xf8df447b
    1eb8:	andcs	r1, r1, r0, lsr #10
    1ebc:			; <UNDEFINED> instruction: 0xf7ff4479
    1ec0:	stmdbvs	r2!, {r2, r4, r5, r8, fp, sp, lr, pc}
    1ec4:	tstmi	r3, #1622016	; 0x18c000
    1ec8:	rscshi	pc, r2, r0, asr #32
    1ecc:	andcs	r6, r1, r2, lsr #21
    1ed0:			; <UNDEFINED> instruction: 0xf8df6ae3
    1ed4:	stmib	sp, {r3, r8, sl, ip}^
    1ed8:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    1edc:	stmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ee0:	blvs	18dcb70 <opts@@Base+0x18c5710>
    1ee4:			; <UNDEFINED> instruction: 0xf8df2001
    1ee8:	stmib	sp, {r3, r4, r5, r6, r7, sl, ip}^
    1eec:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    1ef0:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ef4:	blvs	fe89ce88 <opts@@Base+0xfe885a28>
    1ef8:			; <UNDEFINED> instruction: 0xf8df2001
    1efc:	stmib	sp, {r3, r5, r6, r7, sl, ip}^
    1f00:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    1f04:	ldmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f08:			; <UNDEFINED> instruction: 0xf01389a3
    1f0c:			; <UNDEFINED> instruction: 0xf0400fff
    1f10:	bls	fe0e222c <opts@@Base+0xfe0cadcc>
    1f14:	addsmi	r6, sl, #2818048	; 0x2b0000
    1f18:	eorhi	pc, r7, #64	; 0x40
    1f1c:	cfstr32vc	mvfx15, [r5, #-52]	; 0xffffffcc
    1f20:	mvnshi	lr, #12386304	; 0xbd0000
    1f24:			; <UNDEFINED> instruction: 0xf10d1e93
    1f28:	tstcs	r0, fp
    1f2c:	ldrbne	pc, [pc, r0, asr #4]!	; <UNPREDICTABLE>
    1f30:	svccs	0x0002f833
    1f34:			; <UNDEFINED> instruction: 0xf412b142
    1f38:			; <UNDEFINED> instruction: 0xf0404f7f
    1f3c:	smlabtcc	r1, r3, r0, r8
    1f40:	svccs	0x0001f800
    1f44:	ldrhle	r4, [r3, #41]!	; 0x29
    1f48:	movwcs	sl, #3843	; 0xf03
    1f4c:	smlsdx	r9, fp, r4, r5
    1f50:	ldrcs	pc, [r4], #2271	; 0x8df
    1f54:			; <UNDEFINED> instruction: 0xe71c447a
    1f58:			; <UNDEFINED> instruction: 0xf1b8b987
    1f5c:			; <UNDEFINED> instruction: 0xf6bf0f00
    1f60:			; <UNDEFINED> instruction: 0xf8dfaf79
    1f64:	andcs	r1, r1, r8, lsl #9
    1f68:			; <UNDEFINED> instruction: 0xf7ff4479
    1f6c:			; <UNDEFINED> instruction: 0xe771e8de
    1f70:	ldrbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1f74:	ldrbtmi	r2, [r9], #-1
    1f78:	ldm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f7c:	ldrbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1f80:	ldrbtmi	r2, [r9], #-1
    1f84:	ldm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f88:	svceq	0x0000f1b8
    1f8c:	svcge	0x0062f6bf
    1f90:	strbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1f94:	ldrbtmi	r2, [r9], #-1
    1f98:	stmia	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f9c:	stmdbvs	r3!, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1fa0:			; <UNDEFINED> instruction: 0xf8df2001
    1fa4:			; <UNDEFINED> instruction: 0x461a1458
    1fa8:			; <UNDEFINED> instruction: 0xf7ff4479
    1fac:	bhi	fe8fc2ac <opts@@Base+0xfe8e4e4c>
    1fb0:	strbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1fb4:	ldrbtmi	r2, [r9], #-1
    1fb8:			; <UNDEFINED> instruction: 0xf7ff461a
    1fbc:	stcvc	8, cr14, [r6, #728]!	; 0x2d8
    1fc0:	strbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1fc4:	ldrbtmi	r2, [r9], #-1
    1fc8:			; <UNDEFINED> instruction: 0xf7ff4632
    1fcc:	cdpcs	8, 0, cr14, cr0, cr14, {5}
    1fd0:			; <UNDEFINED> instruction: 0xf016d073
    1fd4:	strdle	r0, [sl, -lr]!
    1fd8:	strteq	pc, [ip], #-2271	; 0xfffff721
    1fdc:			; <UNDEFINED> instruction: 0xf7ff4478
    1fe0:	stmdavs	r3!, {r2, r5, fp, sp, lr, pc}
    1fe4:	blcs	fe024a84 <opts@@Base+0xfe00d624>
    1fe8:	streq	lr, [r6, -r4, lsl #22]
    1fec:	adchi	pc, sl, r0
    1ff0:	blcs	10380f0 <opts@@Base+0x1020c90>
    1ff4:	stmdale	lr!, {r0, r1, r2, r4, r5, ip, lr, pc}
    1ff8:	eorsle	r2, r4, r0, lsr #22
    1ffc:	eorsle	r2, r2, r0, lsr fp
    2000:	eorsle	r2, r0, r0, lsl fp
    2004:	svcpl	0x0080f5b3
    2008:	addshi	pc, r9, r0, lsl #1
    200c:	ldrbtmi	r4, [sl], #-2815	; 0xfffff501
    2010:	strdcs	r4, [r1], -pc	; <UNPREDICTABLE>
    2014:			; <UNDEFINED> instruction: 0xf7ff4479
    2018:	ldrb	lr, [sl, -r8, lsl #17]!
    201c:	strdcs	r4, [r1], -sp
    2020:			; <UNDEFINED> instruction: 0xf7ff4479
    2024:	ldr	lr, [r5, -r2, lsl #17]
    2028:	ldrbtmi	r4, [fp], #-3067	; 0xfffff405
    202c:	ldmmi	fp!, {r0, r1, r6, r8, r9, sl, sp, lr, pc}^
    2030:			; <UNDEFINED> instruction: 0xf7fe4478
    2034:			; <UNDEFINED> instruction: 0xe7d4effa
    2038:	strdcs	r4, [r1], -r9
    203c:			; <UNDEFINED> instruction: 0xf7ff4479
    2040:			; <UNDEFINED> instruction: 0xf1b9e874
    2044:			; <UNDEFINED> instruction: 0xf43f0f00
    2048:	ldmibmi	r6!, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}^
    204c:	ldrbtmi	r2, [r9], #-1
    2050:	stmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2054:	blcs	183bc20 <opts@@Base+0x18247c0>
    2058:	addhi	pc, r4, r0
    205c:			; <UNDEFINED> instruction: 0xf0002b70
    2060:	blcs	1422388 <opts@@Base+0x140af28>
    2064:	ldmmi	r0!, {r1, r2, r3, r6, r7, r8, ip, lr, pc}^
    2068:			; <UNDEFINED> instruction: 0xf7fe4478
    206c:	smmls	r0, lr, pc, lr	; <UNPREDICTABLE>
    2070:	rscsle	r2, r8, r0, asr #23
    2074:	blcs	fe838094 <opts@@Base+0xfe820c34>
    2078:	blcs	fec36454 <opts@@Base+0xfec1eff4>
    207c:	blcs	fe43622c <opts@@Base+0xfe41edcc>
    2080:	ldrb	sp, [r0, r0, asr #3]!
    2084:	andle	r2, r4, r0, ror #23
    2088:	svcvc	0x0080f5b3
    208c:	blcs	ff436098 <opts@@Base+0xff41ec38>
    2090:	stmiami	r6!, {r3, r4, r5, r7, r8, ip, lr, pc}^
    2094:			; <UNDEFINED> instruction: 0xf7fe4478
    2098:	ldr	lr, [sl, -r8, asr #31]!
    209c:	andcs	r6, r1, r2, lsr #24
    20a0:	stmibmi	r3!, {r0, r1, r5, r6, sl, fp, sp, lr}^
    20a4:	movwcs	lr, #2509	; 0x9cd
    20a8:			; <UNDEFINED> instruction: 0xf7ff4479
    20ac:			; <UNDEFINED> instruction: 0xe730e83e
    20b0:	ldrbtmi	r4, [r8], #-2272	; 0xfffff720
    20b4:	svc	0x00b8f7fe
    20b8:	ldmmi	pc, {r3, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    20bc:			; <UNDEFINED> instruction: 0xf7fe4478
    20c0:			; <UNDEFINED> instruction: 0xe78eefb4
    20c4:	movwcs	r4, #2269	; 0x8dd
    20c8:	svcge	0x00034add
    20cc:	ldrbtmi	r4, [r8], #-2525	; 0xfffff623
    20d0:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    20d4:	andls	r2, r1, #128, 6
    20d8:	vqshl.s8	q10, <illegal reg q12.5>, q0
    20dc:	andscc	r2, r4, sp, lsr #4
    20e0:	svc	0x0036f7fe
    20e4:			; <UNDEFINED> instruction: 0x463849d8
    20e8:	andvc	pc, r0, #1325400064	; 0x4f000000
    20ec:			; <UNDEFINED> instruction: 0xf7ff4479
    20f0:			; <UNDEFINED> instruction: 0xe637e810
    20f4:			; <UNDEFINED> instruction: 0x463249d5
    20f8:	ldrbtmi	r2, [r9], #-1
    20fc:	ldmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2100:	ldmibmi	r3, {r0, r1, r5, r6, fp, sp, lr}^
    2104:	ldrbtmi	r2, [r9], #-1
    2108:			; <UNDEFINED> instruction: 0xf7ff461a
    210c:	str	lr, [r0, -lr, lsl #16]
    2110:	andcs	r4, r0, #208, 18	; 0x340000
    2114:	orrcs	r4, r0, #208, 16	; 0xd00000
    2118:	tstls	r1, r9, ror r4
    211c:	ldrbtmi	r4, [r8], #-2511	; 0xfffff631
    2120:	andscc	r9, r4, r0, lsl #4
    2124:	subcs	pc, r1, #64, 4
    2128:			; <UNDEFINED> instruction: 0xf7fe4479
    212c:	stmibmi	ip, {r1, r4, r8, r9, sl, fp, sp, lr, pc}^
    2130:	andvc	pc, r0, #1325400064	; 0x4f000000
    2134:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    2138:	svc	0x00eaf7fe
    213c:	bmi	ff27bab0 <opts@@Base+0xff264650>
    2140:			; <UNDEFINED> instruction: 0xe765447a
    2144:	andcs	r4, r1, r8, asr #21
    2148:	ldrbtmi	r4, [sl], #-2504	; 0xfffff638
    214c:			; <UNDEFINED> instruction: 0xf7fe4479
    2150:	ldrb	lr, [lr], ip, ror #31
    2154:	andcs	r4, r1, r6, asr #21
    2158:	ldrbtmi	r4, [sl], #-2502	; 0xfffff63a
    215c:			; <UNDEFINED> instruction: 0xf7fe4479
    2160:	ldrb	lr, [r6], r4, ror #31
    2164:			; <UNDEFINED> instruction: 0x8010f8d4
    2168:	stmibmi	r3, {r0, sp}^
    216c:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
    2170:	svc	0x00daf7fe
    2174:	svceq	0x0000f1b8
    2178:	mcrge	4, 6, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    217c:	andcs	r4, r1, r1, asr #12
    2180:	mcr	7, 7, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2184:	stmdacs	r0, {r0, r7, r9, sl, lr}
    2188:	rscshi	pc, r5, r0
    218c:	svceq	0x0001f1b8
    2190:	rschi	pc, pc, r0, asr #6
    2194:	blcs	19028 <opts@@Base+0x1bc8>
    2198:	rschi	pc, r9, r0
    219c:	svcmi	0x007ff413
    21a0:	sbcshi	pc, lr, r0, asr #32
    21a4:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    21a8:	andcs	r1, r0, #1040	; 0x410
    21ac:			; <UNDEFINED> instruction: 0xf837e006
    21b0:	cmplt	fp, r2, lsl #30
    21b4:	svcmi	0x007ff413
    21b8:	sbcshi	pc, r2, r0, asr #32
    21bc:			; <UNDEFINED> instruction: 0xf8013201
    21c0:	strbmi	r3, [r2, #-3841]	; 0xfffff0ff
    21c4:	mvnsle	r4, r0, lsl r6
    21c8:			; <UNDEFINED> instruction: 0xf8092300
    21cc:	stmibmi	fp!, {ip, sp}
    21d0:	andcs	r4, r1, sl, asr #12
    21d4:			; <UNDEFINED> instruction: 0xf7fe4479
    21d8:	bls	fe0fe080 <opts@@Base+0xfe0e6c20>
    21dc:	addsmi	r6, sl, #2818048	; 0x2b0000
    21e0:	sbchi	pc, r3, r0, asr #32
    21e4:			; <UNDEFINED> instruction: 0xf50d4648
    21e8:	pop	{r0, r2, r8, sl, fp, ip, sp, lr}
    21ec:			; <UNDEFINED> instruction: 0xf7fe43f0
    21f0:	stmibmi	r3!, {r0, r2, r3, r6, r7, r9, sl, fp, ip, sp, pc}
    21f4:	bvc	e8a200 <opts@@Base+0xe72da0>
    21f8:	bvc	1ed33e4 <opts@@Base+0x1ebbf84>
    21fc:	svc	0x0094f7fe
    2200:	stmibmi	r0!, {r1, r2, r3, r4, r5, r6, r8, fp, pc}
    2204:	adcslt	r2, r4, #1
    2208:			; <UNDEFINED> instruction: 0x46224479
    220c:	svc	0x008cf7fe
    2210:			; <UNDEFINED> instruction: 0xf0002c00
    2214:	ldrteq	r8, [r0], #-160	; 0xffffff60
    2218:	stmdaeq	r0!, {r2, ip, sp, lr, pc}
    221c:	ldreq	pc, [r0, -r4]
    2220:			; <UNDEFINED> instruction: 0xf1b8d461
    2224:	andle	r0, r4, r0, lsl #30
    2228:	mulcs	r1, r7, r9
    222c:			; <UNDEFINED> instruction: 0xf7fe4479
    2230:			; <UNDEFINED> instruction: 0xb127ef7c
    2234:	mulcs	r1, r5, r9
    2238:			; <UNDEFINED> instruction: 0xf7fe4479
    223c:			; <UNDEFINED> instruction: 0x0723ef76
    2240:	stmdaeq	r4, {r2, ip, sp, lr, pc}
    2244:	streq	pc, [r2, -r4]
    2248:	streq	pc, [r1], -r4
    224c:			; <UNDEFINED> instruction: 0xf1b8d440
    2250:	suble	r0, r5, r0, lsl #30
    2254:	andcs	r4, r1, lr, lsl #19
    2258:			; <UNDEFINED> instruction: 0xf7fe4479
    225c:			; <UNDEFINED> instruction: 0xb127ef66
    2260:	andcs	r4, r1, ip, lsl #19
    2264:			; <UNDEFINED> instruction: 0xf7fe4479
    2268:	bllt	17bdff0 <opts@@Base+0x17a6b90>
    226c:			; <UNDEFINED> instruction: 0xf7fe200a
    2270:	strb	lr, [lr], -sl, asr #30
    2274:	andcs	r4, r1, r8, lsl #19
    2278:	stmdaeq	r4, {r2, ip, sp, lr, pc}
    227c:	streq	pc, [r2, -r4]
    2280:			; <UNDEFINED> instruction: 0xf0044479
    2284:			; <UNDEFINED> instruction: 0xf7fe0601
    2288:	stmibmi	r4, {r4, r6, r8, r9, sl, fp, sp, lr, pc}
    228c:	ldrbtmi	r2, [r9], #-1
    2290:	svc	0x004af7fe
    2294:	strble	r0, [r2], #-1825	; 0xfffff8df
    2298:	svceq	0x0000f1b8
    229c:	stmibmi	r0, {r2, r3, r6, ip, lr, pc}
    22a0:	ldrbtmi	r2, [r9], #-1
    22a4:	svc	0x0040f7fe
    22a8:	andcs	r4, r1, lr, ror r9
    22ac:			; <UNDEFINED> instruction: 0xf7fe4479
    22b0:	svccs	0x0000ef3c
    22b4:	mvfcssm	f5, f2
    22b8:	ldmdbmi	fp!, {r3, r4, r6, r7, ip, lr, pc}^
    22bc:	ldrbtmi	r2, [r9], #-1
    22c0:	svc	0x0032f7fe
    22c4:	andcs	r4, r1, r9, ror r9
    22c8:			; <UNDEFINED> instruction: 0xf7fe4479
    22cc:	strb	lr, [sp, lr, lsr #30]
    22d0:	andcs	r4, r1, r7, ror r9
    22d4:			; <UNDEFINED> instruction: 0xf7fe4479
    22d8:			; <UNDEFINED> instruction: 0xf1b8ef28
    22dc:			; <UNDEFINED> instruction: 0xd1b90f00
    22e0:			; <UNDEFINED> instruction: 0xd1bd2f00
    22e4:	ldmdbmi	r3!, {r0, r6, r7, r8, r9, sl, sp, lr, pc}^
    22e8:	ldrbtmi	r2, [r9], #-1
    22ec:	svc	0x001cf7fe
    22f0:	svceq	0x0000f1b8
    22f4:	ldmdbmi	r0!, {r0, r3, ip, lr, pc}^
    22f8:	ldrbtmi	r2, [r9], #-1
    22fc:	svc	0x0014f7fe
    2300:	andcs	r4, r1, lr, ror #18
    2304:			; <UNDEFINED> instruction: 0xf7fe4479
    2308:	svccs	0x0000ef10
    230c:			; <UNDEFINED> instruction: 0x0722d1b2
    2310:	stmdaeq	r4, {r2, ip, sp, lr, pc}
    2314:	streq	pc, [r2, -r4]
    2318:	streq	pc, [r1], -r4
    231c:	stmdbmi	r8!, {r2, r3, r4, r5, r7, r8, sl, ip, lr, pc}^
    2320:	ldrbtmi	r2, [r9], #-1
    2324:	svc	0x0000f7fe
    2328:	andcs	r4, r1, r6, ror #18
    232c:			; <UNDEFINED> instruction: 0xf7fe4479
    2330:			; <UNDEFINED> instruction: 0xf1b8eefc
    2334:			; <UNDEFINED> instruction: 0xd1b20f00
    2338:	adcsle	r2, ip, r0, lsl #30
    233c:	andcs	r4, r1, r2, ror #18
    2340:			; <UNDEFINED> instruction: 0xf7fe4479
    2344:	stmdbmi	r1!, {r1, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    2348:	ldrbtmi	r2, [r9], #-1
    234c:	mcr	7, 7, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    2350:			; <UNDEFINED> instruction: 0xd1b22e00
    2354:	ldmdami	lr, {r1, r3, r7, r8, r9, sl, sp, lr, pc}^
    2358:			; <UNDEFINED> instruction: 0xf7fe4478
    235c:	ldrb	lr, [r8, #3686]	; 0xe66
    2360:	ldrbtmi	r4, [r8], #-2140	; 0xfffff7a4
    2364:	mcr	7, 3, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2368:			; <UNDEFINED> instruction: 0xf7fee731
    236c:	ldrmi	lr, [r8], -r4, lsr #28
    2370:	andcs	lr, r0, sl, lsr #14
    2374:			; <UNDEFINED> instruction: 0xf7fee728
    2378:	stmdavs	r0, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}
    237c:	mcr	7, 3, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    2380:	ldmdami	r5, {r0, r9, sl, lr}^
    2384:			; <UNDEFINED> instruction: 0xf7ff4478
    2388:	svclt	0x0000fbdf
    238c:	andeq	r5, r1, ip, lsr #3
    2390:	andeq	r0, r0, r4, lsl #2
    2394:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    2398:	andeq	r0, r0, ip, ror #1
    239c:	strheq	r3, [r0], -r8
    23a0:	andeq	r2, r0, sl, lsl fp
    23a4:	andeq	r2, r0, r2, ror #21
    23a8:	andeq	r3, r0, r4, lsr #6
    23ac:	andeq	r2, r0, ip, lsl #22
    23b0:	andeq	r2, r0, sl, lsl fp
    23b4:	andeq	r2, r0, r4, lsr fp
    23b8:	andeq	r2, r0, r6, lsl #22
    23bc:	andeq	r2, r0, r4, lsl #22
    23c0:	andeq	r2, r0, ip, lsl #22
    23c4:	andeq	r2, r0, sl, lsr #22
    23c8:	andeq	r2, r0, sl, lsr #22
    23cc:	andeq	r2, r0, r2, lsr fp
    23d0:	andeq	r2, r0, r4, asr #22
    23d4:	andeq	r2, r0, r8, lsr r9
    23d8:	andeq	r2, r0, ip, asr #22
    23dc:	muleq	r0, lr, fp
    23e0:	andeq	r2, r0, sl, lsr #23
    23e4:			; <UNDEFINED> instruction: 0x00002bb2
    23e8:	muleq	r0, r0, r8
    23ec:	andeq	r2, r0, r4, lsl sl
    23f0:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    23f4:	andeq	r2, r0, r6, ror #19
    23f8:			; <UNDEFINED> instruction: 0x000029b2
    23fc:	andeq	r2, r0, r4, asr fp
    2400:	andeq	r2, r0, sl, ror #22
    2404:	andeq	r2, r0, lr, ror fp
    2408:	muleq	r0, r0, fp
    240c:	andeq	r2, r0, lr, ror #15
    2410:	andeq	r2, r0, r8, lsl #26
    2414:	andeq	r2, r0, ip, lsl #18
    2418:	andeq	r3, r0, sl, lsl #1
    241c:	andeq	r2, r0, ip, lsr #22
    2420:	strdeq	r2, [r0], -r8
    2424:	strdeq	r2, [r0], -sl
    2428:	andeq	r2, r0, r0, lsr #22
    242c:	andeq	r2, r0, r4, asr ip
    2430:	andeq	r2, r0, r0, lsr sl
    2434:	andeq	r2, r0, lr, ror r9
    2438:	andeq	r2, r0, r0, ror r8
    243c:	andeq	r2, r0, sl, lsl #8
    2440:	ldrdeq	r2, [r0], -r6
    2444:			; <UNDEFINED> instruction: 0x000026b8
    2448:	andeq	r2, r0, r8, lsl #26
    244c:	andeq	r2, r0, r6, asr #14
    2450:	andeq	r2, r0, sl, asr r7
    2454:	muleq	r0, r0, ip
    2458:			; <UNDEFINED> instruction: 0x000023ba
    245c:	andeq	r2, r0, r8, ror #12
    2460:			; <UNDEFINED> instruction: 0x00002cbe
    2464:			; <UNDEFINED> instruction: 0x000026b4
    2468:	strdeq	r3, [r0], -lr
    246c:	andeq	r2, r0, r0, ror fp
    2470:	andeq	r3, r0, sl, asr #30
    2474:	andeq	r2, r0, r0, ror #22
    2478:	andeq	r2, r0, sl, lsr sl
    247c:	andeq	r2, r0, r8, lsl sl
    2480:	andeq	r2, r0, r8, lsl #20
    2484:	andeq	r2, r0, ip, lsl #20
    2488:	andeq	r2, r0, r4, ror #22
    248c:	andeq	r2, r0, r0, lsl sl
    2490:	andeq	r2, r0, r4, lsr #20
    2494:	andeq	r2, r0, r0, lsr sl
    2498:	andeq	r2, r0, r8, asr #13
    249c:			; <UNDEFINED> instruction: 0x000029ba
    24a0:	andeq	r2, r0, r6, lsr #13
    24a4:	ldrdeq	r2, [r0], -r0
    24a8:	andeq	r2, r0, sl, lsl #13
    24ac:	andeq	r2, r0, r4, ror #19
    24b0:	muleq	r0, r0, r9
    24b4:	andeq	r2, r0, r2, asr #18
    24b8:	andeq	r2, r0, lr, asr #12
    24bc:	andeq	r2, r0, ip, lsl #21
    24c0:	andeq	r2, r0, r6, lsr #12
    24c4:	andeq	r2, r0, r8, lsr r9
    24c8:	andeq	r2, r0, r8, lsl #12
    24cc:	andeq	r2, r0, sl, asr #18
    24d0:	ldrdeq	r2, [r0], -r4
    24d4:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    24d8:	andeq	r2, r0, r0, asr #16
    24dc:			; <UNDEFINED> instruction: 0x4605b570
    24e0:	addlt	r4, r2, r0, asr r8
    24e4:	ldrbtmi	r4, [r8], #-3664	; 0xfffff1b0
    24e8:	ldc	7, cr15, [lr, #1016]	; 0x3f8
    24ec:	stmdbmi	pc, {r1, r3, r5, fp, sp, lr}^	; <UNPREDICTABLE>
    24f0:	vaddl.u8	q9, d2, d1
    24f4:	movwls	r4, #775	; 0x307
    24f8:	mrceq	4, 0, r4, cr3, cr9, {3}
    24fc:	vsubw.u8	<illegal reg q12.5>, q1, d1
    2500:	sbcslt	r2, r2, #469762048	; 0x1c000000
    2504:			; <UNDEFINED> instruction: 0xf7fe447e
    2508:	stmiahi	fp!, {r4, r9, sl, fp, sp, lr, pc}
    250c:	andcs	r4, r1, r8, asr #18
    2510:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
    2514:	mcr	7, 0, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2518:	stmiahi	sl!, {r1, r2, r6, r8, fp, lr}^
    251c:	ldrbtmi	r2, [r9], #-1
    2520:	mcr	7, 0, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    2524:	stmiavs	fp!, {r2, r6, r8, fp, lr}^
    2528:	stmiavs	sl!, {r0, sp}
    252c:			; <UNDEFINED> instruction: 0xf7fe4479
    2530:	stmdbmi	r2, {r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    2534:	andcs	r8, r1, sl, lsr #20
    2538:			; <UNDEFINED> instruction: 0xf7fe4479
    253c:	stmdbmi	r0, {r1, r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    2540:	andcs	r8, r1, sl, ror #20
    2544:			; <UNDEFINED> instruction: 0xf7fe4479
    2548:	bhi	feafdd10 <opts@@Base+0xfeae68b0>
    254c:	andcs	r4, r1, sp, lsr r9
    2550:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
    2554:	stcl	7, cr15, [r8, #1016]!	; 0x3f8
    2558:	bhi	ffa94a4c <opts@@Base+0xffa7d5ec>
    255c:	ldrbtmi	r2, [r9], #-1
    2560:	stcl	7, cr15, [r2, #1016]!	; 0x3f8
    2564:	ldrbeq	r8, [sl, fp, ror #21]
    2568:	ldmdbmi	r8!, {r0, r1, r2, r3, r6, r8, sl, ip, lr, pc}
    256c:	ldrbtmi	r2, [r9], #-1
    2570:	ldcl	7, cr15, [sl, #1016]	; 0x3f8
    2574:	ldreq	r8, [fp, fp, ror #21]
    2578:	andcs	sp, sl, sp, asr #8
    257c:	stcl	7, cr15, [r2, #1016]	; 0x3f8
    2580:	ldmdbmi	r3!, {r0, r1, r3, r5, r7, r8, fp, sp, lr}
    2584:	ldrmi	r2, [sl], -r1
    2588:			; <UNDEFINED> instruction: 0xf7fe4479
    258c:	stmibvs	fp!, {r1, r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}^
    2590:	andcs	r4, r1, r0, lsr r9
    2594:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
    2598:	stcl	7, cr15, [r6, #1016]	; 0x3f8
    259c:	stmdbmi	lr!, {r0, r1, r3, r5, r6, r9, fp, sp, lr}
    25a0:	bvs	a8a5ac <opts@@Base+0xa7314c>
    25a4:	ldrbtmi	r0, [r9], #-3100	; 0xfffff3e4
    25a8:	strls	fp, [r0], #-667	; 0xfffffd65
    25ac:	ldc	7, cr15, [ip, #1016]!	; 0x3f8
    25b0:			; <UNDEFINED> instruction: 0x8d2a492a
    25b4:	ldrbtmi	r2, [r9], #-1
    25b8:	ldc	7, cr15, [r6, #1016]!	; 0x3f8
    25bc:	bhi	feb14664 <opts@@Base+0xfeafd204>
    25c0:			; <UNDEFINED> instruction: 0xf7fe4478
    25c4:	stmibvs	fp!, {r1, r4, r5, r8, sl, fp, sp, lr, pc}
    25c8:	strtmi	r4, [fp], #-1068	; 0xfffffbd4
    25cc:	andsle	r4, r5, #156, 4	; 0xc0000009
    25d0:	ldmpl	r6!, {r2, r5, r8, r9, fp, lr}^
    25d4:	movwcc	lr, #4103	; 0x1007
    25d8:	stmdavs	r2!, {r4, ip, lr, pc}^
    25dc:	ldrmi	r6, [r4], #-2475	; 0xfffff655
    25e0:	addsmi	r4, ip, #721420288	; 0x2b000000
    25e4:	stmdavs	r3!, {r1, r3, r9, ip, lr, pc}
    25e8:	addsmi	r6, r3, #3276800	; 0x320000
    25ec:			; <UNDEFINED> instruction: 0x4621d1f3
    25f0:			; <UNDEFINED> instruction: 0xf7ff4628
    25f4:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    25f8:	mvnle	r3, r1, lsl #6
    25fc:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    2600:	pop	{r1, ip, sp, pc}
    2604:			; <UNDEFINED> instruction: 0xf7fe4070
    2608:	ldmdbmi	r8, {r0, r2, r3, r8, sl, fp, ip, sp, pc}
    260c:	ldrbtmi	r2, [r9], #-1
    2610:	stc	7, cr15, [sl, #1016]	; 0x3f8
    2614:	ldmdbmi	r6, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    2618:	ldrbtmi	r2, [r9], #-1
    261c:	stc	7, cr15, [r4, #1016]	; 0x3f8
    2620:	svclt	0x0000e7ab
    2624:	andeq	r2, r0, lr, lsr r9
    2628:			; <UNDEFINED> instruction: 0x000149b0
    262c:	andeq	r2, r0, r0, asr r9
    2630:	andeq	r2, r0, r2, ror #18
    2634:	andeq	r2, r0, r2, lsl #19
    2638:	muleq	r0, r8, r9
    263c:			; <UNDEFINED> instruction: 0x000029b4
    2640:	andeq	r2, r0, r0, asr #19
    2644:	ldrdeq	r2, [r0], -r6
    2648:	andeq	r2, r0, lr, ror #19
    264c:	andeq	r2, r0, lr, ror #19
    2650:	andeq	r2, r0, ip, lsl sl
    2654:	andeq	r2, r0, sl, lsr #20
    2658:	andeq	r2, r0, sl, lsr sl
    265c:	andeq	r2, r0, r6, ror sl
    2660:	andeq	r2, r0, ip, lsl #21
    2664:	andeq	r0, r0, r8, ror #1
    2668:	andeq	r2, r0, r6, lsl #21
    266c:	andeq	r2, r0, r2, ror #18
    2670:	andeq	r2, r0, lr, ror #18
    2674:	andcs	r4, r6, pc, lsl #18
    2678:	ldrbtmi	fp, [r9], #-1328	; 0xfffffad0
    267c:			; <UNDEFINED> instruction: 0xf7feb085
    2680:	tstlt	r0, r6, ror #26
    2684:	andlt	r2, r5, r0
    2688:			; <UNDEFINED> instruction: 0x4604bd30
    268c:	andcs	r4, r6, r1, lsl #12
    2690:			; <UNDEFINED> instruction: 0xf7fe4d09
    2694:	stmdbmi	r9, {r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    2698:	strls	r4, [r0], #-1149	; 0xfffffb83
    269c:	addcs	r2, sp, #128, 6
    26a0:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    26a4:	stmdami	r6, {r0, ip, lr}
    26a8:			; <UNDEFINED> instruction: 0xf7fe4478
    26ac:	andcs	lr, r1, r2, asr ip
    26b0:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    26b4:	andeq	r2, r0, sl, lsr sl
    26b8:	andeq	r2, r0, r8, lsr #29
    26bc:	muleq	r0, r8, lr
    26c0:	andeq	r2, r0, r0, asr #27
    26c4:	push	{r5, r8, r9, fp, lr}
    26c8:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    26cc:	addlt	r4, r2, pc, lsl ip
    26d0:	stmdavs	r3!, {r2, r3, r4, r8, fp, ip, lr}
    26d4:	cmnlt	r9, #67108864	; 0x4000000
    26d8:	strmi	r6, [r8], fp, lsl #16
    26dc:			; <UNDEFINED> instruction: 0x4669b31b
    26e0:	ldrmi	r2, [r7], -r0, lsl #6
    26e4:			; <UNDEFINED> instruction: 0xf7fe9300
    26e8:	mcrne	13, 0, lr, cr5, cr14, {1}
    26ec:			; <UNDEFINED> instruction: 0x1c6edb13
    26f0:			; <UNDEFINED> instruction: 0xf8d842bd
    26f4:	b	13c26fc <opts@@Base+0x13ab29c>
    26f8:	blle	144018 <opts@@Base+0x12cbb8>
    26fc:			; <UNDEFINED> instruction: 0xf7fe4631
    2700:	rorlt	lr, r0, #24
    2704:	andeq	pc, r0, r8, asr #17
    2708:	stmdbls	r0, {r1, r4, r5, r9, sl, lr}
    270c:	mcrr	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    2710:			; <UNDEFINED> instruction: 0xf7fe9800
    2714:	bls	7d814 <opts@@Base+0x663b4>
    2718:	stmdavs	r3!, {r3, r5, r9, sl, lr}
    271c:			; <UNDEFINED> instruction: 0xd110429a
    2720:	pop	{r1, ip, sp, pc}
    2724:			; <UNDEFINED> instruction: 0xf7fe81f0
    2728:			; <UNDEFINED> instruction: 0x4605ed1e
    272c:			; <UNDEFINED> instruction: 0xf04fe7f3
    2730:			; <UNDEFINED> instruction: 0xe7ed35ff
    2734:	stcl	7, cr15, [r6], {254}	; 0xfe
    2738:	ldrbcc	pc, [pc, #79]!	; 278f <__snprintf_chk@plt+0x15cb>	; <UNPREDICTABLE>
    273c:	andvs	r2, r3, r6, lsl r3
    2740:			; <UNDEFINED> instruction: 0xf7fee7e9
    2744:	svclt	0x0000ec38
    2748:	andeq	r4, r1, sl, ror #15
    274c:	andeq	r0, r0, r4, lsl #2
    2750:	bmi	16d54c0 <opts@@Base+0x16be060>
    2754:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    2758:	strdlt	r4, [r3], r0	; <UNPREDICTABLE>
    275c:			; <UNDEFINED> instruction: 0x2600589d
    2760:	strls	r4, [r5], -r4, lsl #12
    2764:			; <UNDEFINED> instruction: 0x9321682b
    2768:	suble	r2, r1, r0, lsl #16
    276c:	bge	193fb0 <opts@@Base+0x17cb50>
    2770:	andcs	r4, r3, r1, lsl #12
    2774:	ldc	7, cr15, [r4, #-1016]	; 0xfffffc08
    2778:	eorle	r3, r3, r1
    277c:	strtmi	sl, [r0], -r5, lsl #18
    2780:	stc	7, cr15, [sl], #-1016	; 0xfffffc08
    2784:	cmple	r8, r0, lsl #16
    2788:	ldrbeq	r9, [fp, r5, lsl #22]
    278c:	strcs	fp, [r1], #-3928	; 0xfffff0a8
    2790:	svccs	0x0000d510
    2794:	stmdbmi	fp, {r2, r5, r6, ip, lr, pc}^
    2798:	mcrrmi	3, 4, r2, fp, cr0
    279c:	ldrbtmi	r2, [r9], #-760	; 0xfffffd08
    27a0:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    27a4:			; <UNDEFINED> instruction: 0xf1010400
    27a8:	stmdbmi	r8, {r2, r4}^
    27ac:	ldrbtmi	r2, [r9], #-1025	; 0xfffffbff
    27b0:	bl	ff3c07b0 <opts@@Base+0xff3a9350>
    27b4:	strtmi	r9, [r0], -r1, lsr #20
    27b8:	addsmi	r6, sl, #2818048	; 0x2b0000
    27bc:	eorlt	sp, r3, ip, ror r1
    27c0:	mvnshi	lr, #12386304	; 0xbd0000
    27c4:	ldcl	7, cr15, [lr], #-1016	; 0xfffffc08
    27c8:	blcs	9c7dc <opts@@Base+0x8537c>
    27cc:	stmdbmi	r0, {r0, r2, r4, ip, lr, pc}^
    27d0:	orrvc	pc, r0, #1325400064	; 0x4f000000
    27d4:	rsccs	r4, r2, #4128768	; 0x3f0000
    27d8:	tstls	r1, r9, ror r4
    27dc:	ldrbtmi	r4, [r8], #-2366	; 0xfffff6c2
    27e0:	andscc	r9, r4, r2, lsl #8
    27e4:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
    27e8:	bl	fecc07e8 <opts@@Base+0xfeca9388>
    27ec:			; <UNDEFINED> instruction: 0xe7e14634
    27f0:	stcl	7, cr15, [r8], #-1016	; 0xfffffc08
    27f4:	andvs	r2, r3, r6, lsl r3
    27f8:	ldmdbmi	r8!, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    27fc:	ldmdami	r8!, {r7, r8, r9, sp}
    2800:	ldrbtmi	r2, [r9], #-735	; 0xfffffd21
    2804:	ldmdbmi	r7!, {r0, r8, ip, pc}
    2808:	strls	r4, [r2], #-1144	; 0xfffffb88
    280c:			; <UNDEFINED> instruction: 0x96003014
    2810:			; <UNDEFINED> instruction: 0xf7fe4479
    2814:			; <UNDEFINED> instruction: 0x4634eb9e
    2818:			; <UNDEFINED> instruction: 0xf8dfe7cc
    281c:	vst4.<illegal width 64>	{d24-d27}, [pc], ip
    2820:			; <UNDEFINED> instruction: 0xf8df7380
    2824:	rsccs	r9, r9, #200	; 0xc8
    2828:			; <UNDEFINED> instruction: 0xf8df44f8
    282c:	ldrbtmi	ip, [r9], #196	; 0xc4
    2830:	ldmdaeq	r4, {r3, r8, ip, sp, lr, pc}
    2834:	strls	r4, [r2], #-1276	; 0xfffffb04
    2838:	strbmi	r9, [r0], -r0, lsl #12
    283c:			; <UNDEFINED> instruction: 0xf8cd4649
    2840:			; <UNDEFINED> instruction: 0xf7fec004
    2844:	cmplt	pc, #137216	; 0x21800
    2848:	strbmi	r4, [r9], -sl, lsr #24
    284c:	strbmi	r9, [r0], -r0, lsl #12
    2850:	movtcs	r4, #1148	; 0x47c
    2854:	rsccs	r9, pc, #16777216	; 0x1000000
    2858:	bl	1ec0858 <opts@@Base+0x1ea93f8>
    285c:	str	r2, [r9, r1, lsl #8]!
    2860:	orrcs	r4, r0, #9472	; 0x2500
    2864:	rscscs	r4, r2, #592	; 0x250
    2868:			; <UNDEFINED> instruction: 0xf8df447c
    286c:	ldrcc	lr, [r4], #-148	; 0xffffff6c
    2870:			; <UNDEFINED> instruction: 0xf8df447e
    2874:	ldrbtmi	ip, [lr], #144	; 0x90
    2878:	ldrtmi	r4, [r1], -r0, lsr #12
    287c:			; <UNDEFINED> instruction: 0x970044fc
    2880:	vmlsgt.f16	s28, s3, s26	; <UNPREDICTABLE>
    2884:	bl	1940884 <opts@@Base+0x1929424>
    2888:			; <UNDEFINED> instruction: 0x46204a1f
    288c:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
    2890:	andls	r9, r1, #0, 14
    2894:	rscscs	r2, r5, #128, 6
    2898:			; <UNDEFINED> instruction: 0xf7fe463c
    289c:			; <UNDEFINED> instruction: 0xe789eb5a
    28a0:			; <UNDEFINED> instruction: 0x46494c1a
    28a4:	strbmi	r9, [r0], -r0, lsl #14
    28a8:	orrcs	r4, r0, #124, 8	; 0x7c000000
    28ac:	rsccs	r9, ip, #16777216	; 0x1000000
    28b0:	bl	13c08b0 <opts@@Base+0x13a9450>
    28b4:			; <UNDEFINED> instruction: 0xe77d463c
    28b8:	bl	1f408b8 <opts@@Base+0x1f29458>
    28bc:	andeq	r4, r1, r0, ror #14
    28c0:	andeq	r0, r0, r4, lsl #2
    28c4:	andeq	r2, r0, sl, asr #25
    28c8:	andeq	r2, r0, ip, lsr lr
    28cc:	andeq	r2, r0, sl, lsl #27
    28d0:			; <UNDEFINED> instruction: 0x00002db4
    28d4:	andeq	r2, r0, sl, lsl #25
    28d8:	andeq	r2, r0, r2, asr sp
    28dc:	andeq	r2, r0, sl, ror #26
    28e0:	andeq	r2, r0, r0, ror #24
    28e4:	andeq	r2, r0, r8, lsr #26
    28e8:	andeq	r2, r0, r0, asr #24
    28ec:	andeq	r2, r0, sl, lsl #26
    28f0:	andeq	r2, r0, r0, asr #19
    28f4:	andeq	r2, r0, ip, lsl #27
    28f8:	andeq	r2, r0, r0, lsl #24
    28fc:	andeq	r2, r0, r8, asr #25
    2900:	andeq	r2, r0, lr, ror sp
    2904:	andeq	r2, r0, r0, lsr sp
    2908:	andeq	r2, r0, lr, lsr lr
    290c:	andeq	r2, r0, r8, lsl #26
    2910:	mvnsmi	lr, sp, lsr #18
    2914:	addlt	r4, r4, r6, lsl #12
    2918:			; <UNDEFINED> instruction: 0xf001b348
    291c:	strmi	r5, [ip], -r0, lsl #11
    2920:			; <UNDEFINED> instruction: 0xf7ff4629
    2924:	mvnlt	pc, r5, lsl pc	; <UNPREDICTABLE>
    2928:	ldrtmi	r4, [r0], -r1, lsr #12
    292c:	ldc	7, cr15, [r4], {254}	; 0xfe
    2930:	stmdacs	r0, {r2, r9, sl, lr}
    2934:	bhi	10f6a28 <opts@@Base+0x10df5c8>
    2938:	strle	r0, [pc, #-2011]	; 2165 <__snprintf_chk@plt+0xfa1>
    293c:	ldmdbmi	r9, {r0, r2, r8, r9, ip, sp, pc}^
    2940:	ldmdami	r9, {r9, sp}^
    2944:	ldrbtmi	r2, [r9], #-896	; 0xfffffc80
    2948:	ldmdbmi	r8, {r0, r8, ip, pc}^
    294c:	andls	r4, r0, #120, 8	; 0x78000000
    2950:	vhadd.s8	d19, d0, d24
    2954:	ldrbtmi	r1, [r9], #-569	; 0xfffffdc7
    2958:	b	ffec0958 <opts@@Base+0xffea94f8>
    295c:	andlt	r4, r4, r0, lsr #12
    2960:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2964:	strtmi	r2, [r0], -r0, lsl #8
    2968:	pop	{r2, ip, sp, pc}
    296c:			; <UNDEFINED> instruction: 0xf7fe81f0
    2970:	ldrtmi	lr, [r4], -sl, lsr #23
    2974:	andvs	r2, r3, r6, lsl r3
    2978:	andlt	r4, r4, r0, lsr #12
    297c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2980:	orrcs	r4, r0, #1228800	; 0x12c000
    2984:	vst2.16	{d20-d21}, [pc], fp
    2988:	ldrbtmi	r7, [r9], #-666	; 0xfffffd66
    298c:	tstls	r1, sl, asr #28
    2990:	stmdbmi	sl, {r3, r4, r5, r6, sl, lr}^
    2994:	strls	r4, [r0, #-1150]	; 0xfffffb82
    2998:	strls	r3, [r2], -r8, lsr #32
    299c:			; <UNDEFINED> instruction: 0xf7fe4479
    29a0:			; <UNDEFINED> instruction: 0x4629ead8
    29a4:	strtmi	r4, [ip], -r0, lsr #12
    29a8:	b	ff6409a8 <opts@@Base+0xff629548>
    29ac:	stclmi	7, cr14, [r4, #-856]	; 0xfffffca8
    29b0:	orrvc	pc, r0, #1325400064	; 0x4f000000
    29b4:	ldrdhi	pc, [ip, -pc]
    29b8:	addvc	pc, pc, #1325400064	; 0x4f000000
    29bc:	svcmi	0x0042447d
    29c0:	strcc	r4, [r8, #-1272]!	; 0xfffffb08
    29c4:	ldrbtmi	r9, [pc], #-0	; 29cc <__snprintf_chk@plt+0x1808>
    29c8:	strls	r4, [r2], -r1, asr #12
    29cc:	strls	r4, [r1, -r8, lsr #12]
    29d0:	b	fefc09d0 <opts@@Base+0xfefa9570>
    29d4:	bl	1dc09d4 <opts@@Base+0x1da9574>
    29d8:	blcs	59c9ec <opts@@Base+0x58558c>
    29dc:	blcs	176a44 <opts@@Base+0x15f5e4>
    29e0:	blcs	76a74 <opts@@Base+0x5f614>
    29e4:	blcs	17f6aac <opts@@Base+0x17df64c>
    29e8:	blcs	436ae4 <opts@@Base+0x41f684>
    29ec:	blcs	1b6b1c <opts@@Base+0x19f6bc>
    29f0:	bmi	db70d8 <opts@@Base+0xd9fc78>
    29f4:	cfmsuba32mi	mvax2, mvax4, mvfx6, mvfx1
    29f8:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    29fc:	ldrbtmi	r9, [lr], #-1024	; 0xfffffc00
    2a00:	orrcs	r9, r0, #536870912	; 0x20000000
    2a04:	addsvc	pc, r5, #1325400064	; 0x4f000000
    2a08:			; <UNDEFINED> instruction: 0xf7fe9601
    2a0c:	str	lr, [r5, r2, lsr #21]!
    2a10:			; <UNDEFINED> instruction: 0x46414a30
    2a14:	strtmi	r9, [r8], -r2, lsl #12
    2a18:	strls	r4, [r0], #-1146	; 0xfffffb86
    2a1c:	orrcs	r9, r0, #268435456	; 0x10000000
    2a20:	addsvc	pc, r0, #1325400064	; 0x4f000000
    2a24:	b	fe540a24 <opts@@Base+0xfe5295c4>
    2a28:	bmi	afc890 <opts@@Base+0xae5430>
    2a2c:	cfmadda32mi	mvax2, mvax4, mvfx11, mvfx1
    2a30:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    2a34:	ldrbtmi	r9, [lr], #-1024	; 0xfffffc00
    2a38:	orrcs	r9, r0, #536870912	; 0x20000000
    2a3c:	addsvc	pc, r1, #1325400064	; 0x4f000000
    2a40:			; <UNDEFINED> instruction: 0xf7fe9601
    2a44:	str	lr, [r9, r6, lsl #21]
    2a48:	strbmi	r4, [r1], -r5, lsr #20
    2a4c:	strtmi	r4, [r8], -r5, lsr #28
    2a50:	strls	r4, [r0], #-1146	; 0xfffffb86
    2a54:	andls	r4, r2, #2113929216	; 0x7e000000
    2a58:	vst2.32	{d18-d21}, [pc], r0
    2a5c:			; <UNDEFINED> instruction: 0x96017292
    2a60:	b	1dc0a60 <opts@@Base+0x1da9600>
    2a64:	bmi	83c854 <opts@@Base+0x8253f4>
    2a68:	cfmadda32mi	mvax2, mvax4, mvfx0, mvfx1
    2a6c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    2a70:	ldrbtmi	r9, [lr], #-1024	; 0xfffffc00
    2a74:	orrcs	r9, r0, #536870912	; 0x20000000
    2a78:	addsvc	pc, r3, #1325400064	; 0x4f000000
    2a7c:			; <UNDEFINED> instruction: 0xf7fe9601
    2a80:	strb	lr, [fp, -r8, ror #20]!
    2a84:			; <UNDEFINED> instruction: 0x46414a1a
    2a88:			; <UNDEFINED> instruction: 0x46284e1a
    2a8c:	strls	r4, [r0], #-1146	; 0xfffffb86
    2a90:	andls	r4, r2, #2113929216	; 0x7e000000
    2a94:	vst2.32	{d18-d21}, [pc], r0
    2a98:			; <UNDEFINED> instruction: 0x96017294
    2a9c:	b	1640a9c <opts@@Base+0x162963c>
    2aa0:	svclt	0x0000e75c
    2aa4:	andeq	r3, r0, sl, ror r4
    2aa8:	andeq	r2, r0, ip, lsl fp
    2aac:	andeq	r2, r0, r2, ror #23
    2ab0:	andeq	r2, r0, r2, lsr #24
    2ab4:	ldrdeq	r2, [r0], -r8
    2ab8:	andeq	r3, r0, ip, lsl #5
    2abc:	muleq	r0, ip, fp
    2ac0:	andeq	r2, r0, ip, lsr #21
    2ac4:	andeq	r2, r0, r8, ror fp
    2ac8:	andeq	r2, r0, r2, ror sp
    2acc:	andeq	r3, r0, r2, asr r1
    2ad0:	andeq	r2, r0, lr, lsr #23
    2ad4:	andeq	r2, r0, r8, lsr sp
    2ad8:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    2adc:	andeq	r2, r0, r6, ror fp
    2ae0:	andeq	r2, r0, r0, ror #28
    2ae4:	andeq	r2, r0, r8, asr fp
    2ae8:			; <UNDEFINED> instruction: 0x00002eba
    2aec:	andeq	r2, r0, sl, lsr fp
    2af0:	andeq	r2, r0, r8, ror #22
    2af4:	andeq	r2, r0, ip, lsl fp
    2af8:	ldrbmi	lr, [r0, sp, lsr #18]!
    2afc:			; <UNDEFINED> instruction: 0xf381fab1
    2b00:			; <UNDEFINED> instruction: 0x46914d79
    2b04:	ldmdbeq	fp, {r0, r3, r4, r5, r6, r9, sl, fp, lr}^
    2b08:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    2b0c:	sadd16mi	fp, sl, r4
    2b10:	addlt	r2, r6, r1, lsl #4
    2b14:	stmibpl	sp!, {sl, sp}
    2b18:	stmdavs	fp!, {r2, sl, ip, pc}
    2b1c:	cmnlt	r2, r5, lsl #6
    2b20:	b	ff440b20 <opts@@Base+0xff4296c0>
    2b24:	andvs	r2, r3, r6, lsl r3
    2b28:	strtmi	r9, [r0], -r5, lsl #20
    2b2c:	addsmi	r6, sl, #2818048	; 0x2b0000
    2b30:	sbcshi	pc, r7, r0, asr #32
    2b34:	pop	{r1, r2, ip, sp, pc}
    2b38:			; <UNDEFINED> instruction: 0x468887f0
    2b3c:	strmi	sl, [r2], r4, lsl #18
    2b40:	b	17c0b40 <opts@@Base+0x17a96e0>
    2b44:	strmi	r2, [r6], -r0, lsl #16
    2b48:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    2b4c:	blle	16d4390 <opts@@Base+0x16bcf30>
    2b50:	b	fee40b50 <opts@@Base+0xfee296f0>
    2b54:	blcs	89cb68 <opts@@Base+0x885708>
    2b58:	stcls	0, cr13, [r4], {86}	; 0x56
    2b5c:			; <UNDEFINED> instruction: 0xf0002c00
    2b60:	stmdavc	r3!, {r1, r3, r4, r7, pc}
    2b64:	svceq	0x0000f1b9
    2b68:	blcs	1376c88 <opts@@Base+0x135f828>
    2b6c:	ldmdble	r6!, {r0, r1, r3, r4, ip, lr, pc}^
    2b70:	eorle	r2, ip, fp, ror #22
    2b74:	blcs	1538ce4 <opts@@Base+0x1521884>
    2b78:	blcs	19f6cf0 <opts@@Base+0x19df890>
    2b7c:	cmneq	sl, r6, ror r1
    2b80:	blne	fe6c3154 <opts@@Base+0xfe6abcf4>
    2b84:	sbcsvs	lr, r6, #270336	; 0x42000
    2b88:	andeq	lr, r7, #100352	; 0x18800
    2b8c:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    2b90:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    2b94:	bl	11c9208 <opts@@Base+0x11b1da8>
    2b98:	sbcseq	r0, r9, r2, lsl #4
    2b9c:	b	1082eec <opts@@Base+0x106ba8c>
    2ba0:			; <UNDEFINED> instruction: 0x460e7253
    2ba4:	cmneq	sl, r7, lsl r6
    2ba8:	blne	fe6c317c <opts@@Base+0xfe6abd1c>
    2bac:	sbcsvs	lr, r6, #270336	; 0x42000
    2bb0:	andeq	lr, r7, #100352	; 0x18800
    2bb4:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    2bb8:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    2bbc:	bl	11c9230 <opts@@Base+0x11b1dd0>
    2bc0:	sbcseq	r0, r9, r2, lsl #4
    2bc4:	b	1082f14 <opts@@Base+0x106bab4>
    2bc8:			; <UNDEFINED> instruction: 0x460e7253
    2bcc:	cmneq	sl, r7, lsl r6
    2bd0:	blne	fe6c31a4 <opts@@Base+0xfe6abd44>
    2bd4:	sbcsvs	lr, r6, #270336	; 0x42000
    2bd8:	andeq	lr, r7, #100352	; 0x18800
    2bdc:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    2be0:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    2be4:	bl	11c9258 <opts@@Base+0x11b1df8>
    2be8:	sbcseq	r0, r9, r2, lsl #4
    2bec:	b	1082f3c <opts@@Base+0x106badc>
    2bf0:			; <UNDEFINED> instruction: 0x460e7253
    2bf4:	and	r4, r3, r7, lsl r6
    2bf8:	svclt	0x00182b2d
    2bfc:	cmple	r9, r0, lsl #22
    2c00:	stmib	r8, {r0, sl, sp}^
    2c04:	str	r6, [pc, r0, lsl #14]
    2c08:	strcs	r4, [r0], #-2361	; 0xfffff6c7
    2c0c:	orrcs	r4, r0, #3735552	; 0x390000
    2c10:	tstls	r1, r9, ror r4
    2c14:	ldrbtmi	r4, [r8], #-2360	; 0xfffff6c8
    2c18:	andge	pc, r8, sp, asr #17
    2c1c:	rsbne	pc, r3, #64, 4
    2c20:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    2c24:			; <UNDEFINED> instruction: 0xf7fe303c
    2c28:			; <UNDEFINED> instruction: 0xe77de994
    2c2c:	adcsle	r2, sl, sp, ror #22
    2c30:	tstle	fp, r4, ror fp
    2c34:	cmneq	r3, sl, ror r1
    2c38:	b	1089aac <opts@@Base+0x107264c>
    2c3c:	bl	189b79c <opts@@Base+0x188433c>
    2c40:	ldmne	fp, {r0, r1, r2, r9}^
    2c44:	ldmne	fp, {r1, r4, r6, r8, lr}^
    2c48:	ldmibne	fp, {r1, r4, r6, r8, lr}
    2c4c:	andeq	lr, r2, #72704	; 0x11c00
    2c50:	ldrsbeq	r0, [r2], #9
    2c54:	subsvc	lr, r3, #270336	; 0x42000
    2c58:	ldrmi	r4, [r7], -lr, lsl #12
    2c5c:	blcs	b7caa0 <opts@@Base+0xb65640>
    2c60:	ldmdble	r5, {r1, r2, r3, r6, r7, ip, lr, pc}
    2c64:	addle	r2, sl, r7, asr #22
    2c68:	adcsle	r2, r0, fp, asr #22
    2c6c:	strcs	r4, [r0], -r3, lsr #18
    2c70:	orrcs	r4, r0, #2293760	; 0x230000
    2c74:	tstls	r1, r9, ror r4
    2c78:	ldrbtmi	r4, [r8], #-2338	; 0xfffff6de
    2c7c:	vshl.s8	d25, d2, d0
    2c80:	eorscc	r1, ip, r5, ror r2
    2c84:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
    2c88:			; <UNDEFINED> instruction: 0xf7fe4634
    2c8c:	strb	lr, [fp, -r2, ror #18]
    2c90:	adcsle	r2, r5, r0, lsl #22
    2c94:	ldmdbmi	ip, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    2c98:	ldmdami	ip, {r7, r8, r9, sp}
    2c9c:	adcsvc	pc, r4, #1325400064	; 0x4f000000
    2ca0:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    2ca4:	ldmdbmi	sl, {r8, lr}
    2ca8:	eorscc	r4, ip, r8, ror r4
    2cac:			; <UNDEFINED> instruction: 0xf7fe4479
    2cb0:			; <UNDEFINED> instruction: 0xe739e950
    2cb4:	bl	fe915118 <opts@@Base+0xfe8fdcb8>
    2cb8:	ldmdami	r7, {r1, r3, sl}
    2cbc:	ldrbtmi	r3, [r9], #-1025	; 0xfffffbff
    2cc0:	ldmdbmi	r6, {r0, r8, ip, pc}
    2cc4:	strls	r4, [r2], #-1144	; 0xfffffb88
    2cc8:			; <UNDEFINED> instruction: 0xf8cd2380
    2ccc:	eorscc	sl, ip, ip
    2cd0:	andls	pc, r0, sp, asr #17
    2cd4:	adcsvc	pc, sp, #1325400064	; 0x4f000000
    2cd8:			; <UNDEFINED> instruction: 0x464c4479
    2cdc:	ldmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ce0:			; <UNDEFINED> instruction: 0xf7fee722
    2ce4:	svclt	0x0000e968
    2ce8:	andeq	r4, r1, ip, lsr #7
    2cec:	andeq	r0, r0, r4, lsl #2
    2cf0:	strdeq	r3, [r0], -r8
    2cf4:	andeq	r2, r0, r2, asr r8
    2cf8:	andeq	r2, r0, r6, lsl r9
    2cfc:	ldrdeq	r3, [r0], -ip
    2d00:	andeq	r2, r0, lr, ror #15
    2d04:			; <UNDEFINED> instruction: 0x000028b2
    2d08:	andeq	r3, r0, ip, ror r1
    2d0c:	andeq	r2, r0, r0, asr #15
    2d10:	andeq	r2, r0, ip, lsl #17
    2d14:	andeq	r3, r0, r2, asr #3
    2d18:	andeq	r2, r0, r4, lsr #15
    2d1c:	andeq	r2, r0, r0, ror #16
    2d20:	mvnsmi	lr, #737280	; 0xb4000
    2d24:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    2d28:	ldrmi	r4, [r8], r9, lsr #26
    2d2c:	stmdbeq	r4!, {r0, r3, r5, r9, sl, fp, lr}^
    2d30:	stmdbcs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    2d34:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    2d38:	stmdacs	r0, {r0, r1, r2, r7, ip, sp, pc}
    2d3c:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    2d40:	stmdavs	fp!, {r0, r2, r3, r5, r7, r8, fp, ip, lr}
    2d44:	bllt	1927960 <opts@@Base+0x1910500>
    2d48:	smlawbcs	sp, r9, r6, r4
    2d4c:	ldrmi	r4, [r7], -r6, lsl #12
    2d50:	stmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d54:	strmi	r4, [r4], -r6, lsl #5
    2d58:	ldrtmi	sp, [r0], -fp
    2d5c:	strbtmi	r4, [r9], -r2, asr #12
    2d60:	mcr2	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    2d64:	stmdblt	r4, {r3, r4, r8, r9, ip, sp, pc}^
    2d68:	andne	lr, r0, #3620864	; 0x374000
    2d6c:	ldrmi	r4, [r0], -ip, lsl #12
    2d70:	andcs	lr, r0, #10
    2d74:	stmib	sp, {r8, r9, sp}^
    2d78:	stmdavc	r3!, {r8, r9, sp}^
    2d7c:	stmdbls	r0, {r0, r1, r3, r6, r7, r8, fp, ip, sp, pc}
    2d80:	strmi	pc, [r0], #-111	; 0xffffff91
    2d84:	andcs	r9, r0, r1, lsl #20
    2d88:	stmib	r9, {r0, r8, r9, sp}^
    2d8c:	stmib	r7, {r9, ip}^
    2d90:	bls	152d98 <opts@@Base+0x13b938>
    2d94:	stmdavs	fp!, {r3, r4, r9, sl, lr}
    2d98:			; <UNDEFINED> instruction: 0xd116429a
    2d9c:	pop	{r0, r1, r2, ip, sp, pc}
    2da0:			; <UNDEFINED> instruction: 0xf7fe83f0
    2da4:	andscs	lr, r6, #144, 18	; 0x240000
    2da8:	andvs	r2, r2, r0, lsl #6
    2dac:	movwcs	lr, #2033	; 0x7f1
    2db0:	strbmi	lr, [r2], -pc, ror #15
    2db4:	stmdbge	r2, {r5, r6, sl, fp, ip}
    2db8:	mrc2	7, 4, pc, cr14, cr15, {7}
    2dbc:	rscsle	r2, r6, r0, lsl #16
    2dc0:	andne	lr, r0, #3620864	; 0x374000
    2dc4:	ldrdmi	lr, [r2], -sp
    2dc8:			; <UNDEFINED> instruction: 0xf7fee7de
    2dcc:	svclt	0x0000e8f4
    2dd0:	andeq	r4, r1, r4, lsl #3
    2dd4:	andeq	r0, r0, r4, lsl #2
    2dd8:			; <UNDEFINED> instruction: 0x460cb5f0
    2ddc:	orrlt	fp, r9, r7, lsl #1
    2de0:	strcs	r2, [r0], -r0, lsl #10
    2de4:	smlabtpl	r3, sp, r9, lr
    2de8:	strtmi	r2, [fp], -r0, lsl #14
    2dec:	strtmi	r9, [sl], -r2, lsl #10
    2df0:	stmib	sp, {r0, r3, r5, r9, sl, lr}^
    2df4:			; <UNDEFINED> instruction: 0xf7fe6700
    2df8:	ldmdblt	r0, {r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}^
    2dfc:	strtmi	r6, [r0], -r4, ror #16
    2e00:	ldcllt	0, cr11, [r0, #28]!
    2e04:	ldmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e08:	andvs	r2, r3, r6, lsl r3
    2e0c:	andlt	r4, r7, r0, lsr #12
    2e10:			; <UNDEFINED> instruction: 0x462cbdf0
    2e14:	andlt	r4, r7, r0, lsr #12
    2e18:	svclt	0x0000bdf0
    2e1c:	addlt	fp, r2, r0, ror r5
    2e20:	strmi	fp, [r6], -r1, lsl #3
    2e24:			; <UNDEFINED> instruction: 0xf7fe2000
    2e28:	strmi	lr, [r4], -sl, lsr #19
    2e2c:			; <UNDEFINED> instruction: 0x4630b190
    2e30:			; <UNDEFINED> instruction: 0xf7ff4621
    2e34:			; <UNDEFINED> instruction: 0x4605ffd1
    2e38:			; <UNDEFINED> instruction: 0xf7fe4620
    2e3c:			; <UNDEFINED> instruction: 0x4628e932
    2e40:	ldcllt	0, cr11, [r0, #-8]!
    2e44:			; <UNDEFINED> instruction: 0xf7fe460d
    2e48:	tstcs	r6, #1015808	; 0xf8000
    2e4c:	strtmi	r6, [r8], -r3
    2e50:	ldcllt	0, cr11, [r0, #-8]!
    2e54:	orrcs	r4, r0, #114688	; 0x1c000
    2e58:	vadd.i8	d20, d0, d7
    2e5c:	ldrbtmi	r1, [r9], #-753	; 0xfffffd0f
    2e60:	stmdbmi	r6, {r0, r8, ip, pc}
    2e64:	strls	r4, [r0], #-1144	; 0xfffffb88
    2e68:	ldrbtmi	r3, [r9], #-80	; 0xffffffb0
    2e6c:			; <UNDEFINED> instruction: 0xf7fe4625
    2e70:			; <UNDEFINED> instruction: 0xe7e4e870
    2e74:	andeq	r3, r0, sl, lsr r0
    2e78:	andeq	r2, r0, r4, lsl #12
    2e7c:	andeq	r2, r0, lr, asr #13
    2e80:	push	{r0, r2, r4, r7, r8, r9, fp, lr}
    2e84:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    2e88:	umlallt	r4, r7, r4, ip
    2e8c:	blx	fec676cc <opts@@Base+0xfec5026c>
    2e90:	smlabbls	sp, r1, r2, pc	; <UNPREDICTABLE>
    2e94:	ldmdbeq	r2, {r0, r1, r3, r4, r8, fp, ip, lr}^
    2e98:	svclt	0x00142800
    2e9c:	strcs	r4, [r1], #-1556	; 0xfffff9ec
    2ea0:	ldmdavs	fp, {r2, r3, r8, r9, ip, pc}
    2ea4:	cmnlt	r4, r5, lsr #6
    2ea8:	stmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2eac:	tstcs	r6, #0, 8
    2eb0:	blls	31aec4 <opts@@Base+0x303a64>
    2eb4:	bls	95473c <opts@@Base+0x93d2dc>
    2eb8:	addsmi	r6, sl, #1769472	; 0x1b0000
    2ebc:	tsthi	r9, r0, asr #32	; <UNPREDICTABLE>
    2ec0:	pop	{r0, r1, r2, r5, ip, sp, pc}
    2ec4:			; <UNDEFINED> instruction: 0x46838ff0
    2ec8:	blge	41d1d0 <opts@@Base+0x405d70>
    2ecc:	subscs	r4, r4, #132, 26	; 0x2100
    2ed0:	andls	r4, fp, r1, lsr #12
    2ed4:			; <UNDEFINED> instruction: 0x461e4618
    2ed8:	ldrbtmi	r9, [sp], #-783	; 0xfffffcf1
    2edc:			; <UNDEFINED> instruction: 0xf7fe9505
    2ee0:	blmi	fe03d318 <opts@@Base+0xfe025eb8>
    2ee4:	strtmi	r4, [r2], r0, lsl #21
    2ee8:			; <UNDEFINED> instruction: 0xf04f447b
    2eec:	ldrbtmi	r0, [sl], #-2309	; 0xfffff6fb
    2ef0:	andls	r9, r7, #167772160	; 0xa000000
    2ef4:	rsbeq	pc, r8, #-1073741824	; 0xc0000000
    2ef8:	tstcs	r0, r6, lsl #4
    2efc:			; <UNDEFINED> instruction: 0xf7fe4658
    2f00:			; <UNDEFINED> instruction: 0x4680e93e
    2f04:			; <UNDEFINED> instruction: 0xf0002800
    2f08:			; <UNDEFINED> instruction: 0x270480d4
    2f0c:	stmdbls	r4, {r2, ip, pc}
    2f10:			; <UNDEFINED> instruction: 0xf7ff2030
    2f14:	movwlt	pc, #3937	; 0xf61	; <UNPREDICTABLE>
    2f18:	strmi	r8, [r4], #-2692	; 0xfffff57c
    2f1c:	umaalpl	pc, r1, r4, r8	; <UNPREDICTABLE>
    2f20:	lfmle	f4, 2, [r4], #756	; 0x2f4
    2f24:			; <UNDEFINED> instruction: 0xf8d46830
    2f28:			; <UNDEFINED> instruction: 0xf8d49000
    2f2c:	tstlt	r8, r4
    2f30:	stmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f34:	eorsvs	r2, r3, r0, lsl #6
    2f38:	ldrtmi	r2, [r2], -r0, lsl #6
    2f3c:	umaalne	pc, r0, r4, r8	; <UNPREDICTABLE>
    2f40:	subeq	pc, r2, r4, lsl #2
    2f44:	ldmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f48:	blle	eccf50 <opts@@Base+0xeb5af0>
    2f4c:	stmdbls	r4, {r0, r1, r2, r3, r5, r9, sl, lr}
    2f50:			; <UNDEFINED> instruction: 0xf7ff2030
    2f54:	stmdacs	r0, {r0, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    2f58:			; <UNDEFINED> instruction: 0xf8ddd1de
    2f5c:			; <UNDEFINED> instruction: 0x46408010
    2f60:	ldm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f64:	tstlt	r3, sl, lsl #22
    2f68:			; <UNDEFINED> instruction: 0xf7fe4658
    2f6c:	blx	7fd31c <opts@@Base+0x7e5ebc>
    2f70:			; <UNDEFINED> instruction: 0xf8cdf38a
    2f74:	movwls	r9, #36896	; 0x9020
    2f78:	strcc	lr, [r8], #-2525	; 0xfffff623
    2f7c:	svclt	0x00082c00
    2f80:	subsle	r2, r5, r5, lsl #22
    2f84:	ldrbmi	r4, [r3], -sl, asr #12
    2f88:			; <UNDEFINED> instruction: 0xf7fe980b
    2f8c:			; <UNDEFINED> instruction: 0x4683e8fe
    2f90:	eorsle	r2, fp, r0, lsl #16
    2f94:	strcc	r9, [r4], -sl, lsl #22
    2f98:	movwls	r3, #41729	; 0xa301
    2f9c:			; <UNDEFINED> instruction: 0xd1ac2b14
    2fa0:	strcs	r4, [r0], #-2386	; 0xfffff6ae
    2fa4:	orrcs	r9, r0, #40960	; 0xa000
    2fa8:	ldrbtmi	r4, [r9], #-2129	; 0xfffff7af
    2fac:	ldmdbmi	r1, {r0, r8, ip, pc}^
    2fb0:	andls	r4, r2, #120, 8	; 0x78000000
    2fb4:	vhadd.s8	<illegal reg q9.5>, q0, q12
    2fb8:	strls	r2, [r0], #-609	; 0xfffffd9f
    2fbc:			; <UNDEFINED> instruction: 0xf7fd4479
    2fc0:	ldrb	lr, [r6, -r8, asr #31]!
    2fc4:	andcs	r9, r0, #7168	; 0x1c00
    2fc8:	ldrdne	lr, [r5], -sp
    2fcc:	vst1.8	{d25-d28}, [pc], r0
    2fd0:	movwls	r7, #4624	; 0x1210
    2fd4:			; <UNDEFINED> instruction: 0xf7fd2380
    2fd8:			; <UNDEFINED> instruction: 0x201eefbc
    2fdc:	svc	0x00d0f7fd
    2fe0:	stmdacs	r0, {r2, r9, sl, lr}
    2fe4:	svcge	0x0065f43f
    2fe8:	stmdavc	r0, {r0, r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    2fec:	mvnscc	pc, #79	; 0x4f
    2ff0:	ldrdgt	pc, [r4, -pc]
    2ff4:	tstcs	lr, r1, lsl #4
    2ff8:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    2ffc:			; <UNDEFINED> instruction: 0xf8cd7802
    3000:	strtmi	ip, [pc], -r0
    3004:	ldm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3008:			; <UNDEFINED> instruction: 0xe7a06034
    300c:	orrcs	r4, r0, #966656	; 0xec000
    3010:	strmi	lr, [r8, #-2525]	; 0xfffff623
    3014:	subscs	pc, sl, #64, 4
    3018:	ldrbtmi	r4, [r9], #-2105	; 0xfffff7c7
    301c:	smlabtlt	r0, sp, r9, lr
    3020:	ldrbtmi	r4, [r8], #-2360	; 0xfffff6c8
    3024:	strmi	lr, [r2, #-2509]	; 0xfffff633
    3028:	ldrbtmi	r3, [r9], #-104	; 0xffffff98
    302c:	svc	0x0090f7fd
    3030:	ldrsbhi	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    3034:	strcs	sl, [r0, -r4, lsr #28]
    3038:	stmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    303c:	ldmib	sp, {r3, r4, r5, r6, r7, sl, lr}^
    3040:			; <UNDEFINED> instruction: 0xf8cdba0e
    3044:			; <UNDEFINED> instruction: 0xf8dd8010
    3048:	and	r8, r0, r4, lsr r0
    304c:	ldrtmi	r4, [r4], -r6, lsr #12
    3050:	stmdbcc	r4, {r2, r4, r6, fp, ip, sp, lr, pc}
    3054:	bls	12f668 <opts@@Base+0x118208>
    3058:	streq	lr, [r7, #-2987]	; 0xfffff455
    305c:	movwls	lr, #6605	; 0x19cd
    3060:	andeq	lr, r7, r8, lsl #22
    3064:	mvnscc	pc, #79	; 0x4f
    3068:	andls	r4, r0, #42991616	; 0x2900000
    306c:			; <UNDEFINED> instruction: 0xf7fe2201
    3070:	addmi	lr, r5, #11141120	; 0xaa0000
    3074:	strmi	sp, [r7], #-3341	; 0xfffff2f3
    3078:	mvnle	r4, r6, asr r5
    307c:	stcge	13, cr9, [pc], {15}
    3080:			; <UNDEFINED> instruction: 0xf854354c
    3084:			; <UNDEFINED> instruction: 0xf7fd0f04
    3088:	adcmi	lr, r5, #132, 30	; 0x210
    308c:	strcs	sp, [r1], #-505	; 0xfffffe07
    3090:	ldmdbmi	lr, {r0, r1, r2, r3, r8, r9, sl, sp, lr, pc}
    3094:	ldmdami	lr, {r9, sp}
    3098:	ldrbtmi	r2, [r9], #-896	; 0xfffffc80
    309c:	ldmdbmi	sp, {r0, r8, ip, pc}
    30a0:	andls	r4, r0, #120, 8	; 0x78000000
    30a4:	vst4.16	{d19-d22}, [pc :128], r8
    30a8:	ldrbtmi	r7, [r9], #-539	; 0xfffffde5
    30ac:	svc	0x0050f7fd
    30b0:	ldmdbmi	r9, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    30b4:	ldmdami	r9, {r7, r8, r9, sp}
    30b8:	eorcs	pc, r6, #64, 4
    30bc:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    30c0:	ldmdbmi	r7, {r8, pc}
    30c4:	rsbcc	r4, r8, r8, ror r4
    30c8:	ldrbtmi	r4, [r9], #-1604	; 0xfffff9bc
    30cc:	svc	0x0040f7fd
    30d0:			; <UNDEFINED> instruction: 0xf7fde6ef
    30d4:	svclt	0x0000ef70
    30d8:	andeq	r4, r1, lr, lsr #32
    30dc:	andeq	r0, r0, r4, lsl #2
    30e0:	andeq	r2, r0, lr, asr r6
    30e4:	andeq	r2, r0, r0, lsl #11
    30e8:	andeq	r2, r0, lr, asr #31
    30ec:	andeq	r2, r0, lr, lsl #31
    30f0:			; <UNDEFINED> instruction: 0x000024b8
    30f4:	andeq	r2, r0, ip, ror r5
    30f8:	strdeq	r2, [r0], -r4
    30fc:	ldrdeq	r2, [r0], -lr
    3100:	andeq	r2, r0, r6, asr #8
    3104:	andeq	r2, r0, lr, lsl #10
    3108:	ldrdeq	r2, [r0], -r8
    310c:	andeq	r2, r0, r2, lsl #29
    3110:	andeq	r2, r0, r8, asr #7
    3114:	andeq	r2, r0, lr, lsl #9
    3118:	ldrdeq	r2, [r0], -ip
    311c:	andeq	r2, r0, r4, lsr #7
    3120:	andeq	r2, r0, lr, ror #8
    3124:	mvnsmi	lr, #737280	; 0xb4000
    3128:	mrrcmi	6, 1, r4, lr, cr14
    312c:			; <UNDEFINED> instruction: 0xf382fab2
    3130:	addlt	r4, r7, sp, asr sp
    3134:	ldmdbeq	fp, {r2, r3, r4, r5, r6, sl, lr}^
    3138:	stmdbcs	r0, {r0, r2, r5, r6, r8, fp, ip, lr}
    313c:	sadd16mi	fp, ip, r4
    3140:	stmdavs	fp!, {r0, sl, sp}
    3144:	cmnlt	r4, r5, lsl #6
    3148:	svc	0x00bcf7fd
    314c:	andvs	r2, r3, r6, lsl r3
    3150:	andcs	r9, r0, r5, lsl #20
    3154:	addsmi	r6, sl, #2818048	; 0x2b0000
    3158:	adchi	pc, r2, r0, asr #32
    315c:	pop	{r0, r1, r2, ip, sp, pc}
    3160:			; <UNDEFINED> instruction: 0x468883f0
    3164:	ldrmi	r6, [r7], -r9, lsl #16
    3168:	svc	0x0004f7fd
    316c:	stmdacs	r0, {r0, r7, r9, sl, lr}
    3170:	orrcs	sp, r0, r9, asr #32
    3174:			; <UNDEFINED> instruction: 0xf7fd9404
    3178:	qadd16mi	lr, r3, r8
    317c:	strmi	sl, [r1], -r4, lsl #20
    3180:			; <UNDEFINED> instruction: 0xf7fd4648
    3184:	stmdacs	r0, {r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    3188:	bmi	1239ee8 <opts@@Base+0x1222a88>
    318c:	blls	114a58 <opts@@Base+0xfd5f8>
    3190:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    3194:	svc	0x00a2f7fd
    3198:	adcsmi	r4, r4, #4, 12	; 0x400000
    319c:			; <UNDEFINED> instruction: 0xf898da5b
    31a0:	stmdbcs	r0, {r0, r3, ip}
    31a4:			; <UNDEFINED> instruction: 0xf04fd0d4
    31a8:			; <UNDEFINED> instruction: 0xf8cd0900
    31ac:			; <UNDEFINED> instruction: 0xf8b89010
    31b0:	strbmi	r0, [fp], -sl
    31b4:	strtmi	sl, [r7], #-2564	; 0xfffff5fc
    31b8:	blne	d942c0 <opts@@Base+0xd7ce60>
    31bc:	svc	0x003af7fd
    31c0:	blle	16146e8 <opts@@Base+0x15fd288>
    31c4:			; <UNDEFINED> instruction: 0xf04f9904
    31c8:	ldcmi	3, cr3, [r9], #-1020	; 0xfffffc04
    31cc:	ldrtmi	r2, [r8], -r1, lsl #4
    31d0:	tstls	r1, ip, ror r4
    31d4:	ldrtmi	r9, [r1], -r0, lsl #8
    31d8:	svc	0x00f4f7fd
    31dc:	stmdals	r4, {r2, r9, sl, lr}
    31e0:	mrc	7, 6, APSR_nzcv, cr6, cr13, {7}
    31e4:	lfmle	f4, 4, [r3], #664	; 0x298
    31e8:	orrcs	r4, r0, #819200	; 0xc8000
    31ec:	vst2.8	{d20-d21}, [pc :256], r2
    31f0:	ldrbtmi	r7, [r9], #-558	; 0xfffffdd2
    31f4:	smlabtls	r0, sp, r9, lr
    31f8:	ldrbtmi	r4, [r8], #-2352	; 0xfffff6d0
    31fc:	ldrbtmi	r4, [r9], #-1048	; 0xfffffbe8
    3200:	mcr	7, 5, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3204:			; <UNDEFINED> instruction: 0xf8d8e7a4
    3208:	orrcs	r4, r0, #0
    320c:	vst2.8	{d20,d22}, [pc :128], ip
    3210:	andls	r7, r0, r6, lsr #4
    3214:	ldrbtmi	r4, [r9], #-2091	; 0xfffff7d5
    3218:	strne	lr, [r1], #-2509	; 0xfffff633
    321c:	stmdbmi	sl!, {r0, r3, sl, sp}
    3220:	ldrmi	r4, [r8], #-1144	; 0xfffffb88
    3224:			; <UNDEFINED> instruction: 0xf7fd4479
    3228:	bmi	a3ec80 <opts@@Base+0xa27820>
    322c:			; <UNDEFINED> instruction: 0x46384631
    3230:			; <UNDEFINED> instruction: 0xf7fd447a
    3234:	sbfx	lr, r4, #30, #17
    3238:	orrcs	r4, r0, #606208	; 0x94000
    323c:	vadd.i8	d20, d0, d21
    3240:	ldrbtmi	r2, [r9], #-658	; 0xfffffd6e
    3244:	smlabtmi	r0, sp, r9, lr
    3248:	ldrbtmi	r4, [r8], #-2339	; 0xfffff6dd
    324c:	ldrbtmi	r4, [r9], #-1048	; 0xfffffbe8
    3250:	mrc	7, 3, APSR_nzcv, cr14, cr13, {7}
    3254:	stmdbmi	r1!, {r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    3258:	stmdami	r1!, {r9, sp}
    325c:	ldrbtmi	r2, [r9], #-896	; 0xfffffc80
    3260:	stmdbmi	r0!, {r0, r8, ip, pc}
    3264:	andls	r4, r0, #120, 8	; 0x78000000
    3268:	vqshl.s8	d20, d8, d0
    326c:	ldrbtmi	r2, [r9], #-669	; 0xfffffd63
    3270:	mcr	7, 3, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    3274:	ldmdbmi	ip, {r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    3278:	ldmdami	ip, {r7, r8, r9, sp}
    327c:	adccs	pc, lr, #64, 4
    3280:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    3284:	ldmdbmi	sl, {r8, ip, pc}
    3288:	ldrmi	r4, [r8], #-1144	; 0xfffffb88
    328c:			; <UNDEFINED> instruction: 0xf7fd4479
    3290:	bmi	63ec18 <opts@@Base+0x6277b8>
    3294:			; <UNDEFINED> instruction: 0x46384631
    3298:			; <UNDEFINED> instruction: 0xf7fd447a
    329c:	ldrb	lr, [r7, -r0, lsr #30]
    32a0:	mcr	7, 4, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    32a4:	andeq	r3, r1, r0, lsl #27
    32a8:	andeq	r0, r0, r4, lsl #2
    32ac:	andeq	r2, r0, sl, lsl r4
    32b0:	andeq	r2, r0, r8, ror #28
    32b4:	andeq	r2, r0, lr, asr #28
    32b8:	andeq	r2, r0, lr, ror #4
    32bc:	andeq	r2, r0, sl, lsr r3
    32c0:	muleq	r0, lr, sp
    32c4:	andeq	r2, r0, r8, asr #4
    32c8:	andeq	r2, r0, r4, lsl r3
    32cc:	andeq	r2, r0, r4, lsr #27
    32d0:	andeq	r2, r0, sl, lsr sp
    32d4:	andeq	r2, r0, lr, lsl r2
    32d8:	andeq	r2, r0, sl, ror #5
    32dc:	andeq	r2, r0, r2, lsl #27
    32e0:	andeq	r2, r0, r4, lsl #4
    32e4:	andeq	r2, r0, sl, asr #5
    32e8:	andeq	r2, r0, r0, lsl #27
    32ec:	andeq	r2, r0, r0, ror #3
    32f0:	andeq	r2, r0, ip, lsr #5
    32f4:	andeq	r2, r0, ip, lsr sp
    32f8:	blmi	ffc3d7b4 <opts@@Base+0xffc26354>
    32fc:	cdpmi	0, 4, cr11, cr2, cr4, {4}
    3300:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    3304:	ldrmi	sp, [sp], -r7, rrx
    3308:	ldrmi	r4, [r4], -r0, asr #22
    330c:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3310:	ldrbmi	fp, [sl, #-3072]	; 0xfffff400
    3314:	movweq	lr, #52085	; 0xcb75
    3318:			; <UNDEFINED> instruction: 0xf640db0b
    331c:	bl	6dfb20 <opts@@Base+0x6c86c0>
    3320:			; <UNDEFINED> instruction: 0xf04f0801
    3324:	bl	1303b2c <opts@@Base+0x12ec6cc>
    3328:	strmi	r0, [r0, #2306]!	; 0x902
    332c:	movweq	lr, #23417	; 0x5b79
    3330:	bmi	df9bf0 <opts@@Base+0xde2790>
    3334:	cdpvs	3, 8, cr2, cr0, cr0, {0}
    3338:	ldmpl	r2!, {r7, r8, sp}
    333c:	mcr	7, 6, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    3340:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3344:	blmi	cf7484 <opts@@Base+0xce0024>
    3348:	andvc	pc, r0, #1325400064	; 0x4f000000
    334c:			; <UNDEFINED> instruction: 0x270021ff
    3350:	vst3.16	{d20-d22}, [pc :256], fp
    3354:			; <UNDEFINED> instruction: 0xf04f7800
    3358:	ldrmi	r0, [r8], -r0, lsl #18
    335c:	mcr	7, 6, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3360:	vld2.8	{d4,d6}, [r4 :128]!
    3364:			; <UNDEFINED> instruction: 0x463b6c7f
    3368:	stceq	0, cr15, [pc], {44}	; 0x2c
    336c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    3370:	b	13e5778 <opts@@Base+0x13ce318>
    3374:	ldrdls	r0, [r2], -ip
    3378:	stmib	r1, {r4, r5, r9, sl, lr}^
    337c:			; <UNDEFINED> instruction: 0xf7fdc700
    3380:	stmdacs	r0, {r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    3384:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    3388:			; <UNDEFINED> instruction: 0x4630db10
    338c:	mrc	7, 2, APSR_nzcv, cr8, cr13, {7}
    3390:	vmlsl.u8	q10, d4, d18
    3394:	movwcs	r0, #4552	; 0x11c8
    3398:	streq	pc, [r7], #-4
    339c:	adcmi	r4, r3, sl, ror r4
    33a0:	andsmi	r5, ip, r4, asr ip
    33a4:	andlt	r4, r4, r0, lsr #12
    33a8:	blhi	ffc3d6a4 <opts@@Base+0xffc26244>
    33ac:	vst2.8	{d20,d22}, [pc :64], ip
    33b0:	ldmdami	ip, {r7, r8, r9, ip, sp, lr}
    33b4:	rsccs	pc, pc, #64, 4
    33b8:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    33bc:	ldmdbmi	sl, {r8, ip, sp, lr}
    33c0:	addscc	r4, r4, r8, ror r4
    33c4:	ldrbtcc	pc, [pc], #79	; 33cc <__snprintf_chk@plt+0x2208>	; <UNPREDICTABLE>
    33c8:			; <UNDEFINED> instruction: 0xf7fd4479
    33cc:	ldrtmi	lr, [r0], -r2, asr #27
    33d0:	mrc	7, 1, APSR_nzcv, cr6, cr13, {7}
    33d4:			; <UNDEFINED> instruction: 0xf7fde7e6
    33d8:			; <UNDEFINED> instruction: 0xf04fee76
    33dc:	tstcs	r6, #-16777216	; 0xff000000
    33e0:	ldrb	r6, [pc, r3]
    33e4:	vst2.8	{d20,d22}, [pc :64], r1
    33e8:	ldmdami	r1, {r7, r8, r9, ip, sp, lr}
    33ec:	rsccs	pc, r5, #64, 4
    33f0:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    33f4:	stmdbmi	pc, {r8, sp, lr}	; <UNPREDICTABLE>
    33f8:	addscc	r4, r4, r8, ror r4
    33fc:	ldrbtcc	pc, [pc], #79	; 3404 <__snprintf_chk@plt+0x2240>	; <UNPREDICTABLE>
    3400:			; <UNDEFINED> instruction: 0xf7fd4479
    3404:	strb	lr, [sp, r6, lsr #27]
    3408:			; <UNDEFINED> instruction: 0x00013bb4
    340c:	andeq	r3, r1, r0, lsl #26
    3410:	andeq	r0, r0, r0, lsl #2
    3414:	andeq	r3, r1, r4, ror #25
    3418:	andeq	r3, r1, r0, lsr #25
    341c:	muleq	r1, r8, ip
    3420:	andeq	r2, r0, r0, asr #25
    3424:	andeq	r2, r0, r8, lsr #1
    3428:	andeq	r2, r0, r0, ror r1
    342c:	andeq	r2, r0, r0, ror ip
    3430:	andeq	r2, r0, r0, ror r0
    3434:	andeq	r2, r0, r8, lsr r1
    3438:	mvnsmi	lr, #737280	; 0xb4000
    343c:	stmdacs	r0, {r0, r2, r7, ip, sp, pc}
    3440:			; <UNDEFINED> instruction: 0x4614d05a
    3444:	addslt	r4, r9, #48, 20	; 0x30000
    3448:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
    344c:	stmdbhi	r2, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
    3450:	bl	1c54968 <opts@@Base+0x1c3d508>
    3454:	blle	6c4080 <opts@@Base+0x6acc20>
    3458:	ldclvc	6, cr15, [pc], #256	; 3560 <__snprintf_chk@plt+0x239c>
    345c:			; <UNDEFINED> instruction: 0x060ceb18
    3460:	andeq	pc, r0, #79	; 0x4f
    3464:	streq	lr, [r2, -r9, asr #22]
    3468:	bl	1dd3f08 <opts@@Base+0x1dbcaa8>
    346c:	blle	3c4078 <opts@@Base+0x3acc18>
    3470:			; <UNDEFINED> instruction: 0xf3c44b26
    3474:	andcs	r0, r1, #200, 2	; 0x32
    3478:	streq	pc, [r7], #-4
    347c:	adcmi	r4, r2, fp, ror r4
    3480:			; <UNDEFINED> instruction: 0xf893440b
    3484:	andsmi	r4, r4, r0, lsl #4
    3488:	andlt	r4, r5, r0, lsr #12
    348c:	mvnshi	lr, #12386304	; 0xbd0000
    3490:			; <UNDEFINED> instruction: 0xf44f4b1f
    3494:	mrscs	r7, R8_usr
    3498:	ldrbvs	pc, [pc, -r4, lsr #8]!	; <UNPREDICTABLE>
    349c:			; <UNDEFINED> instruction: 0x460e447b
    34a0:			; <UNDEFINED> instruction: 0xf0274413
    34a4:	ldrmi	r0, [r8], -pc, lsl #14
    34a8:	mcr	7, 1, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    34ac:	vst2.8	{d20,d22}, [pc :64], r9
    34b0:	movwcs	r7, #512	; 0x200
    34b4:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    34b8:	ldrtmi	r2, [r3], -r0, lsl #6
    34bc:	strdls	r0, [r2], -sl
    34c0:	strvc	lr, [r2], -r1, asr #19
    34c4:	ldrdeq	pc, [r0], r5
    34c8:	ldcl	7, cr15, [r6, #1012]!	; 0x3f4
    34cc:			; <UNDEFINED> instruction: 0xf1712800
    34d0:	ble	ff3440d8 <opts@@Base+0xff32cc78>
    34d4:	vst2.8	{d20,d22}, [pc :64], r0
    34d8:	ldmdami	r0, {r7, r8, r9, ip, sp, lr}
    34dc:	eorcc	pc, r9, #64, 4
    34e0:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    34e4:	stmdbmi	lr, {r8, sp, lr}
    34e8:	adccc	r4, ip, r8, ror r4
    34ec:	ldrbtcc	pc, [pc], #79	; 34f4 <__snprintf_chk@plt+0x2330>	; <UNPREDICTABLE>
    34f0:			; <UNDEFINED> instruction: 0xf7fd4479
    34f4:	strb	lr, [r7, lr, lsr #26]
    34f8:	stcl	7, cr15, [r4, #1012]!	; 0x3f4
    34fc:	ldrbtcc	pc, [pc], #79	; 3504 <__snprintf_chk@plt+0x2340>	; <UNPREDICTABLE>
    3500:	andvs	r2, r3, r6, lsl r3
    3504:	svclt	0x0000e7c0
    3508:	andeq	r3, r1, r2, asr #23
    350c:			; <UNDEFINED> instruction: 0x00013bb8
    3510:	muleq	r1, r8, fp
    3514:	andeq	r3, r1, r8, asr fp
    3518:			; <UNDEFINED> instruction: 0x00002bb0
    351c:	andeq	r1, r0, r0, lsl #31
    3520:	andeq	r2, r0, r8, asr #32
    3524:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    3528:	stmiavs	r4, {r0, r3, r6, ip, lr, pc}^
    352c:	suble	r2, r2, r0, lsl #24
    3530:	movwcs	lr, #2512	; 0x9d0
    3534:	svclt	0x00082b00
    3538:	teqle	r9, #45056	; 0xb000
    353c:	blcs	225d8 <opts@@Base+0xb178>
    3540:	bcs	2f3168 <opts@@Base+0x2dbd08>
    3544:	streq	pc, [r3, #-421]	; 0xfffffe5b
    3548:			; <UNDEFINED> instruction: 0xf585fab5
    354c:	movwcs	fp, #3864	; 0xf18
    3550:	ldrbne	lr, [r5, #-2639]	; 0xfffff5b1
    3554:	strtmi	fp, [fp], -r8, lsl #30
    3558:	stmvs	r1, {r0, r1, r4, r6, r8, r9, fp, ip, sp, pc}
    355c:	bvs	2afae8 <opts@@Base+0x298688>
    3560:	b	149de94 <opts@@Base+0x1486a34>
    3564:	andle	r0, r7, r3
    3568:	svccs	0x0000b29f
    356c:	bcs	2f3194 <opts@@Base+0x2dbd34>
    3570:	svclt	0x0018d31e
    3574:	ldmiblt	sp, {r8, sl, sp}^
    3578:			; <UNDEFINED> instruction: 0xf7ff2030
    357c:	bicslt	pc, r0, pc, asr #24
    3580:	strmi	r8, [r8], #-2689	; 0xfffff57f
    3584:	stmdavs	r2, {r0, r6, fp, sp, lr}
    3588:	blcs	2ffbc <opts@@Base+0x18b5c>
    358c:	bcs	1731a4 <opts@@Base+0x15bd44>
    3590:	andle	r2, lr, r0, lsl #6
    3594:	svclt	0x00082b00
    3598:	movwle	r2, #39435	; 0x9a0b
    359c:	svclt	0x000c7c22
    35a0:	movwcs	r2, #769	; 0x301
    35a4:	svclt	0x00142a03
    35a8:			; <UNDEFINED> instruction: 0xf0032300
    35ac:	and	r0, r0, r1, lsl #6
    35b0:	ldrmi	r2, [r8], -r1, lsl #6
    35b4:			; <UNDEFINED> instruction: 0xf04fbdf8
    35b8:			; <UNDEFINED> instruction: 0x461833ff
    35bc:			; <UNDEFINED> instruction: 0xf7fdbdf8
    35c0:			; <UNDEFINED> instruction: 0xf04fed82
    35c4:	andscs	r3, r6, #-67108861	; 0xfc000003
    35c8:	ldrmi	r6, [r8], -r2
    35cc:	svclt	0x0000bdf8
    35d0:	svclt	0x00004770
    35d4:			; <UNDEFINED> instruction: 0x4604b510
    35d8:	tstcs	r8, r8, ror #2
    35dc:			; <UNDEFINED> instruction: 0xf7fd2001
    35e0:			; <UNDEFINED> instruction: 0xf04fecb2
    35e4:			; <UNDEFINED> instruction: 0x460331ff
    35e8:			; <UNDEFINED> instruction: 0xf04f60c4
    35ec:	stmib	r3, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}^
    35f0:	ldrmi	r0, [r8], -r4, lsl #2
    35f4:			; <UNDEFINED> instruction: 0xf7fdbd10
    35f8:	strtmi	lr, [r3], -r6, ror #26
    35fc:	andvs	r2, r2, r6, lsl r2
    3600:	ldclt	6, cr4, [r0, #-96]	; 0xffffffa0
    3604:	ldrlt	fp, [r0, #-336]	; 0xfffffeb0
    3608:	stmvs	r0, {r2, r9, sl, lr}
    360c:			; <UNDEFINED> instruction: 0xf7fdb108
    3610:			; <UNDEFINED> instruction: 0x4620ed98
    3614:			; <UNDEFINED> instruction: 0x4010e8bd
    3618:	ldclt	7, cr15, [r8], #1012	; 0x3f4
    361c:	svclt	0x00004770
    3620:	svcmi	0x00f0e92d
    3624:			; <UNDEFINED> instruction: 0xf8dfb08f
    3628:	blmi	ffe645c0 <opts@@Base+0xffe4d160>
    362c:			; <UNDEFINED> instruction: 0xf85844f8
    3630:	movwls	r3, #32771	; 0x8003
    3634:	movwls	r6, #55323	; 0xd81b
    3638:			; <UNDEFINED> instruction: 0xf0002800
    363c:			; <UNDEFINED> instruction: 0x460481de
    3640:	tstlt	r8, r0, lsl #17
    3644:	ldcl	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    3648:	adcvs	r2, r3, r0, lsl #6
    364c:	svcvs	0x00c168e0
    3650:	mlacc	r5, r0, r8, pc	; <UNPREDICTABLE>
    3654:	ldrsbtgt	pc, [r0], -r1	; <UNPREDICTABLE>
    3658:	eoreq	pc, r0, #-1073741776	; 0xc0000030
    365c:			; <UNDEFINED> instruction: 0xf1b36b49
    3660:	blx	b04ae8 <opts@@Base+0xaed688>
    3664:	blx	81e78 <opts@@Base+0x6aa18>
    3668:	svclt	0x0058f202
    366c:			; <UNDEFINED> instruction: 0xf505fa41
    3670:	beq	bdfa0 <opts@@Base+0xa6b40>
    3674:	blx	105db04 <opts@@Base+0x10466a4>
    3678:	stmdbvs	r3!, {r0, r1, r8, r9, fp, ip, sp, lr, pc}^
    367c:	b	12b33e4 <opts@@Base+0x129bf84>
    3680:	mrrcne	10, 0, r0, r6, cr5
    3684:	streq	pc, [r0, -r3, asr #2]
    3688:	bl	1dd4be8 <opts@@Base+0x1dbd788>
    368c:	stmib	r4, {r0, r1, r3, r8, r9}^
    3690:	vabdl.s8	q3, d0, d4
    3694:	bmi	ff7e3b18 <opts@@Base+0xff7cc6b8>
    3698:	stmibmi	r0!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
    369c:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    36a0:	ldrbtmi	r3, [r9], #-704	; 0xfffffd40
    36a4:	smlabtls	r9, r0, r3, r3
    36a8:	movwls	r9, #45578	; 0xb20a
    36ac:	andshi	pc, ip, sp, asr #17
    36b0:			; <UNDEFINED> instruction: 0xf04f4632
    36b4:	ldrtmi	r0, [fp], -r0, lsl #18
    36b8:	andls	pc, r4, r4, asr #17
    36bc:	mrc2	7, 5, pc, cr12, cr15, {7}
    36c0:	strmi	r1, [r5], -r2, asr #24
    36c4:	mrshi	pc, (UNDEF: 8)	; <UNPREDICTABLE>
    36c8:	stmdacs	r0, {r0, r1, r5, r6, fp, sp, lr}
    36cc:			; <UNDEFINED> instruction: 0xf043d075
    36d0:	stmiavs	r0!, {r0, r8}^
    36d4:	ldmib	r4, {r0, r5, r6, sp, lr}^
    36d8:			; <UNDEFINED> instruction: 0xf7fd2304
    36dc:			; <UNDEFINED> instruction: 0x4601ed56
    36e0:	stmdacs	r0, {r5, r7, sp, lr}
    36e4:	sbchi	pc, sp, r0
    36e8:	andscs	r6, r0, r1, lsl #17
    36ec:	blx	fe5c16f2 <opts@@Base+0xfe5aa292>
    36f0:	ldmvs	r9, {r0, r1, r5, r7, fp, sp, lr}
    36f4:	eorcs	r4, r0, r1, lsl #13
    36f8:	blx	fe4416fe <opts@@Base+0xfe42a29e>
    36fc:	ldmvs	r9, {r0, r1, r5, r7, fp, sp, lr}
    3700:	addcs	r4, r0, r5, lsl #12
    3704:	blx	fe2c170a <opts@@Base+0xfe2aa2aa>
    3708:			; <UNDEFINED> instruction: 0xf1b96863
    370c:			; <UNDEFINED> instruction: 0xf0000f00
    3710:			; <UNDEFINED> instruction: 0xf04380b5
    3714:	tstlt	sp, r0, asr #6
    3718:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    371c:	tstlt	r8, r3, rrx
    3720:			; <UNDEFINED> instruction: 0xf0436863
    3724:	rsbvs	r0, r3, r4, lsl #6
    3728:	stmiavs	r0!, {r0, r1, r5, fp, sp, lr}
    372c:	strle	r0, [r4, #-1819]!	; 0xfffff8e5
    3730:			; <UNDEFINED> instruction: 0xf7fd2100
    3734:	strmi	lr, [r5], -r4, lsr #26
    3738:			; <UNDEFINED> instruction: 0xf0002800
    373c:	ldmibmi	r8!, {r0, r2, r3, r6, r8, pc}
    3740:	stceq	0, cr15, [r0], {79}	; 0x4f
    3744:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3748:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    374c:	andcs	r4, r4, #103809024	; 0x6300000
    3750:	stmdbls	r7, {r1, r2, r3, r7, r9, sl, lr}
    3754:			; <UNDEFINED> instruction: 0xf8512090
    3758:	strls	r1, [r4, #-14]
    375c:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    3760:			; <UNDEFINED> instruction: 0xcc02e9cd
    3764:	stc	7, cr15, [r4, #-1012]	; 0xfffffc0c
    3768:	stmdavs	r3!, {r3, r4, r8, fp, ip, sp, pc}^
    376c:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    3770:	strtmi	r6, [r8], -r3, rrx
    3774:	ldc	7, cr15, [r4], {253}	; 0xfd
    3778:			; <UNDEFINED> instruction: 0xf7ff68a0
    377c:	stmdavs	r3!, {r0, r1, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    3780:	cmnle	r4, r0, lsl #16
    3784:	nopeq	{67}	; 0x43
    3788:	stmdavs	r5!, {r0, r1, r5, r6, sp, lr}
    378c:	andsmi	r6, sp, r0, lsr #17
    3790:			; <UNDEFINED> instruction: 0xf7fdd160
    3794:	stmdacs	r0, {r1, r2, r4, r6, r7, sl, fp, sp, lr, pc}
    3798:	adcshi	pc, r2, r0, asr #32
    379c:	ldmib	r4, {r5, r7, sp, lr}^
    37a0:	lfmne	f3, 2, [lr], {4}
    37a4:	streq	pc, [r0, -r2, asr #2]
    37a8:	bl	1dd4d08 <opts@@Base+0x1dbd8a8>
    37ac:	stmib	r4, {r0, r1, r3, r8, r9}^
    37b0:	vabdl.s8	q3, d0, d4
    37b4:	stmiavs	r0!, {r0, r1, r2, r3, r7, pc}^
    37b8:			; <UNDEFINED> instruction: 0xf043e77a
    37bc:	cmncs	r0, r2, lsl #6
    37c0:	andcs	r6, r1, r3, rrx
    37c4:	bl	fefc17c0 <opts@@Base+0xfefaa360>
    37c8:	adcvs	r4, r0, r1, lsl #13
    37cc:			; <UNDEFINED> instruction: 0xf0002800
    37d0:	ldmib	r4, {r0, r6, r7, pc}^
    37d4:	stmiavs	r1!, {r2, r8, r9, sp}^
    37d8:	stmib	r9, {r3, r6, r7, r8, fp, sp, lr}^
    37dc:			; <UNDEFINED> instruction: 0xf8c92300
    37e0:			; <UNDEFINED> instruction: 0xf7fd100c
    37e4:	stmiavs	r3!, {r1, r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    37e8:	andeq	pc, r8, r9, asr #17
    37ec:	bcs	1da5c <opts@@Base+0x65fc>
    37f0:	sbchi	pc, r1, r0
    37f4:	strtmi	r6, [fp], -r1, ror #17
    37f8:	bmi	fe2a981c <opts@@Base+0xfe2923bc>
    37fc:	orrcs	r9, r0, r6, lsl #2
    3800:	stmdals	r6, {r1, r7, fp, ip, lr}
    3804:			; <UNDEFINED> instruction: 0xf7fd6f80
    3808:	strmi	lr, [r1], r4, ror #24
    380c:			; <UNDEFINED> instruction: 0xf0002800
    3810:	ldmib	r4, {r3, r4, r5, r7, pc}^
    3814:	stmiavs	r1!, {r0, r1, r9, ip, sp}
    3818:			; <UNDEFINED> instruction: 0xe014f8d4
    381c:			; <UNDEFINED> instruction: 0xc01cf8d3
    3820:	blx	fe89da4e <opts@@Base+0xfe8865ee>
    3824:	stmib	sp, {r2, r3, r8, r9, sp}^
    3828:	tstls	r2, r0, lsl #10
    382c:	movwcc	pc, #60172	; 0xeb0c	; <UNPREDICTABLE>
    3830:	mcrr	7, 15, pc, r2, cr13	; <UNPREDICTABLE>
    3834:	ldmibvs	sl, {r0, r1, r5, r6, r7, fp, sp, lr}^
    3838:	addsmi	r2, r0, #0, 6
    383c:	movweq	lr, #15217	; 0x3b71
    3840:	adcshi	pc, r1, r0, asr #5
    3844:			; <UNDEFINED> instruction: 0xf7fd4648
    3848:	stmdavs	r3!, {r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    384c:	stmiavs	r0!, {r0, r2, r5, fp, sp, lr}
    3850:	addsle	r4, lr, sp, lsl r0
    3854:			; <UNDEFINED> instruction: 0xf580fab0
    3858:	blls	205e14 <opts@@Base+0x1ee9b4>
    385c:	bls	355104 <opts@@Base+0x33dca4>
    3860:	addsmi	r6, sl, #1769472	; 0x1b0000
    3864:	sbcshi	pc, r0, r0, asr #32
    3868:	pop	{r0, r1, r2, r3, ip, sp, pc}
    386c:	stmdacs	r1, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3870:			; <UNDEFINED> instruction: 0xf043bf04
    3874:	rsbvs	r0, r3, r0, lsl r3
    3878:	str	sp, [r6, r4, lsl #3]
    387c:	orreq	pc, r0, #67	; 0x43
    3880:	andls	lr, r1, r9, asr #14
    3884:	movwls	sl, #2828	; 0xb0c
    3888:	movwcs	lr, #18900	; 0x49d4
    388c:	smlattls	ip, r0, r8, r6
    3890:	mcrr	7, 15, pc, r4, cr13	; <UNPREDICTABLE>
    3894:	ldmiblt	r0, {r2, r7, r9, sl, lr}^
    3898:	ldmib	r4, {r2, r3, r8, sl, fp, ip, pc}^
    389c:			; <UNDEFINED> instruction: 0xb1252304
    38a0:	bvs	1a5e148 <opts@@Base+0x1a46ce8>
    38a4:	streq	lr, [r1, #-2640]	; 0xfffff5b0
    38a8:	ldmdbmi	pc, {r0, r6, r8, ip, lr, pc}^	; <UNPREDICTABLE>
    38ac:	stmib	sp, {sp}^
    38b0:	orrcs	r2, r0, #134217728	; 0x8000000
    38b4:	andls	r4, r0, r9, ror r4
    38b8:	vrhadd.s8	d25, d0, d1
    38bc:	ldmib	sp, {r0, r1, r4, r9, lr}^
    38c0:			; <UNDEFINED> instruction: 0xf7fd1009
    38c4:	stmdals	ip, {r1, r2, r6, r8, r9, fp, sp, lr, pc}
    38c8:	bl	18c18c4 <opts@@Base+0x18aa464>
    38cc:	ldmib	r4, {r0, r1, r2, r5, r6, r8, r9, sl, sp, lr, pc}^
    38d0:	strb	r2, [sl, r4, lsl #6]!
    38d4:	ldr	r6, [sp, r0, lsr #17]!
    38d8:	ldrdeq	lr, [r4, -r4]
    38dc:	mrrcmi	3, 8, r2, r3, cr0
    38e0:	addvs	pc, r0, #1325400064	; 0x4f000000
    38e4:	andls	pc, r0, sp, asr #17
    38e8:	smlabteq	r2, sp, r9, lr
    38ec:	ldmdami	r0, {r2, r3, r4, r5, r6, sl, lr}^
    38f0:	ldrbtmi	r4, [r8], #-2384	; 0xfffff6b0
    38f4:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    38f8:			; <UNDEFINED> instruction: 0xf7fd30c0
    38fc:	str	lr, [ip, sl, lsr #22]!
    3900:	ldrdeq	lr, [r4, -r4]
    3904:	mcrrmi	3, 8, r2, ip, cr0
    3908:	rsbsmi	pc, r1, #64, 4
    390c:	stmib	sp, {r8, sl, ip, pc}^
    3910:	ldrbtmi	r0, [ip], #-258	; 0xfffffefe
    3914:	stmdbmi	sl, {r0, r3, r6, fp, lr}^
    3918:	strls	r4, [r1], #-1144	; 0xfffffb88
    391c:	sbccc	r4, r0, r9, ror r4
    3920:	bl	5c191c <opts@@Base+0x5aa4bc>
    3924:	bl	ff3c1920 <opts@@Base+0xff3aa4c0>
    3928:	rsbmi	r6, sp, #327680	; 0x50000
    392c:	addlt	lr, r9, #39059456	; 0x2540000
    3930:	tstls	r5, r4, asr #26
    3934:	ldrbtmi	r4, [sp], #-2372	; 0xfffff6bc
    3938:	movwcs	lr, #10701	; 0x29cd
    393c:	andls	r2, r4, r0, lsl #7
    3940:	andsmi	pc, sl, #64, 4
    3944:	andgt	pc, r0, sp, asr #17
    3948:	stmdals	fp, {r0, r3, r4, r5, r6, sl, lr}
    394c:			; <UNDEFINED> instruction: 0xf7fd9501
    3950:	ldr	lr, [r8, r0, lsl #22]!
    3954:	orrcs	r4, r0, #999424	; 0xf4000
    3958:	vtst.8	d20, d0, d29
    395c:	ldrbtmi	r4, [r9], #-588	; 0xfffffdb4
    3960:	ldmdbmi	ip!, {r0, r8, ip, pc}
    3964:	strls	r4, [r0, #-1144]	; 0xfffffb88
    3968:	ldrbtmi	r3, [r9], #-192	; 0xffffff40
    396c:	ldrbcc	pc, [pc, #79]!	; 39c3 <__snprintf_chk@plt+0x27ff>	; <UNPREDICTABLE>
    3970:	b	ffbc196c <opts@@Base+0xffbaa50c>
    3974:			; <UNDEFINED> instruction: 0x4618e771
    3978:	ldrbcc	pc, [pc, #79]!	; 39cf <__snprintf_chk@plt+0x280b>	; <UNPREDICTABLE>
    397c:	bl	241978 <opts@@Base+0x22a518>
    3980:	ldmdbmi	r5!, {r0, r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    3984:	orrvc	pc, r0, #1325400064	; 0x4f000000
    3988:	vtst.8	d20, d0, d20
    398c:	ldrbtmi	r4, [r9], #-603	; 0xfffffda5
    3990:	ldmdbmi	r3!, {r0, r8, ip, pc}
    3994:	strls	r4, [r0, #-1144]	; 0xfffffb88
    3998:	ldrbtmi	r3, [r9], #-192	; 0xffffff40
    399c:	ldrbcc	pc, [pc, #79]!	; 39f3 <__snprintf_chk@plt+0x282f>	; <UNPREDICTABLE>
    39a0:	b	ff5c199c <opts@@Base+0xff5aa53c>
    39a4:	ldmib	r4, {r0, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    39a8:	vst4.8	{d16,d18,d20,d22}, [pc], r4
    39ac:	stcmi	3, cr7, [sp], #-512	; 0xfffffe00
    39b0:	rsbmi	pc, r2, #64, 4
    39b4:			; <UNDEFINED> instruction: 0xf04f9500
    39b8:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}^
    39bc:	ldrbtmi	r0, [ip], #-258	; 0xfffffefe
    39c0:	stmdbmi	sl!, {r0, r3, r5, fp, lr}
    39c4:	strls	r4, [r1], #-1144	; 0xfffffb88
    39c8:	sbccc	r4, r0, r9, ror r4
    39cc:	b	ff0419c8 <opts@@Base+0xff02a568>
    39d0:			; <UNDEFINED> instruction: 0xf7fd4648
    39d4:	smlaldx	lr, r0, r6, fp
    39d8:	orrcs	r4, r0, #606208	; 0x94000
    39dc:	vadd.i8	d20, d0, d21
    39e0:	ldrbtmi	r4, [r9], #-567	; 0xfffffdc9
    39e4:	stmdbmi	r4!, {r0, r8, ip, pc}
    39e8:	strls	r4, [r0, #-1144]	; 0xfffffb88
    39ec:	ldrbtmi	r3, [r9], #-192	; 0xffffff40
    39f0:	ldrbcc	pc, [pc, #79]!	; 3a47 <__snprintf_chk@plt+0x2883>	; <UNPREDICTABLE>
    39f4:	b	feb419f0 <opts@@Base+0xfeb2a590>
    39f8:			; <UNDEFINED> instruction: 0xf7fde72f
    39fc:			; <UNDEFINED> instruction: 0xf04feb64
    3a00:	tstcs	r6, #1069547520	; 0x3fc00000
    3a04:	str	r6, [r8, -r3]!
    3a08:	b	ff541a04 <opts@@Base+0xff52a5a4>
    3a0c:	andeq	r3, r1, r8, lsl #17
    3a10:	andeq	r0, r0, r4, lsl #2
    3a14:	andeq	r1, r0, ip, asr #27
    3a18:	andeq	r1, r0, sl, asr #27
    3a1c:	muleq	r0, r6, lr
    3a20:	andeq	r0, r0, r0, lsl r1
    3a24:	andeq	r0, r0, r0, lsl #2
    3a28:	andeq	r2, r0, r0, lsr #16
    3a2c:	andeq	r2, r0, r0, asr #15
    3a30:	andeq	r1, r0, r6, ror fp
    3a34:	andeq	r1, r0, r2, asr #24
    3a38:	andeq	r2, r0, lr, asr r8
    3a3c:	andeq	r1, r0, r0, asr fp
    3a40:	andeq	r1, r0, ip, lsl ip
    3a44:			; <UNDEFINED> instruction: 0x000027ba
    3a48:	strdeq	r1, [r0], -r0
    3a4c:			; <UNDEFINED> instruction: 0x000027ba
    3a50:	andeq	r1, r0, r4, lsl #22
    3a54:	andeq	r1, r0, lr, asr #23
    3a58:	andeq	r2, r0, r6, lsr #15
    3a5c:	ldrdeq	r1, [r0], -r4
    3a60:	muleq	r0, lr, fp
    3a64:	muleq	r0, r2, r7
    3a68:	andeq	r1, r0, r4, lsr #21
    3a6c:	andeq	r1, r0, r0, ror fp
    3a70:			; <UNDEFINED> instruction: 0x000024b6
    3a74:	andeq	r1, r0, r0, lsl #21
    3a78:	andeq	r1, r0, sl, asr #22
    3a7c:	mvnsmi	lr, #737280	; 0xb4000
    3a80:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    3a84:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    3a88:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    3a8c:	b	12c1a88 <opts@@Base+0x12aa628>
    3a90:	blne	1d94c8c <opts@@Base+0x1d7d82c>
    3a94:	strhle	r1, [sl], -r6
    3a98:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    3a9c:			; <UNDEFINED> instruction: 0xf8553401
    3aa0:	strbmi	r3, [sl], -r4, lsl #30
    3aa4:	ldrtmi	r4, [r8], -r1, asr #12
    3aa8:	adcmi	r4, r6, #152, 14	; 0x2600000
    3aac:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3ab0:	svclt	0x000083f8
    3ab4:	andeq	r3, r1, lr, lsl r3
    3ab8:	andeq	r3, r1, r4, lsl r3
    3abc:	svclt	0x00004770
    3ac0:	tstcs	r0, r2, lsl #22
    3ac4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    3ac8:	bllt	3c1ac4 <opts@@Base+0x3aa664>
    3acc:	andeq	r3, r1, ip, lsr r5

Disassembly of section .fini:

00003ad0 <.fini>:
    3ad0:	push	{r3, lr}
    3ad4:	pop	{r3, pc}
