{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652207278063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652207278064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 15:27:57 2022 " "Processing started: Tue May 10 15:27:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652207278064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207278064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula13 -c aula13 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula13 -c aula13" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207278064 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652207278568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652207278568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207288224 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207288224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207288224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaUm-comportamento " "Found design unit 1: somaUm-comportamento" {  } { { "somaUm.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/somaUm.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207288225 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaUm " "Found entity 1: somaUm" {  } { { "somaUm.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/somaUm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207288225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207288225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207288227 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207288227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207288227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207288229 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/registradorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207288229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207288229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207288231 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207288231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207288231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrucaor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instrucaor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrucaoR-arquitetura " "Found design unit 1: instrucaoR-arquitetura" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207288233 ""} { "Info" "ISGN_ENTITY_NAME" "1 instrucaoR " "Found entity 1: instrucaoR" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207288233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207288233 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "instrucaoR " "Elaborating entity \"instrucaoR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652207288293 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CLK instrucaoR.vhd(27) " "VHDL Signal Declaration warning at instrucaoR.vhd(27): used implicit default value for signal \"CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652207288305 "|instrucaoR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ULA " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ULA\"" {  } { { "instrucaoR.vhd" "ULA" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207288357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "instrucaoR.vhd" "PC" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207288373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaUm somaUm:PC_INC " "Elaborating entity \"somaUm\" for hierarchy \"somaUm:PC_INC\"" {  } { { "instrucaoR.vhd" "PC_INC" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207288388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:bancoReg " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:bancoReg\"" {  } { { "instrucaoR.vhd" "bancoReg" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207288399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROMMIPS " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROMMIPS\"" {  } { { "instrucaoR.vhd" "ROMMIPS" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207288422 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652207288433 "|instrucaoR|ROMMIPS:ROMMIPS"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROMMIPS\|memROM " "RAM logic \"ROMMIPS:ROMMIPS\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1652207288810 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1652207288810 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "64 256 C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/ROMcontent.mif " "Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File \"C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/ROMcontent.mif\" -- truncated remaining initial content value to fit RAM" {  } {  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1652207288816 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[0\] GND " "Pin \"saida\[0\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[1\] GND " "Pin \"saida\[1\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[2\] GND " "Pin \"saida\[2\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[3\] GND " "Pin \"saida\[3\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[4\] GND " "Pin \"saida\[4\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[5\] GND " "Pin \"saida\[5\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[6\] GND " "Pin \"saida\[6\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[7\] GND " "Pin \"saida\[7\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[8\] GND " "Pin \"saida\[8\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[9\] GND " "Pin \"saida\[9\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[10\] GND " "Pin \"saida\[10\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[11\] GND " "Pin \"saida\[11\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[12\] GND " "Pin \"saida\[12\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[13\] GND " "Pin \"saida\[13\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[14\] GND " "Pin \"saida\[14\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[15\] GND " "Pin \"saida\[15\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[16\] GND " "Pin \"saida\[16\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[17\] GND " "Pin \"saida\[17\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[18\] GND " "Pin \"saida\[18\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[19\] GND " "Pin \"saida\[19\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[20\] GND " "Pin \"saida\[20\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[21\] GND " "Pin \"saida\[21\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[22\] GND " "Pin \"saida\[22\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[23\] GND " "Pin \"saida\[23\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[24\] GND " "Pin \"saida\[24\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[25\] GND " "Pin \"saida\[25\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[26\] GND " "Pin \"saida\[26\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[27\] GND " "Pin \"saida\[27\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[28\] GND " "Pin \"saida\[28\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[29\] GND " "Pin \"saida\[29\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[30\] GND " "Pin \"saida\[30\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[31\] GND " "Pin \"saida\[31\]\" is stuck at GND" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652207289013 "|instrucaoR|saida[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652207289013 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652207289060 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652207289344 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207289344 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "habBancoReg " "No output dependent on input pin \"habBancoReg\"" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652207289520 "|instrucaoR|habBancoReg"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opULA\[0\] " "No output dependent on input pin \"opULA\[0\]\"" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652207289520 "|instrucaoR|opULA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opULA\[1\] " "No output dependent on input pin \"opULA\[1\]\"" {  } { { "instrucaoR.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/atividades/atividade_13/instrucaoR.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652207289520 "|instrucaoR|opULA[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652207289520 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652207289521 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652207289521 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652207289521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652207289541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 15:28:09 2022 " "Processing ended: Tue May 10 15:28:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652207289541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652207289541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652207289541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207289541 ""}
