//###############################################################################
//# WbXbc - Wishbone Crossbar Components - Pipelined to Standard Bus Gasket     #
//###############################################################################
//#    Copyright 2018 Dirk Heisswolf                                            #
//#    This file is part of the WbXbc project.                                  #
//#                                                                             #
//#    WbXbc is free software: you can redistribute it and/or modify            #
//#    it under the terms of the GNU General Public License as published by     #
//#    the Free Software Foundation, either version 3 of the License, or        #
//#    (at your option) any later version.                                      #
//#                                                                             #
//#    WbXbc is distributed in the hope that it will be useful,                 #
//#    but WITHOUT ANY WARRANTY; without even the implied warranty of           #
//#    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the            #
//#    GNU General Public License for more details.                             #
//#                                                                             #
//#    You should have received a copy of the GNU General Public License        #
//#    along with WbXbc.  If not, see <http://www.gnu.org/licenses/>.           #
//###############################################################################
//# Description:                                                                #
//#    This module connects a pipelined Wishbone initiator to a standard        #
//#    protocol target.                                                         #
//#                                                                             #
//#                          +-------------------+                              #
//#                          |                   |                              #
//#                          |                   |                              #
//#            pipelined     |       WbXbc       |    standard                  #
//#            initiator --->|    standardizer   |---> target                   #
//#               bus        |                   |      bus                     #
//#                          |                   |                              #
//#                          |                   |                              #
//#                          +-------------------+                              #
//#    Transaction timing:                                                      #
//#                                                                             #
//#                     :__   :__   :__   :__   :__   :__   :__   :__   :__     #
//#        clk_i      __|  |__|  |__|  |__|  |__|  |__|  |__|  |__|  |__|  |__  #
//#                     :     :     :     :     :     :     :     :     :       #
//#    request from     :_____:_____:_____:     :_____:_____:     :     :_____  #
//#    initiator      --|__1__|_____2_____|-----|_____3_____|-----:-----|_____  #
//#                     :     :stall:     :     :stall:     :     :     :stall  #
//#    request to       :     :_____:     :_____:_____:     :_____:_____:_____  #
//#    target         --:-----|__1__|-----|_____2_____|-----|________3________  #
//#                     :     : reg :     : reg :     :     : reg :     :       #
//#    response from    :     :_____:     :     :_____:     :     :     :_____  #
//#    target         --:-----|__1__|-----:-----|__2__|-----|-----|-----|__3__  #
//#                     :     :     :     :noack:     :     :noack:noack:       #
//#    response to      :     :_____:     :     :_____:     :     :     :_____  #
//#    initiator      --:-----|__1__|-----:-----|__2__|-----:-----:-----|__3__  #
//#                     :     :     :     :     :     :     :     :     :       #
//#                                                                             #
//###############################################################################
//# Version History:                                                            #
//#   August 3, 2018                                                            #
//#      - Initial release                                                      #
//#   October 8, 2018                                                           #
//#      - Updated parameter and signal naming                                  #
//###############################################################################
`default_nettype none

module WbXbc_standardizer
  #(parameter ADR_WIDTH   = 16, //width of the initiator address bus
    parameter DAT_WIDTH   = 16, //width of each initiator data bus
    parameter SEL_WIDTH   = 2,  //number of initiator write data select lines
    parameter TGA_WIDTH   = 1,  //number of propagated address tags
    parameter TGC_WIDTH   = 1,  //number of propagated cycle tags
    parameter TGRD_WIDTH  = 1,  //number of propagated read data tags
    parameter TGWD_WIDTH  = 1)  //number of propagated write data tags

   (//Clock and reset
    //---------------
    input wire                           clk_i,                               //module clock
    input wire                           async_rst_i,                         //asynchronous reset
    input wire                           sync_rst_i,                          //synchronous reset

    //Initiator interface
    //-------------------
    input  wire                          itr_cyc_i,                           //bus cycle indicator       +-
    input  wire                          itr_stb_i,                           //access request            |
    input  wire                          itr_we_i,                            //write enable              |
    input  wire                          itr_lock_i,                          //uninterruptable bus cycle | initiator
    input  wire [SEL_WIDTH-1:0]          itr_sel_i,                           //write data selects        | initiator
    input  wire [ADR_WIDTH-1:0]          itr_adr_i,                           //address bus               | to
    input  wire [DAT_WIDTH-1:0]          itr_dat_i,                           //write data bus            | target
    input  wire [TGA_WIDTH-1:0]          itr_tga_i,                           //address tags              |
    input  wire [TGC_WIDTH-1:0]          itr_tgc_i,                           //bus cycle tags            |
    input  wire [TGWD_WIDTH-1:0]         itr_tgd_i,                           //write data tags           +-
    output wire                          itr_ack_o,                           //bus cycle acknowledge     +-
    output wire                          itr_err_o,                           //error indicator           | target
    output wire                          itr_rty_o,                           //retry request             | to
    output reg                           itr_stall_o,                         //access delay              | initiator
    output wire [DAT_WIDTH-1:0]          itr_dat_o,                           //read data bus             |
    output wire [TGRD_WIDTH-1:0]         itr_tgd_o,                           //read data tags            +-

    //Target interfaces
    //-----------------
    output reg                           tgt_cyc_o,                           //bus cycle indicator       +-
    output reg                           tgt_stb_o,                           //access request            |
    output reg                           tgt_we_o,                            //write enable              |
    output reg                           tgt_lock_o,                          //uninterruptable bus cycle |
    output reg  [SEL_WIDTH-1:0]          tgt_sel_o,                           //write data selects        | initiator
    output reg  [ADR_WIDTH-1:0]          tgt_adr_o,                           //write data selects        | to
    output reg  [DAT_WIDTH-1:0]          tgt_dat_o,                           //write data bus            | target
    output reg  [TGA_WIDTH-1:0]          tgt_tga_o,                           //address tags              |
    output reg  [TGC_WIDTH-1:0]          tgt_tgc_o,                           //bus cycle tags            |
    output reg  [TGWD_WIDTH-1:0]         tgt_tgd_o,                           //write data tags           +-
    input  wire                          tgt_ack_i,                           //bus cycle acknowledge     +-
    input  wire                          tgt_err_i,                           //error indicator           | target
    input  wire                          tgt_rty_i,                           //retry request             | to
    input  wire                          tgt_stall_i,                         //access delay              | initiator
    input  wire [DAT_WIDTH-1:0]          tgt_dat_i,                           //read data bus             |
    input  wire [TGRD_WIDTH-1:0]         tgt_tgd_i);                          //read data tags            +-

   //Internal signals
   reg                                   state_next;                          //next state

   //State variable
   reg                                   state_reg;                           //state variable
   reg                                   capture_request;                     //capture initiator request

   //Registered initiator request signals
   reg                                   itr_we_reg;                          //write enable              +-
   reg                                   itr_lock_reg;                        //uninterruptable bus cycle |
   reg  [SEL_WIDTH-1:0]                  itr_sel_reg;                         //write data selects        | initiator
   reg  [ADR_WIDTH-1:0]                  itr_adr_reg;                         //address bus               | to
   reg  [DAT_WIDTH-1:0]                  itr_dat_reg;                         //write data bus            | target
   reg  [TGA_WIDTH-1:0]                  itr_tga_reg;                         //address tags              |
   reg  [TGC_WIDTH-1:0]                  itr_tgc_reg;                         //bus cycle tags            |
   reg  [TGWD_WIDTH-1:0]                 itr_tgd_reg;                         //write data tags           +-

   //Capture initiator request
   always @(posedge async_rst_i or posedge clk_i)
     if(async_rst_i)                                                          //asynchronous reset
       begin
          itr_we_reg    <= 1'b0;                                              //write enable              +-
          itr_lock_reg  <= 1'b0;                                              //uninterruptable bus cycle |
          itr_sel_reg   <= {SEL_WIDTH{1'b0}};                                 //write data selects        | initiator
          itr_adr_reg   <= {ADR_WIDTH{1'b0}};                                 //address bus               | to
          itr_dat_reg   <= {DAT_WIDTH{1'b0}};                                 //write data bus            | target
          itr_tga_reg   <= {TGA_WIDTH{1'b0}};                                 //address tags              |
          itr_tgc_reg   <= {TGC_WIDTH{1'b0}};                                 //bus cycle tags            |
          itr_tgd_reg   <= {TGWD_WIDTH{1'b0}};                                //write data tags           +-
       end
     else if(sync_rst_i)                                                      //synchronous reset
       begin
          itr_we_reg    <= 1'b0;                                              //write enable              +-
          itr_lock_reg  <= 1'b0;                                              //uninterruptable bus cycle |
          itr_sel_reg   <= {SEL_WIDTH{1'b0}};                                 //write data selects        | initiator
          itr_adr_reg   <= {ADR_WIDTH{1'b0}};                                //address bus               | to
          itr_dat_reg   <= {DAT_WIDTH{1'b0}};                                //write data bus            | target
          itr_tga_reg   <= {TGA_WIDTH{1'b0}};                                 //address tags              |
          itr_tgc_reg   <= {TGC_WIDTH{1'b0}};                                 //bus cycle tags            |
          itr_tgd_reg   <= {TGWD_WIDTH{1'b0}};                                //write data tags           +-
       end
     else if (capture_request)
       begin
          itr_we_reg    <= itr_we_i;                                          //write enable              +-
          itr_lock_reg  <= itr_lock_i;                                        //uninterruptable bus cycle |
          itr_sel_reg   <= itr_sel_i;                                         //write data selects        | initiator
          itr_adr_reg   <= itr_adr_i;                                         //address bus               | to
          itr_dat_reg   <= itr_dat_i;                                         //write data bus            | target
          itr_tga_reg   <= itr_tga_i;                                         //address tags              |
          itr_tgc_reg   <= itr_tgc_i;                                         //bus cycle tags            |
          itr_tgd_reg   <= itr_tgd_i;                                         //write data tags           +-
       end

   //Connect target request signals
   always @*
     begin
        tgt_we_o   = itr_we_reg;                                              //write enable              +-
        tgt_lock_o = itr_lock_reg;                                            //uninterruptable bus cycle |
        tgt_sel_o  = itr_sel_reg;                                             //write data selects        | initiator
        tgt_adr_o  = itr_adr_reg;                                             //write data selects        | to
        tgt_dat_o  = itr_dat_reg;                                             //write data bus            | target
        tgt_tga_o  = itr_tga_reg;                                             //address tags              |
        tgt_tgc_o  = itr_tgc_reg;                                             //bus cycle tags            |
        tgt_tgd_o  = itr_tgd_reg;                                             //write data tags           +-
     end // always @ *

   //Signal propagation to the initiator bus
   assign itr_ack_o        = tgt_ack_i;                                       //bus cycle acknowledge     +-
   assign itr_err_o        = tgt_err_i;                                       //error indicator           | target
   assign itr_rty_o        = tgt_rty_i;                                       //retry request             | to
   assign itr_dat_o        = tgt_dat_i;                                       //                          |
   assign itr_tgd_o        = tgt_tgd_i;                                       //read data tags            +-

   //Finite state machine
   parameter STATE_READY         = 1'b0;  //waiting for bus request (reset state)
   parameter STATE_REQ_CAPTURED  = 1'b1;  //initiator request captured(reset state)
   always @*
     begin
        //Default outputs
        state_next       = state_reg;                                         //remain in current state
        tgt_cyc_o        = itr_cyc_i;                                         //propagate bus cycle indicator
        tgt_stb_o        = itr_stb_i;                                         //propagate access request
        itr_stall_o      = tgt_stall_i;                                       //propagate access delay
        capture_request  = 1'b0;                                              //don't capture initiator request
        case (state_reg)
          STATE_READY:
            begin
               tgt_cyc_o   = 1'b0;                                            //don't propagate bus cycle indicator
               tgt_stb_o   = 1'b0;                                            //don't propagate access request
               itr_stall_o = 1'b1;                                            //stall initiator
               if (itr_cyc_i & itr_stb_i & ~tgt_stall_i)                      //bus request before initiator only clock event
                 begin
                    state_next       = STATE_REQ_CAPTURED;                    //initiate target request
                    capture_request  = 1'b1;                                  //don't capture initiator request
                 end
            end
          STATE_REQ_CAPTURED:
            begin
               tgt_cyc_o        = 1'b1;                                       //request target bus
               tgt_stb_o        = 1'b1;                                       //request target bus
               if (itr_ack_o | itr_err_o | itr_rty_o)                         //target response
                 begin
                    state_next       = STATE_READY;                           //initiate target request
                    itr_stall_o      = 1'b1;                                  //stall initiator
                 end
            end
        endcase // case (state_reg)
     end // always @ *

   //State variable
   always @(posedge async_rst_i or posedge clk_i)
     if (async_rst_i)                                                         //asynchronous reset
       state_reg <= STATE_READY;
     else if (sync_rst_i)                                                     //synchronous reset
       state_reg <= STATE_READY;
     else if(1)
       state_reg <= state_next;                                               //state transition

endmodule // WbXbc_standardizer
