module counter (clk, rst, en, data, q);
    input clk, rst, en;
    input [7:0] data;
    output reg [7:0] q;

    // Counter logic
	always @(posedge clk or negedge rst) begin
        if (~rst) begin
            q <= 0;
        end
        else if (en) begin
            q <= q + data;
        end
    end
endmodule