# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1700 0.001024 4096 4.55898e-41 700 21824 4.05229 61.8998 131.167 197.171 197.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1700 0.001024 4096 4.56697e-41 700 21816 4.05178 69.3692 131.185 204.658 204.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1700 0.001024 4096 4.56403e-41 700 21760 4.05443 74.18 130.823 209.106 209.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1700 0.001024 4096 4.58519e-41 700 21792 4.05725 67.4099 131.167 202.687 202.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1700 0.001024 4096 4.57594e-41 700 21700 4.03197 67.787 130.698 202.57 202.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1700 0.001024 4096 4.58617e-41 700 21728 4.05203 69.8465 130.821 204.77 204.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1700 0.001024 4096 4.57174e-41 700 21720 4.05133 70.8075 130.801 205.712 205.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1700 0.001024 4096 4.56039e-41 700 21760 4.05523 68.3889 131.167 203.664 203.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1700 0.001024 4096 4.58211e-41 700 21696 4.0553 69.8983 131.078 205.083 205.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1700 0.001024 4096 4.58169e-41 700 21600 4.03184 74.11 130.664 208.861 208.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1700 0.001024 4096 4.55814e-41 700 21504 4.02845 85.1743 130.486 219.741 219.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1700 0.001024 4096 4.58841e-41 705 21824 4.05587 59.789 130.982 194.877 194.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1700 0.001024 4096 4.56487e-41 705 21840 4.05488 59.3197 131.107 194.533 194.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1700 0.001024 4096 4.58056e-41 705 21792 4.0489 59.9345 130.902 194.937 194.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1700 0.001024 4096 4.59037e-41 705 21784 4.05293 61.5916 131.024 196.721 196.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1700 0.001024 4096 4.56501e-41 705 21760 4.05526 63.1849 130.79 198.084 198.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1700 0.001024 4096 4.55674e-41 705 21744 4.04685 72.0286 130.882 207.006 207.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1700 0.001024 4096 4.55744e-41 705 21760 4.05299 69.4126 131.011 204.531 204.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1700 0.001024 4096 4.56361e-41 705 21696 4.03981 75.4437 130.75 210.285 210.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1700 0.001024 4096 4.56459e-41 705 21700 4.03949 74.6978 130.659 209.45 209.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1700 0.001024 4096 4.56417e-41 705 21728 4.05709 74.2011 130.903 209.215 209.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1700 0.001024 4096 4.57832e-41 705 21720 4.0495 74.5759 131.007 209.688 209.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1700 0.001024 4096 4.55604e-41 705 21632 4.03357 70.6861 130.49 205.261 205.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1700 0.001024 4096 4.57706e-41 705 21504 4.02976 80.7297 130.15 214.959 215.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1700 0.001024 4096 4.56795e-41 705 21600 4.04122 80.5132 130.684 215.292 215.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1700 0.001024 4096 4.58491e-41 705 21504 4.03462 74.9876 130.466 209.543 209.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1700 0.001024 4096 4.56515e-41 700 21856 4.0551 55.4093 131.07 190.585 190.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1700 0.001024 4096 4.57328e-41 700 21840 4.05184 63.5223 131.135 198.763 198.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1700 0.001024 4096 4.56851e-41 700 21840 4.0545 60.1347 131.042 195.284 195.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1700 0.001024 4096 4.57426e-41 700 21840 4.05478 61.0622 131.099 196.268 196.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1700 0.001024 4096 4.58407e-41 700 21824 4.05117 60.5757 131.081 195.761 195.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1700 0.001024 4096 4.58645e-41 700 21816 4.05395 74.8187 131.066 209.99 210.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1700 0.001024 4096 4.58981e-41 700 21744 4.05418 53.205 131.057 188.371 188.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1700 0.001024 4096 4.5559e-41 700 21760 4.05098 72.0614 130.88 207.045 207.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1700 0.001024 4096 4.56459e-41 700 21600 4.02637 51.4271 130.37 185.876 185.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1700 0.001024 4096 4.55997e-41 700 21792 4.05914 68.4937 131.06 203.663 203.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1700 0.001024 4096 4.55562e-41 700 21696 4.05542 51.2083 131.169 186.485 186.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1700 0.001024 4096 4.58701e-41 700 21700 4.03478 71.1009 130.588 205.775 205.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1700 0.001024 4096 4.57636e-41 700 21600 4.03251 52.2445 130.587 186.914 186.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1700 0.001024 4096 4.57986e-41 700 21728 4.04672 87.9059 130.806 222.808 222.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1700 0.001024 4096 4.58042e-41 700 21504 4.02432 59.7406 130.214 194.032 194.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1700 0.001024 4096 4.58631e-41 700 21720 4.04694 85.2163 130.928 220.244 220.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1700 0.001024 4096 4.5779e-41 700 21600 4.05267 59.3268 130.805 194.238 194.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1700 0.001024 4096 4.57986e-41 700 21760 4.05914 83.2492 131.059 218.423 218.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1700 0.001024 4096 4.5779e-41 700 21504 4.02643 58.1314 130.376 192.584 192.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1700 0.001024 4096 4.55983e-41 700 21696 4.05965 73.4992 131.059 208.669 208.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1700 0.001024 4096 4.56669e-41 700 21504 4.05334 52.865 131.06 188.03 188.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1700 0.001024 4096 4.56893e-41 700 21600 4.03456 76.2634 130.586 210.939 210.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1700 0.001024 4096 4.58421e-41 700 21200 4.01203 56.8972 129.624 190.587 190.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1700 0.001024 4096 4.59093e-41 696 21856 4.05504 57.2775 131.082 192.463 192.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1700 0.001024 4096 4.55983e-41 696 21840 4.05094 61.2999 130.944 196.346 196.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1700 0.001024 4096 4.56963e-41 696 21840 4.05709 60.6429 131.093 195.845 195.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1700 0.001024 4096 4.57314e-41 696 21792 4.05514 42.1417 131.092 177.342 177.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1700 0.001024 4096 4.59107e-41 696 21840 4.0529 68.8052 131.027 203.937 203.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1700 0.001024 4096 4.58295e-41 696 21728 4.0448 46.6064 130.836 181.539 181.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1700 0.001024 4096 4.56823e-41 696 21824 4.05539 65.1127 131.098 200.317 200.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1700 0.001024 4096 4.56627e-41 696 21760 4.05635 45.9715 130.983 181.064 181.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1700 0.001024 4096 4.57174e-41 696 21816 4.06099 72.6985 131.01 207.823 207.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1700 0.001024 4096 4.57454e-41 696 21744 4.05398 51.89 130.96 186.958 187.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1700 0.001024 4096 4.57846e-41 696 21760 4.04794 69.6172 130.836 204.551 204.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1700 0.001024 4096 4.57258e-41 696 21600 4.02986 50.6394 130.297 185.017 185.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1700 0.001024 4096 4.56571e-41 696 21792 4.05581 85.1538 131.105 220.367 220.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1700 0.001024 4096 4.58028e-41 696 21696 4.05786 56.6675 131.094 191.871 191.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1700 0.001024 4096 4.5737e-41 696 21800 4.0489 84.2505 131.162 219.513 219.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1700 0.001024 4096 4.55562e-41 696 21600 4.0329 57.5264 130.535 192.147 192.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1700 0.001024 4096 4.56025e-41 696 21728 4.04592 82.3457 130.731 217.174 217.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1700 0.001024 4096 4.56375e-41 696 21504 4.02762 56.935 130.253 191.265 191.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1700 0.001024 4096 4.56263e-41 696 21720 4.04445 78.7538 130.746 213.596 213.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1700 0.001024 4096 4.58659e-41 696 21600 4.0455 54.7594 130.73 189.586 189.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1700 0.001024 4096 4.55744e-41 696 21760 4.05786 76.2433 131.11 211.464 211.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1700 0.001024 4096 4.56543e-41 696 21504 4.0321 54.1819 130.42 188.685 188.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1700 0.001024 4096 4.58981e-41 700 21856 4.05782 63.2197 131.06 198.39 198.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1700 0.001024 4096 4.56305e-41 700 21840 4.05299 57.8758 131.14 193.123 193.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1700 0.001024 4096 4.57104e-41 700 21760 4.05293 38.8592 130.908 173.874 173.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1700 0.001024 4096 4.58183e-41 700 21840 4.05139 61.0437 131.165 196.312 196.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1700 0.001024 4096 4.55814e-41 700 21792 4.05709 42.2587 131.168 177.533 177.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1700 0.001024 4096 4.58603e-41 700 21840 4.05504 64.924 131.229 200.258 200.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1700 0.001024 4096 4.58757e-41 700 21728 4.04685 44.757 130.797 179.656 179.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1700 0.001024 4096 4.55562e-41 700 21824 4.05443 67.7534 131.185 203.042 203.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1700 0.001024 4096 4.58995e-41 700 21760 4.05082 46.9955 131.079 182.174 182.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1700 0.001024 4096 4.5758e-41 700 21816 4.05571 72.3619 131.06 207.532 207.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1700 0.001024 4096 4.5709e-41 700 21744 4.05418 54.8557 131.06 190.022 190.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1700 0.001024 4096 4.56235e-41 700 21760 4.05466 70.1718 130.929 205.209 205.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1700 0.001024 4096 4.58519e-41 700 21600 4.02579 51.4221 130.499 186.001 186.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1700 0.001024 4096 4.58953e-41 700 21792 4.0544 83.0095 131.187 218.301 218.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1700 0.001024 4096 4.558e-41 700 21696 4.05366 57.2559 131.183 192.545 192.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1700 0.001024 4096 4.57622e-41 700 21700 4.03046 82.4463 130.589 217.117 217.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1700 0.001024 4096 4.57944e-41 700 21600 4.03357 59.1478 130.606 193.839 193.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1700 0.001024 4096 4.5559e-41 700 21728 4.05094 80.9188 130.899 215.917 215.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1700 0.001024 4096 4.58295e-41 700 21504 4.0263 54.6085 130.218 188.906 188.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1700 0.001024 4096 4.55954e-41 700 21720 4.04714 78.1122 130.934 213.148 213.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1700 0.001024 4096 4.55548e-41 700 21600 4.04915 54.1892 130.807 189.098 189.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1700 0.001024 4096 4.56193e-41 700 21760 4.04998 76.1742 131.059 211.334 211.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1700 0.001024 4096 4.58897e-41 700 21504 4.02918 55.1629 130.483 189.724 189.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1700 0.001024 4096 4.56151e-41 704 21824 4.05552 55.9127 130.936 190.957 191.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1700 0.001024 4096 4.57412e-41 704 21760 4.05094 39.166 130.802 174.067 174.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1700 0.001024 4096 4.56935e-41 704 21840 4.05386 58.2433 131.095 193.445 193.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1700 0.001024 4096 4.58687e-41 704 21760 4.05306 40.6241 131.009 175.738 175.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1700 0.001024 4096 4.56221e-41 704 21792 4.05299 62.9794 130.991 198.077 198.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1700 0.001024 4096 4.56193e-41 704 21696 4.0392 42.7151 130.733 177.54 177.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1700 0.001024 4096 4.56305e-41 704 21784 4.05504 61.8991 130.886 196.891 196.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1700 0.001024 4096 4.55884e-41 704 21728 3.41062 35.5074 130.878 169.846 169.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1700 0.001024 4096 4.56571e-41 704 21672 4.05504 35.8643 130.853 170.823 170.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1700 0.001024 4096 4.58014e-41 704 21760 4.05469 62.7261 130.798 197.632 197.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1700 0.001024 4096 4.57986e-41 704 21632 4.03866 42.1861 130.553 176.826 176.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1700 0.001024 4096 4.57692e-41 704 21504 4.03251 38.9102 130.095 173.095 173.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1700 0.001024 4096 4.56473e-41 704 21744 4.04973 85.5773 130.853 220.531 220.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1700 0.001024 4096 4.56879e-41 704 21600 4.03603 56.5541 130.493 191.136 191.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1700 0.001024 4096 4.58547e-41 704 21600 4.04275 49.1535 130.761 184.009 184.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1700 0.001024 4096 4.58925e-41 704 21760 4.06035 81.2132 130.995 216.322 216.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1700 0.001024 4096 4.56879e-41 704 21600 4.03251 58.5468 130.579 193.211 193.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1700 0.001024 4096 4.57076e-41 704 21600 4.05904 49.0173 131.006 184.134 184.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1700 0.001024 4096 4.58211e-41 704 21696 4.04208 77.1014 130.649 211.846 211.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1700 0.001024 4096 4.57566e-41 704 21504 4.03232 53.5169 130.099 187.699 187.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1700 0.001024 4096 4.59065e-41 704 21312 4.01808 47.836 129.614 181.522 181.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1700 0.001024 4096 4.58547e-41 704 21700 4.0407 76.7424 130.636 211.471 211.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1700 0.001024 4096 4.59009e-41 704 21600 4.03869 54.8279 130.765 189.683 189.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1700 0.001024 4096 4.55954e-41 704 21300 4.01974 46.9012 129.704 180.675 180.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1700 0.001024 4096 4.56347e-41 704 21728 4.0568 74.1087 130.989 209.208 209.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1700 0.001024 4096 4.57104e-41 704 21504 4.02861 54.402 130.283 188.764 188.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1700 0.001024 4096 4.56081e-41 704 21504 4.05267 45.2706 130.886 180.26 180.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1700 0.001024 4096 4.58995e-41 704 21720 4.05299 71.2097 130.879 206.193 206.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1700 0.001024 4096 4.56697e-41 704 21600 4.05827 54.9803 131.007 190.1 190.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1700 0.001024 4096 4.59037e-41 704 21240 4.01504 46.6631 129.568 180.3 180.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1700 0.001024 4096 4.58799e-41 704 21632 4.03456 72.4786 130.449 207.017 207.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1700 0.001024 4096 4.5786e-41 704 21504 4.02979 53.5081 130.456 188.047 188.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1700 0.001024 4096 4.56627e-41 704 21120 4.00509 47.8388 129.095 180.991 181.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1700 0.001024 4096 4.5793e-41 720 21792 4.05059 59.9886 131.121 195.212 195.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1700 0.001024 4096 4.57958e-41 720 21760 4.05853 41.986 131.212 177.306 177.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1700 0.001024 4096 4.58883e-41 720 21760 4.05914 66.1726 131.068 201.348 201.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1700 0.001024 4096 4.57328e-41 720 21680 4.0448 44.8701 130.727 179.694 179.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1700 0.001024 4096 4.56011e-41 720 21600 4.02918 37.0963 130.544 171.721 171.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1700 0.001024 4096 4.58267e-41 720 21744 4.05098 60.788 130.95 195.841 195.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1700 0.001024 4096 4.57874e-41 720 21696 4.05434 41.4581 130.946 176.511 176.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1700 0.001024 4096 4.56221e-41 720 21600 4.04093 36.3622 130.673 171.132 171.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1700 0.001024 4096 4.57005e-41 720 21728 4.04685 83.9346 130.886 218.922 218.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1700 0.001024 4096 4.58421e-41 720 21616 4.03219 55.2951 130.595 189.973 190.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1700 0.001024 4096 4.56277e-41 720 21504 4.02662 46.5736 130.269 180.92 180.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1700 0.001024 4096 4.55842e-41 720 21760 4.05299 80.1908 131.119 215.413 215.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1700 0.001024 4096 4.57538e-41 720 21632 4.04496 52.341 130.856 187.294 187.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1700 0.001024 4096 4.58827e-41 720 21504 4.02842 43.5634 130.536 178.182 178.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1700 0.001024 4096 4.58729e-41 720 21744 4.05002 81.0699 131.168 216.342 216.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1700 0.001024 4096 4.58715e-41 720 21600 4.04275 56.0804 130.786 190.962 191.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1700 0.001024 4096 4.56851e-41 720 21600 4.05178 50.0267 131.185 185.313 185.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1700 0.001024 4096 4.57566e-41 720 21312 4.01635 44.9636 129.901 178.933 178.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1700 0.001024 4096 4.57328e-41 720 21680 4.04557 76.8956 130.884 211.879 211.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1700 0.001024 4096 4.5779e-41 720 21600 4.04656 55.0694 130.869 190.037 190.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1700 0.001024 4096 4.58281e-41 720 21360 4.01603 47.2927 129.9 181.26 181.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1700 0.001024 4096 4.57202e-41 720 21440 4.04685 46.11 130.889 181.096 181.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1700 0.001024 4096 4.58911e-41 720 21696 4.04928 73.4433 131.058 208.601 208.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1700 0.001024 4096 4.56193e-41 720 21504 4.02797 54.2044 130.51 188.794 188.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1700 0.001024 4096 4.57426e-41 720 21312 4.02179 46.7107 129.898 180.683 180.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1700 0.001024 4096 4.58155e-41 720 21120 4.00726 43.4975 129.479 177.034 177.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1700 0.001024 4096 4.57692e-41 720 21700 4.05366 76.0367 131.084 211.226 211.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1700 0.001024 4096 4.57146e-41 720 21600 4.05504 56.0585 131.096 191.259 191.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1700 0.001024 4096 4.56361e-41 720 21300 4.01443 47.5937 130.142 181.804 181.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1700 0.001024 4096 4.58351e-41 720 21200 4.01542 44.9605 129.871 178.897 178.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1700 0.001024 4096 4.57076e-41 720 21792 4.05094 65.0293 131.095 200.228 200.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1700 0.001024 4096 4.57342e-41 720 21760 4.05238 43.5444 131.121 178.771 178.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1700 0.001024 4096 4.56697e-41 720 21696 4.05504 37.0423 130.915 172.062 172.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1700 0.001024 4096 4.57944e-41 720 21760 4.05421 62.397 130.997 197.499 197.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1700 0.001024 4096 4.58337e-41 720 21680 4.0456 43.187 130.759 178.042 178.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1700 0.001024 4096 4.57062e-41 720 21600 4.02842 35.1343 130.652 169.868 169.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1700 0.001024 4096 4.57594e-41 720 21744 4.0513 82.0198 131.027 217.15 217.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1700 0.001024 4096 4.56431e-41 720 21696 4.0472 52.9364 131.031 188.066 188.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1700 0.001024 4096 4.57608e-41 720 21600 4.04256 46.0596 130.803 180.957 181.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1700 0.001024 4096 4.58673e-41 720 21504 4.02714 39.1791 130.436 173.696 173.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1700 0.001024 4096 4.57538e-41 720 21728 4.04755 77.3304 130.857 212.287 212.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1700 0.001024 4096 4.56515e-41 720 21616 4.03216 50.6475 130.683 185.418 185.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1700 0.001024 4096 4.57804e-41 720 21504 4.02794 44.3189 130.312 178.711 178.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1700 0.001024 4096 4.55842e-41 720 21504 4.03456 40.1014 130.711 174.898 174.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1700 0.001024 4096 4.56319e-41 720 21760 4.05779 74.0327 131.201 209.341 209.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1700 0.001024 4096 4.5559e-41 720 21632 4.04787 49.4428 130.856 184.399 184.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1700 0.001024 4096 4.5772e-41 720 21504 4.02874 42.997 130.525 177.603 177.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1700 0.001024 4096 4.56039e-41 720 21504 4.0487 39.6353 130.846 174.58 174.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1700 0.001024 4096 4.56851e-41 720 21744 4.05629 74.2877 131.059 209.454 209.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1700 0.001024 4096 4.5737e-41 720 21600 4.04275 54.0384 130.801 188.931 188.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1700 0.001024 4096 4.56557e-41 720 21600 4.05094 47.3208 131.305 182.727 182.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1700 0.001024 4096 4.58603e-41 720 21312 4.02416 46.691 130.014 180.779 180.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1700 0.001024 4096 4.58407e-41 720 21680 4.05046 73.599 130.888 208.588 208.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1700 0.001024 4096 4.57258e-41 720 21600 4.0448 54.8188 130.759 189.675 189.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1700 0.001024 4096 4.58028e-41 720 21360 4.01818 47.6423 129.997 181.709 181.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1700 0.001024 4096 4.56767e-41 720 21440 4.05011 42.9629 130.883 177.949 178.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1700 0.001024 4096 4.57692e-41 700 21856 4.05594 63.3221 131.17 198.6 198.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1700 0.001024 4096 4.58379e-41 700 21824 4.05597 44.5264 131.061 179.698 179.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1700 0.001024 4096 4.55632e-41 700 21792 4.05475 37.5255 131.064 172.696 172.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1700 0.001024 4096 4.57902e-41 700 21840 4.0527 60.2808 131.018 195.403 195.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1700 0.001024 4096 4.58183e-41 700 21760 4.05197 42.1709 130.782 177.055 177.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1700 0.001024 4096 4.5765e-41 700 21720 4.0489 36.301 130.769 171.17 171.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1700 0.001024 4096 4.57482e-41 700 21600 4.03046 31.8316 130.39 166.305 166.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1700 0.001024 4096 4.58309e-41 700 21840 4.05658 77.5676 131.08 212.757 212.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1700 0.001024 4096 4.55562e-41 700 21792 4.05648 51.8681 131.059 187.036 187.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1700 0.001024 4096 4.59051e-41 700 21744 4.05645 44.3496 131.022 179.483 179.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1700 0.001024 4096 4.58295e-41 700 21696 4.05331 38.6253 131.06 173.789 173.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1700 0.001024 4096 4.56333e-41 700 21840 4.04899 73.1663 131.201 208.469 208.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1700 0.001024 4096 4.57033e-41 700 21728 4.04954 49.2776 130.767 184.144 184.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1700 0.001024 4096 4.57692e-41 700 21672 4.05094 39.838 132.081 176.023 176.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1700 0.001024 4096 4.56907e-41 700 21504 4.02637 37.449 130.298 171.823 171.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1700 0.001024 4096 4.56851e-41 700 21824 4.05472 71.8895 131.167 207.162 207.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1700 0.001024 4096 4.59051e-41 700 21760 4.05498 49.1368 131.149 184.39 184.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1700 0.001024 4096 4.57944e-41 700 21696 4.05299 44.3369 131.158 179.599 179.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1700 0.001024 4096 4.56585e-41 700 21504 4.03088 38.8191 130.39 173.292 173.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1700 0.001024 4096 4.58603e-41 700 21816 4.05645 74.7889 131.186 210.08 210.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1700 0.001024 4096 4.58056e-41 700 21744 4.05216 55.3869 131.029 190.522 190.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1700 0.001024 4096 4.58211e-41 700 21600 4.03869 47.9985 130.676 182.764 182.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1700 0.001024 4096 4.5758e-41 700 21600 4.05504 45.2791 131.189 180.575 180.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1700 0.001024 4096 4.56165e-41 700 21240 4.00611 43.8272 129.531 177.417 177.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1700 0.001024 4096 4.56795e-41 700 21760 4.05462 71.9177 130.826 206.851 206.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1700 0.001024 4096 4.58155e-41 700 21600 4.02861 52.6508 130.376 187.108 187.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1700 0.001024 4096 4.58309e-41 700 21600 4.05094 46.9647 130.826 181.895 181.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1700 0.001024 4096 4.58519e-41 700 21440 4.02787 43.5446 130.391 178.013 178.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1700 0.001024 4096 4.58365e-41 700 21200 4.0097 42.4962 129.622 176.178 176.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1700 0.001024 4096 4.57734e-41 720 21792 4.05434 60.2438 131.07 195.42 195.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1700 0.001024 4096 4.56991e-41 720 21760 4.05818 43.2353 131.12 178.468 178.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1700 0.001024 4096 4.58183e-41 720 21696 4.05008 36.0529 131.055 171.209 171.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1700 0.001024 4096 4.56039e-41 720 21632 4.04893 32.5922 130.884 167.579 167.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1700 0.001024 4096 4.5744e-41 720 21760 4.05434 80.1544 130.979 215.239 215.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1700 0.001024 4096 4.56921e-41 720 21680 4.04339 53.7398 130.869 188.703 188.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1700 0.001024 4096 4.58981e-41 720 21600 4.02896 44.4557 131.822 180.36 180.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1700 0.001024 4096 4.56823e-41 720 21600 4.04749 38.816 130.747 173.661 173.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1700 0.001024 4096 4.56935e-41 720 21744 4.0464 75.0494 130.922 210.07 210.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1700 0.001024 4096 4.56725e-41 720 21696 4.0527 50.1315 130.949 185.186 185.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1700 0.001024 4096 4.56697e-41 720 21600 4.0408 41.9722 130.771 176.837 176.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1700 0.001024 4096 4.57384e-41 720 21504 4.02432 37.5276 130.54 172.148 172.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1700 0.001024 4096 4.57818e-41 720 21360 4.01734 35.3956 129.986 169.452 169.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1700 0.001024 4096 4.58799e-41 720 21728 4.04954 70.6749 132.171 206.949 207.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1700 0.001024 4096 4.56669e-41 720 21616 4.03325 49.7869 130.689 184.56 184.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1700 0.001024 4096 4.56053e-41 720 21504 4.02733 42.3659 130.282 176.728 176.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1700 0.001024 4096 4.57005e-41 720 21504 4.03104 36.4667 130.697 171.248 171.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1700 0.001024 4096 4.56473e-41 720 21280 4.01408 34.1053 129.814 167.983 168.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1700 0.001024 4096 4.58337e-41 720 21760 4.0535 67.8031 131.214 203.122 203.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1700 0.001024 4096 4.57328e-41 720 21632 4.04483 49.0025 130.882 183.98 184.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1700 0.001024 4096 4.58014e-41 720 21504 4.02813 43.2258 130.539 177.845 177.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1700 0.001024 4096 4.573e-41 720 21504 4.04422 39.1138 130.761 173.97 174.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1700 0.001024 4096 4.58701e-41 720 21440 4.04688 36.8414 130.868 171.806 171.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1700 0.001024 4096 4.57398e-41 704 21824 4.05818 58.7169 130.969 193.796 193.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1700 0.001024 4096 4.58897e-41 704 21760 4.05709 41.1914 130.763 176.064 176.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1700 0.001024 4096 4.56543e-41 704 21696 4.03482 35.1897 130.646 169.923 169.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1700 0.001024 4096 4.57216e-41 704 21632 4.03574 31.9714 130.562 166.623 166.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1700 0.001024 4096 4.57552e-41 704 21840 4.06134 76.6819 131.091 211.887 211.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1700 0.001024 4096 4.57356e-41 704 21760 4.05856 49.5938 130.885 184.593 184.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1700 0.001024 4096 4.58617e-41 704 21720 4.05376 43.6595 130.974 178.738 178.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1700 0.001024 4096 4.58463e-41 704 21600 4.03264 38.4471 130.542 173.075 173.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1700 0.001024 4096 4.56599e-41 704 21600 4.04262 34.7935 130.656 169.543 169.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1700 0.001024 4096 4.56823e-41 704 21792 4.05498 72.0009 130.965 207.072 207.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1700 0.001024 4096 4.57818e-41 704 21696 4.04253 46.4056 130.88 181.383 181.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1700 0.001024 4096 4.56599e-41 704 21600 4.03411 41.1464 130.371 175.6 175.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1700 0.001024 4096 4.5793e-41 704 21504 4.02656 37.632 130.128 171.839 171.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1700 0.001024 4096 4.58449e-41 704 21600 4.05235 33.5974 130.966 168.67 168.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1700 0.001024 4096 4.56977e-41 704 21784 4.05504 66.816 130.979 201.902 201.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1700 0.001024 4096 4.57104e-41 704 21728 4.05491 46.0513 130.884 181.042 181.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1700 0.001024 4096 4.56067e-41 704 21672 4.05677 39.6392 130.889 174.637 174.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1700 0.001024 4096 4.56725e-41 704 21504 4.03261 35.4082 130.283 169.777 169.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1700 0.001024 4096 4.59093e-41 704 21560 4.05725 32.5077 130.993 167.611 167.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1700 0.001024 4096 4.56795e-41 704 21760 4.05354 67.4718 130.926 202.502 202.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1700 0.001024 4096 4.5772e-41 704 21632 4.03507 46.3098 130.439 180.837 180.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1700 0.001024 4096 4.57706e-41 704 21504 4.03219 40.9288 130.234 175.247 175.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1700 0.001024 4096 4.57594e-41 704 21504 4.03539 38.3514 130.455 172.893 172.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1700 0.001024 4096 4.55758e-41 704 21440 4.03674 35.2849 130.579 169.955 170.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1700 0.001024 4096 4.5587e-41 704 21120 4.00445 32.9239 129.186 166.167 166.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1700 0.001024 4096 4.57846e-41 768 21632 4.05949 62.7359 131.106 197.952 198.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1700 0.001024 4096 4.57146e-41 768 21600 4.05504 69.6429 130.982 204.728 204.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1700 0.001024 4096 4.56151e-41 768 21568 4.05709 48.0113 131.096 183.217 183.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1700 0.001024 4096 4.56557e-41 768 21504 4.05974 39.5346 130.937 174.586 174.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1700 0.001024 4096 4.56375e-41 768 21504 4.06064 35.1834 131.126 170.421 170.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1700 0.001024 4096 4.58911e-41 768 21440 4.05914 33.2792 130.955 168.346 168.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1700 0.001024 4096 4.58533e-41 768 21312 4.03251 30.8449 130.438 165.371 165.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1700 0.001024 4096 4.57314e-41 768 21280 4.04275 31.9378 130.283 166.318 166.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1700 0.001024 4096 4.58883e-41 768 21248 4.0311 31.2935 130.437 165.816 165.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1700 0.001024 4096 4.55688e-41 720 21504 4.03094 28.5569 130.709 163.346 163.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1700 0.001024 4096 4.58169e-41 704 21504 4.03126 26.7409 130.28 161.105 161.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1700 0.001024 4096 4.57524e-41 700 21560 4.04893 27.4021 130.806 162.308 162.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1700 0.001024 4096 4.55744e-41 720 21280 4.01693 28.9564 129.684 162.709 162.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1700 0.001024 4096 4.58925e-41 704 21632 4.03629 29.4978 130.456 164.043 164.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1700 0.001024 4096 4.56879e-41 704 21120 4.01424 42.8628 129.722 176.65 176.71
