{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729089179505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729089179505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 10:32:59 2024 " "Processing started: Wed Oct 16 10:32:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729089179505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729089179505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab05_pb -c lab05_pb " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab05_pb -c lab05_pb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729089179505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729089179676 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729089179676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/d_ff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729089183462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729089183462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "room.sv 1 1 " "Found 1 design units, including 1 entities, in source file room.sv" { { "Info" "ISGN_ENTITY_NAME" "1 room " "Found entity 1: room" {  } { { "room.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/room.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729089183463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729089183463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sword.sv 1 1 " "Found 1 design units, including 1 entities, in source file sword.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sword " "Found entity 1: sword" {  } { { "sword.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/sword.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729089183464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729089183464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.sv 1 1 " "Found 1 design units, including 1 entities, in source file game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game " "Found entity 1: game" {  } { { "game.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/game.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729089183465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729089183465 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "game " "Elaborating entity \"game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729089183478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sword sword:swo " "Elaborating entity \"sword\" for hierarchy \"sword:swo\"" {  } { { "game.sv" "swo" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/game.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729089183479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff sword:swo\|d_ff:d " "Elaborating entity \"d_ff\" for hierarchy \"sword:swo\|d_ff:d\"" {  } { { "sword.sv" "d" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/sword.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729089183479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "room room:r " "Elaborating entity \"room\" for hierarchy \"room:r\"" {  } { { "game.sv" "r" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/game.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729089183480 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "room.sv(70) " "Verilog HDL Case Statement information at room.sv(70): all case item expressions in this case statement are onehot" {  } { { "room.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/room.sv" 70 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1729089183480 "|room"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextState room.sv(70) " "Verilog HDL Always Construct warning at room.sv(70): inferring latch(es) for variable \"nextState\", which holds its previous value in one or more paths through the always construct" {  } { { "room.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/room.sv" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729089183480 "|room"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState\[0\] room.sv(70) " "Inferred latch for \"nextState\[0\]\" at room.sv(70)" {  } { { "room.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/room.sv" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729089183480 "|room"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState\[1\] room.sv(70) " "Inferred latch for \"nextState\[1\]\" at room.sv(70)" {  } { { "room.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/room.sv" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729089183480 "|room"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState\[2\] room.sv(70) " "Inferred latch for \"nextState\[2\]\" at room.sv(70)" {  } { { "room.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/room.sv" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729089183480 "|room"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState\[3\] room.sv(70) " "Inferred latch for \"nextState\[3\]\" at room.sv(70)" {  } { { "room.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/room.sv" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729089183480 "|room"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState\[4\] room.sv(70) " "Inferred latch for \"nextState\[4\]\" at room.sv(70)" {  } { { "room.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/room.sv" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729089183480 "|room"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState\[5\] room.sv(70) " "Inferred latch for \"nextState\[5\]\" at room.sv(70)" {  } { { "room.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/room.sv" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729089183480 "|room"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState\[6\] room.sv(70) " "Inferred latch for \"nextState\[6\]\" at room.sv(70)" {  } { { "room.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/room.sv" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729089183480 "|room"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "room:r\|nextState\[0\] " "Latch room:r\|nextState\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA room:r\|d_ff:d1\|q " "Ports D and ENA on the latch are fed by the same signal room:r\|d_ff:d1\|q" {  } { { "d_ff.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/d_ff.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729089183646 ""}  } { { "room.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/room.sv" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729089183646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "room:r\|nextState\[1\] " "Latch room:r\|nextState\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e " "Ports D and ENA on the latch are fed by the same signal e" {  } { { "game.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/game.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729089183646 ""}  } { { "room.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/room.sv" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729089183646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "room:r\|nextState\[2\] " "Latch room:r\|nextState\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "game.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/game.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729089183646 ""}  } { { "room.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/room.sv" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729089183646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "room:r\|nextState\[3\] " "Latch room:r\|nextState\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "game.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/game.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729089183646 ""}  } { { "room.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/room.sv" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729089183646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "room:r\|nextState\[5\] " "Latch room:r\|nextState\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA room:r\|d_ff:d0\|q " "Ports D and ENA on the latch are fed by the same signal room:r\|d_ff:d0\|q" {  } { { "d_ff.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/d_ff.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729089183646 ""}  } { { "room.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/room.sv" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729089183646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "room:r\|nextState\[6\] " "Latch room:r\|nextState\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA room:r\|d_ff:d0\|q " "Ports D and ENA on the latch are fed by the same signal room:r\|d_ff:d0\|q" {  } { { "d_ff.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/d_ff.sv" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729089183646 ""}  } { { "room.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab5/room.sv" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729089183646 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729089183685 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729089183912 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729089183912 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729089183926 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729089183926 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729089183926 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729089183926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729089183933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 10:33:03 2024 " "Processing ended: Wed Oct 16 10:33:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729089183933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729089183933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729089183933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729089183933 ""}
