Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 15 13:03:19 2024
| Host         : Manue7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alien_top_st_timing_summary_routed.rpt -pb alien_top_st_timing_summary_routed.pb -rpx alien_top_st_timing_summary_routed.rpx -warn_on_violation
| Design       : alien_top_st
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.008        0.000                      0                  304        0.083        0.000                      0                  304        4.500        0.000                       0                   172  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.008        0.000                      0                  304        0.083        0.000                      0                  304        4.500        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/smallRockTwo_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.989ns  (logic 2.276ns (32.566%)  route 4.713ns (67.434%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.722     5.325    alien_graph_st_unit/CLK
    SLICE_X1Y61          FDCE                                         r  alien_graph_st_unit/smallRockTwo_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  alien_graph_st_unit/smallRockTwo_y_reg_reg[2]/Q
                         net (fo=18, routed)          0.852     6.632    alien_graph_st_unit/smallRockTwo_y_reg_reg[9]_0[1]
    SLICE_X2Y62          LUT4 (Prop_lut4_I2_O)        0.146     6.778 r  alien_graph_st_unit/i__carry_i_8__18/O
                         net (fo=6, routed)           0.657     7.435    alien_graph_st_unit/i__carry_i_8__18_n_0
    SLICE_X3Y62          LUT5 (Prop_lut5_I1_O)        0.354     7.789 f  alien_graph_st_unit/i__carry__0_i_3__0/O
                         net (fo=5, routed)           0.864     8.653    vga_sync_unit/graph_rgb3_inferred__2/i__carry__0
    SLICE_X2Y61          LUT4 (Prop_lut4_I1_O)        0.352     9.005 r  vga_sync_unit/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     9.005    alien_graph_st_unit/rgb_reg[2]_i_7_1[0]
    SLICE_X2Y61          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     9.358 f  alien_graph_st_unit/graph_rgb3_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.788    10.146    alien_graph_st_unit/graph_rgb325_in
    SLICE_X4Y60          LUT6 (Prop_lut6_I3_O)        0.367    10.513 f  alien_graph_st_unit/rgb_reg[2]_i_7/O
                         net (fo=1, routed)           0.554    11.067    alien_graph_st_unit/rgb_reg[2]_i_7_n_0
    SLICE_X5Y58          LUT5 (Prop_lut5_I0_O)        0.124    11.191 f  alien_graph_st_unit/rgb_reg[2]_i_3/O
                         net (fo=3, routed)           0.999    12.190    alien_graph_st_unit/rgb_reg[2]_i_3_n_0
    SLICE_X6Y63          LUT5 (Prop_lut5_I4_O)        0.124    12.314 r  alien_graph_st_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.314    rgb_next[0]
    SLICE_X6Y63          FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.598    15.021    clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y63          FDRE (Setup_fdre_C_D)        0.077    15.321    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/smallRockTwo_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 2.276ns (32.580%)  route 4.710ns (67.420%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.722     5.325    alien_graph_st_unit/CLK
    SLICE_X1Y61          FDCE                                         r  alien_graph_st_unit/smallRockTwo_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  alien_graph_st_unit/smallRockTwo_y_reg_reg[2]/Q
                         net (fo=18, routed)          0.852     6.632    alien_graph_st_unit/smallRockTwo_y_reg_reg[9]_0[1]
    SLICE_X2Y62          LUT4 (Prop_lut4_I2_O)        0.146     6.778 r  alien_graph_st_unit/i__carry_i_8__18/O
                         net (fo=6, routed)           0.657     7.435    alien_graph_st_unit/i__carry_i_8__18_n_0
    SLICE_X3Y62          LUT5 (Prop_lut5_I1_O)        0.354     7.789 f  alien_graph_st_unit/i__carry__0_i_3__0/O
                         net (fo=5, routed)           0.864     8.653    vga_sync_unit/graph_rgb3_inferred__2/i__carry__0
    SLICE_X2Y61          LUT4 (Prop_lut4_I1_O)        0.352     9.005 r  vga_sync_unit/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     9.005    alien_graph_st_unit/rgb_reg[2]_i_7_1[0]
    SLICE_X2Y61          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     9.358 f  alien_graph_st_unit/graph_rgb3_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.788    10.146    alien_graph_st_unit/graph_rgb325_in
    SLICE_X4Y60          LUT6 (Prop_lut6_I3_O)        0.367    10.513 f  alien_graph_st_unit/rgb_reg[2]_i_7/O
                         net (fo=1, routed)           0.554    11.067    alien_graph_st_unit/rgb_reg[2]_i_7_n_0
    SLICE_X5Y58          LUT5 (Prop_lut5_I0_O)        0.124    11.191 f  alien_graph_st_unit/rgb_reg[2]_i_3/O
                         net (fo=3, routed)           0.996    12.187    alien_graph_st_unit/rgb_reg[2]_i_3_n_0
    SLICE_X6Y63          LUT5 (Prop_lut5_I3_O)        0.124    12.311 r  alien_graph_st_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    12.311    rgb_next[1]
    SLICE_X6Y63          FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.598    15.021    clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y63          FDRE (Setup_fdre_C_D)        0.081    15.325    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -12.311    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/smallRockTwo_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 2.302ns (32.816%)  route 4.713ns (67.184%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.722     5.325    alien_graph_st_unit/CLK
    SLICE_X1Y61          FDCE                                         r  alien_graph_st_unit/smallRockTwo_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  alien_graph_st_unit/smallRockTwo_y_reg_reg[2]/Q
                         net (fo=18, routed)          0.852     6.632    alien_graph_st_unit/smallRockTwo_y_reg_reg[9]_0[1]
    SLICE_X2Y62          LUT4 (Prop_lut4_I2_O)        0.146     6.778 r  alien_graph_st_unit/i__carry_i_8__18/O
                         net (fo=6, routed)           0.657     7.435    alien_graph_st_unit/i__carry_i_8__18_n_0
    SLICE_X3Y62          LUT5 (Prop_lut5_I1_O)        0.354     7.789 f  alien_graph_st_unit/i__carry__0_i_3__0/O
                         net (fo=5, routed)           0.864     8.653    vga_sync_unit/graph_rgb3_inferred__2/i__carry__0
    SLICE_X2Y61          LUT4 (Prop_lut4_I1_O)        0.352     9.005 r  vga_sync_unit/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.000     9.005    alien_graph_st_unit/rgb_reg[2]_i_7_1[0]
    SLICE_X2Y61          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     9.358 r  alien_graph_st_unit/graph_rgb3_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.788    10.146    alien_graph_st_unit/graph_rgb325_in
    SLICE_X4Y60          LUT6 (Prop_lut6_I3_O)        0.367    10.513 r  alien_graph_st_unit/rgb_reg[2]_i_7/O
                         net (fo=1, routed)           0.554    11.067    alien_graph_st_unit/rgb_reg[2]_i_7_n_0
    SLICE_X5Y58          LUT5 (Prop_lut5_I0_O)        0.124    11.191 r  alien_graph_st_unit/rgb_reg[2]_i_3/O
                         net (fo=3, routed)           0.999    12.190    alien_graph_st_unit/rgb_reg[2]_i_3_n_0
    SLICE_X6Y63          LUT5 (Prop_lut5_I2_O)        0.150    12.340 r  alien_graph_st_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.340    rgb_next[2]
    SLICE_X6Y63          FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.598    15.021    clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y63          FDRE (Setup_fdre_C_D)        0.118    15.362    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                         -12.340    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_big_delta_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.733ns (28.438%)  route 4.361ns (71.562%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.726     5.329    alien_graph_st_unit/CLK
    SLICE_X0Y52          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  alien_graph_st_unit/bar_x_reg_reg[2]/Q
                         net (fo=41, routed)          1.341     7.125    alien_graph_st_unit/bar_x_reg_reg[9]_0[0]
    SLICE_X2Y54          LUT5 (Prop_lut5_I2_O)        0.124     7.249 r  alien_graph_st_unit/x_bigTwo_delta_next2_carry_i_12/O
                         net (fo=12, routed)          1.555     8.804    alien_graph_st_unit/bar_x_reg_reg[6]_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I4_O)        0.124     8.928 r  alien_graph_st_unit/x_big_delta_next2_carry_i_1/O
                         net (fo=1, routed)           0.622     9.550    alien_graph_st_unit/x_big_delta_next2_carry_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.935 r  alien_graph_st_unit/x_big_delta_next2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.935    alien_graph_st_unit/x_big_delta_next2_carry_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.206 r  alien_graph_st_unit/x_big_delta_next2_carry__0/CO[0]
                         net (fo=3, routed)           0.843    11.050    alien_graph_st_unit/x_big_delta_next2_carry__0_n_3
    SLICE_X8Y48          LUT6 (Prop_lut6_I2_O)        0.373    11.423 r  alien_graph_st_unit/x_big_delta_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.423    alien_graph_st_unit/x_big_delta_reg[0]_i_1_n_0
    SLICE_X8Y48          FDCE                                         r  alien_graph_st_unit/x_big_delta_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.693    15.115    alien_graph_st_unit/CLK
    SLICE_X8Y48          FDCE                                         r  alien_graph_st_unit/x_big_delta_reg_reg[0]/C
                         clock pessimism              0.187    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X8Y48          FDCE (Setup_fdce_C_D)        0.077    15.344    alien_graph_st_unit/x_big_delta_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                         -11.423    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_big_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.091ns  (logic 1.733ns (28.452%)  route 4.358ns (71.548%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.726     5.329    alien_graph_st_unit/CLK
    SLICE_X0Y52          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  alien_graph_st_unit/bar_x_reg_reg[2]/Q
                         net (fo=41, routed)          1.341     7.125    alien_graph_st_unit/bar_x_reg_reg[9]_0[0]
    SLICE_X2Y54          LUT5 (Prop_lut5_I2_O)        0.124     7.249 r  alien_graph_st_unit/x_bigTwo_delta_next2_carry_i_12/O
                         net (fo=12, routed)          1.555     8.804    alien_graph_st_unit/bar_x_reg_reg[6]_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I4_O)        0.124     8.928 r  alien_graph_st_unit/x_big_delta_next2_carry_i_1/O
                         net (fo=1, routed)           0.622     9.550    alien_graph_st_unit/x_big_delta_next2_carry_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.935 r  alien_graph_st_unit/x_big_delta_next2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.935    alien_graph_st_unit/x_big_delta_next2_carry_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.206 r  alien_graph_st_unit/x_big_delta_next2_carry__0/CO[0]
                         net (fo=3, routed)           0.840    11.047    alien_graph_st_unit/x_big_delta_next2_carry__0_n_3
    SLICE_X8Y48          LUT6 (Prop_lut6_I2_O)        0.373    11.420 r  alien_graph_st_unit/x_big_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.420    alien_graph_st_unit/x_big_delta_reg[2]_i_1_n_0
    SLICE_X8Y48          FDPE                                         r  alien_graph_st_unit/x_big_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.693    15.115    alien_graph_st_unit/CLK
    SLICE_X8Y48          FDPE                                         r  alien_graph_st_unit/x_big_delta_reg_reg[2]/C
                         clock pessimism              0.187    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X8Y48          FDPE (Setup_fdpe_C_D)        0.081    15.348    alien_graph_st_unit/x_big_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -11.420    
  -------------------------------------------------------------------
                         slack                                  3.928    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bigRockTwo_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_bigTwo_delta_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 1.765ns (29.234%)  route 4.273ns (70.766%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.647     5.250    alien_graph_st_unit/CLK
    SLICE_X9Y52          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.456     5.706 r  alien_graph_st_unit/bigRockTwo_y_reg_reg[3]/Q
                         net (fo=13, routed)          1.237     6.943    alien_graph_st_unit/Q[3]
    SLICE_X12Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  alien_graph_st_unit/i__carry_i_8__0/O
                         net (fo=8, routed)           0.828     7.895    alien_graph_st_unit/i__carry_i_8__0_n_0
    SLICE_X14Y54         LUT3 (Prop_lut3_I0_O)        0.148     8.043 r  alien_graph_st_unit/i__carry_i_3/O
                         net (fo=1, routed)           0.468     8.510    alien_graph_st_unit/i__carry_i_3_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.724     9.234 r  alien_graph_st_unit/x_bigTwo_delta_next1_inferred__1/i__carry/CO[2]
                         net (fo=3, routed)           1.740    10.974    alien_graph_st_unit/x_bigTwo_delta_next1
    SLICE_X1Y51          LUT6 (Prop_lut6_I3_O)        0.313    11.287 r  alien_graph_st_unit/x_bigTwo_delta_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.287    alien_graph_st_unit/x_bigTwo_delta_reg[0]_i_1_n_0
    SLICE_X1Y51          FDCE                                         r  alien_graph_st_unit/x_bigTwo_delta_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.606    15.029    alien_graph_st_unit/CLK
    SLICE_X1Y51          FDCE                                         r  alien_graph_st_unit/x_bigTwo_delta_reg_reg[0]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y51          FDCE (Setup_fdce_C_D)        0.031    15.283    alien_graph_st_unit/x_bigTwo_delta_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             4.014ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_y_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallTwo_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.640ns (27.233%)  route 4.382ns (72.767%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.642     5.245    alien_graph_st_unit/CLK
    SLICE_X10Y64         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.518     5.763 r  alien_graph_st_unit/bar_y_reg_reg[4]/Q
                         net (fo=26, routed)          1.474     7.237    alien_graph_st_unit/bar_y_reg_reg[9]_0[2]
    SLICE_X9Y64          LUT5 (Prop_lut5_I2_O)        0.150     7.387 r  alien_graph_st_unit/p_0_out__21_carry_i_9/O
                         net (fo=9, routed)           1.410     8.797    alien_graph_st_unit/bar_y_reg_reg[6]_0
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.326     9.123 r  alien_graph_st_unit/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000     9.123    alien_graph_st_unit/i__carry_i_6__5_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.521 r  alien_graph_st_unit/x_smallTwo_delta_next1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           1.072    10.592    alien_graph_st_unit/x_smallTwo_delta_next1
    SLICE_X4Y58          LUT6 (Prop_lut6_I2_O)        0.124    10.716 r  alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.427    11.143    alien_graph_st_unit/x_smallTwo_delta_next
    SLICE_X1Y58          LUT3 (Prop_lut3_I1_O)        0.124    11.267 r  alien_graph_st_unit/x_smallTwo_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.267    alien_graph_st_unit/x_smallTwo_delta_reg[2]_i_1_n_0
    SLICE_X1Y58          FDPE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.604    15.027    alien_graph_st_unit/CLK
    SLICE_X1Y58          FDPE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[2]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y58          FDPE (Setup_fdpe_C_D)        0.031    15.281    alien_graph_st_unit/x_smallTwo_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -11.267    
  -------------------------------------------------------------------
                         slack                                  4.014    

Slack (MET) :             4.016ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_y_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallTwo_delta_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 1.640ns (27.251%)  route 4.378ns (72.749%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.642     5.245    alien_graph_st_unit/CLK
    SLICE_X10Y64         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.518     5.763 r  alien_graph_st_unit/bar_y_reg_reg[4]/Q
                         net (fo=26, routed)          1.474     7.237    alien_graph_st_unit/bar_y_reg_reg[9]_0[2]
    SLICE_X9Y64          LUT5 (Prop_lut5_I2_O)        0.150     7.387 r  alien_graph_st_unit/p_0_out__21_carry_i_9/O
                         net (fo=9, routed)           1.410     8.797    alien_graph_st_unit/bar_y_reg_reg[6]_0
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.326     9.123 r  alien_graph_st_unit/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000     9.123    alien_graph_st_unit/i__carry_i_6__5_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.521 r  alien_graph_st_unit/x_smallTwo_delta_next1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           1.072    10.592    alien_graph_st_unit/x_smallTwo_delta_next1
    SLICE_X4Y58          LUT6 (Prop_lut6_I2_O)        0.124    10.716 r  alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.423    11.139    alien_graph_st_unit/x_smallTwo_delta_next
    SLICE_X1Y58          LUT2 (Prop_lut2_I0_O)        0.124    11.263 r  alien_graph_st_unit/x_smallTwo_delta_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.263    alien_graph_st_unit/x_smallTwo_delta_reg[1]_i_1_n_0
    SLICE_X1Y58          FDCE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.604    15.027    alien_graph_st_unit/CLK
    SLICE_X1Y58          FDCE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[1]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y58          FDCE (Setup_fdce_C_D)        0.029    15.279    alien_graph_st_unit/x_smallTwo_delta_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                         -11.263    
  -------------------------------------------------------------------
                         slack                                  4.016    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_y_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallTwo_delta_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.012ns  (logic 1.634ns (27.178%)  route 4.378ns (72.822%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.642     5.245    alien_graph_st_unit/CLK
    SLICE_X10Y64         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.518     5.763 r  alien_graph_st_unit/bar_y_reg_reg[4]/Q
                         net (fo=26, routed)          1.474     7.237    alien_graph_st_unit/bar_y_reg_reg[9]_0[2]
    SLICE_X9Y64          LUT5 (Prop_lut5_I2_O)        0.150     7.387 r  alien_graph_st_unit/p_0_out__21_carry_i_9/O
                         net (fo=9, routed)           1.410     8.797    alien_graph_st_unit/bar_y_reg_reg[6]_0
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.326     9.123 r  alien_graph_st_unit/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000     9.123    alien_graph_st_unit/i__carry_i_6__5_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.521 r  alien_graph_st_unit/x_smallTwo_delta_next1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           1.072    10.592    alien_graph_st_unit/x_smallTwo_delta_next1
    SLICE_X4Y58          LUT6 (Prop_lut6_I2_O)        0.124    10.716 r  alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.423    11.139    alien_graph_st_unit/x_smallTwo_delta_next
    SLICE_X1Y58          LUT3 (Prop_lut3_I1_O)        0.118    11.257 r  alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    11.257    alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_1_n_0
    SLICE_X1Y58          FDCE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.604    15.027    alien_graph_st_unit/CLK
    SLICE_X1Y58          FDCE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[8]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y58          FDCE (Setup_fdce_C_D)        0.075    15.325    alien_graph_st_unit/x_smallTwo_delta_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_y_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallThree_delta_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 1.539ns (26.327%)  route 4.307ns (73.673%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.640     5.243    alien_graph_st_unit/CLK
    SLICE_X10Y65         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDCE (Prop_fdce_C_Q)         0.518     5.761 r  alien_graph_st_unit/bar_y_reg_reg[7]/Q
                         net (fo=15, routed)          1.073     6.834    alien_graph_st_unit/bar_y_reg_reg[9]_0[5]
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.958 r  alien_graph_st_unit/p_0_out__21_carry_i_12/O
                         net (fo=1, routed)           0.502     7.459    alien_graph_st_unit/p_0_out__21_carry_i_12_n_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I2_O)        0.124     7.583 r  alien_graph_st_unit/p_0_out__21_carry_i_10/O
                         net (fo=9, routed)           0.747     8.330    alien_graph_st_unit/bar_y_reg_reg[9]_1
    SLICE_X11Y62         LUT4 (Prop_lut4_I0_O)        0.124     8.454 r  alien_graph_st_unit/i__carry_i_5__7/O
                         net (fo=1, routed)           0.000     8.454    alien_graph_st_unit/i__carry_i_5__7_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.855 r  alien_graph_st_unit/x_smallThree_delta_next1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           1.503    10.359    alien_graph_st_unit/x_smallThree_delta_next1
    SLICE_X7Y60          LUT6 (Prop_lut6_I2_O)        0.124    10.483 r  alien_graph_st_unit/x_smallThree_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.482    10.964    alien_graph_st_unit/x_smallThree_delta_next
    SLICE_X7Y60          LUT2 (Prop_lut2_I0_O)        0.124    11.088 r  alien_graph_st_unit/x_smallThree_delta_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.088    alien_graph_st_unit/x_smallThree_delta_reg[1]_i_1_n_0
    SLICE_X7Y60          FDCE                                         r  alien_graph_st_unit/x_smallThree_delta_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.601    15.024    alien_graph_st_unit/CLK
    SLICE_X7Y60          FDCE                                         r  alien_graph_st_unit/x_smallThree_delta_reg_reg[1]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X7Y60          FDCE (Setup_fdce_C_D)        0.029    15.276    alien_graph_st_unit/x_smallThree_delta_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -11.088    
  -------------------------------------------------------------------
                         slack                                  4.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_big_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockOne_y_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.350ns (84.155%)  route 0.066ns (15.845%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.642     1.562    alien_graph_st_unit/CLK
    SLICE_X11Y49         FDPE                                         r  alien_graph_st_unit/y_big_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.703 r  alien_graph_st_unit/y_big_delta_reg_reg[2]/Q
                         net (fo=2, routed)           0.065     1.768    alien_graph_st_unit/y_big_delta_reg[2]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.813 r  alien_graph_st_unit/bigRockOne_y_reg0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.813    alien_graph_st_unit/bigRockOne_y_reg0_carry_i_2_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.924 r  alien_graph_st_unit/bigRockOne_y_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.925    alien_graph_st_unit/bigRockOne_y_reg0_carry_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.978 r  alien_graph_st_unit/bigRockOne_y_reg0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.978    alien_graph_st_unit/bigRockOne_y_reg0[4]
    SLICE_X10Y50         FDCE                                         r  alien_graph_st_unit/bigRockOne_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.847     2.012    alien_graph_st_unit/CLK
    SLICE_X10Y50         FDCE                                         r  alien_graph_st_unit/bigRockOne_y_reg_reg[4]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.134     1.895    alien_graph_st_unit/bigRockOne_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_big_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockOne_y_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.363ns (84.635%)  route 0.066ns (15.365%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.642     1.562    alien_graph_st_unit/CLK
    SLICE_X11Y49         FDPE                                         r  alien_graph_st_unit/y_big_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.703 r  alien_graph_st_unit/y_big_delta_reg_reg[2]/Q
                         net (fo=2, routed)           0.065     1.768    alien_graph_st_unit/y_big_delta_reg[2]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.813 r  alien_graph_st_unit/bigRockOne_y_reg0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.813    alien_graph_st_unit/bigRockOne_y_reg0_carry_i_2_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.924 r  alien_graph_st_unit/bigRockOne_y_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.925    alien_graph_st_unit/bigRockOne_y_reg0_carry_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.991 r  alien_graph_st_unit/bigRockOne_y_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.991    alien_graph_st_unit/bigRockOne_y_reg0[6]
    SLICE_X10Y50         FDCE                                         r  alien_graph_st_unit/bigRockOne_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.847     2.012    alien_graph_st_unit/CLK
    SLICE_X10Y50         FDCE                                         r  alien_graph_st_unit/bigRockOne_y_reg_reg[6]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.134     1.895    alien_graph_st_unit/bigRockOne_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/bigRockTwo_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockTwo_x_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.308ns (74.739%)  route 0.104ns (25.261%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.671     1.591    alien_graph_st_unit/CLK
    SLICE_X3Y49          FDCE                                         r  alien_graph_st_unit/bigRockTwo_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  alien_graph_st_unit/bigRockTwo_x_reg_reg[3]/Q
                         net (fo=15, routed)          0.103     1.835    alien_graph_st_unit/bigRockTwo_x_reg_reg[9]_0[3]
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.948 r  alien_graph_st_unit/bigRockTwo_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.949    alien_graph_st_unit/bigRockTwo_x_reg0_carry_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.003 r  alien_graph_st_unit/bigRockTwo_x_reg0_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.003    alien_graph_st_unit/bigRockTwo_x_reg0[4]
    SLICE_X3Y50          FDCE                                         r  alien_graph_st_unit/bigRockTwo_x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.878     2.043    alien_graph_st_unit/CLK
    SLICE_X3Y50          FDCE                                         r  alien_graph_st_unit/bigRockTwo_x_reg_reg[4]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X3Y50          FDCE (Hold_fdce_C_D)         0.105     1.897    alien_graph_st_unit/bigRockTwo_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/bigRockOne_x_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockOne_x_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.334ns (74.333%)  route 0.115ns (25.667%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.670     1.590    alien_graph_st_unit/CLK
    SLICE_X6Y49          FDCE                                         r  alien_graph_st_unit/bigRockOne_x_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.164     1.754 r  alien_graph_st_unit/bigRockOne_x_reg_reg[7]/Q
                         net (fo=13, routed)          0.115     1.869    alien_graph_st_unit/bigRockOne_x_reg_reg[9]_0[7]
    SLICE_X6Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.986 r  alien_graph_st_unit/bigRockOne_x_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.986    alien_graph_st_unit/bigRockOne_x_reg0_carry__0_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.039 r  alien_graph_st_unit/bigRockOne_x_reg0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.039    alien_graph_st_unit/bigRockOne_x_reg0[8]
    SLICE_X6Y50          FDCE                                         r  alien_graph_st_unit/bigRockOne_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.875     2.040    alien_graph_st_unit/CLK
    SLICE_X6Y50          FDCE                                         r  alien_graph_st_unit/bigRockOne_x_reg_reg[8]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X6Y50          FDCE (Hold_fdce_C_D)         0.134     1.923    alien_graph_st_unit/bigRockOne_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/bigRockTwo_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockTwo_x_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.319ns (75.396%)  route 0.104ns (24.604%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.671     1.591    alien_graph_st_unit/CLK
    SLICE_X3Y49          FDCE                                         r  alien_graph_st_unit/bigRockTwo_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  alien_graph_st_unit/bigRockTwo_x_reg_reg[3]/Q
                         net (fo=15, routed)          0.103     1.835    alien_graph_st_unit/bigRockTwo_x_reg_reg[9]_0[3]
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.948 r  alien_graph_st_unit/bigRockTwo_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.949    alien_graph_st_unit/bigRockTwo_x_reg0_carry_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.014 r  alien_graph_st_unit/bigRockTwo_x_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.014    alien_graph_st_unit/bigRockTwo_x_reg0[6]
    SLICE_X3Y50          FDCE                                         r  alien_graph_st_unit/bigRockTwo_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.878     2.043    alien_graph_st_unit/CLK
    SLICE_X3Y50          FDCE                                         r  alien_graph_st_unit/bigRockTwo_x_reg_reg[6]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X3Y50          FDCE (Hold_fdce_C_D)         0.105     1.897    alien_graph_st_unit/bigRockTwo_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_big_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockOne_y_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.386ns (85.417%)  route 0.066ns (14.583%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.642     1.562    alien_graph_st_unit/CLK
    SLICE_X11Y49         FDPE                                         r  alien_graph_st_unit/y_big_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.703 r  alien_graph_st_unit/y_big_delta_reg_reg[2]/Q
                         net (fo=2, routed)           0.065     1.768    alien_graph_st_unit/y_big_delta_reg[2]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.813 r  alien_graph_st_unit/bigRockOne_y_reg0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.813    alien_graph_st_unit/bigRockOne_y_reg0_carry_i_2_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.924 r  alien_graph_st_unit/bigRockOne_y_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.925    alien_graph_st_unit/bigRockOne_y_reg0_carry_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.014 r  alien_graph_st_unit/bigRockOne_y_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.014    alien_graph_st_unit/bigRockOne_y_reg0[5]
    SLICE_X10Y50         FDCE                                         r  alien_graph_st_unit/bigRockOne_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.847     2.012    alien_graph_st_unit/CLK
    SLICE_X10Y50         FDCE                                         r  alien_graph_st_unit/bigRockOne_y_reg_reg[5]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.134     1.895    alien_graph_st_unit/bigRockOne_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_big_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockOne_y_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.388ns (85.481%)  route 0.066ns (14.519%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.642     1.562    alien_graph_st_unit/CLK
    SLICE_X11Y49         FDPE                                         r  alien_graph_st_unit/y_big_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.703 r  alien_graph_st_unit/y_big_delta_reg_reg[2]/Q
                         net (fo=2, routed)           0.065     1.768    alien_graph_st_unit/y_big_delta_reg[2]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.813 r  alien_graph_st_unit/bigRockOne_y_reg0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.813    alien_graph_st_unit/bigRockOne_y_reg0_carry_i_2_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.924 r  alien_graph_st_unit/bigRockOne_y_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.925    alien_graph_st_unit/bigRockOne_y_reg0_carry_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.016 r  alien_graph_st_unit/bigRockOne_y_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.016    alien_graph_st_unit/bigRockOne_y_reg0[7]
    SLICE_X10Y50         FDCE                                         r  alien_graph_st_unit/bigRockOne_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.847     2.012    alien_graph_st_unit/CLK
    SLICE_X10Y50         FDCE                                         r  alien_graph_st_unit/bigRockOne_y_reg_reg[7]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.134     1.895    alien_graph_st_unit/bigRockOne_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_big_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockOne_y_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.390ns (85.545%)  route 0.066ns (14.455%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.642     1.562    alien_graph_st_unit/CLK
    SLICE_X11Y49         FDPE                                         r  alien_graph_st_unit/y_big_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.703 r  alien_graph_st_unit/y_big_delta_reg_reg[2]/Q
                         net (fo=2, routed)           0.065     1.768    alien_graph_st_unit/y_big_delta_reg[2]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.813 r  alien_graph_st_unit/bigRockOne_y_reg0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.813    alien_graph_st_unit/bigRockOne_y_reg0_carry_i_2_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.924 r  alien_graph_st_unit/bigRockOne_y_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.925    alien_graph_st_unit/bigRockOne_y_reg0_carry_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.965 r  alien_graph_st_unit/bigRockOne_y_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.965    alien_graph_st_unit/bigRockOne_y_reg0_carry__0_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.018 r  alien_graph_st_unit/bigRockOne_y_reg0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.018    alien_graph_st_unit/bigRockOne_y_reg0[8]
    SLICE_X10Y51         FDCE                                         r  alien_graph_st_unit/bigRockOne_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.847     2.012    alien_graph_st_unit/CLK
    SLICE_X10Y51         FDCE                                         r  alien_graph_st_unit/bigRockOne_y_reg_reg[8]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X10Y51         FDCE (Hold_fdce_C_D)         0.134     1.895    alien_graph_st_unit/bigRockOne_y_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/bigRockTwo_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockTwo_x_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.344ns (76.769%)  route 0.104ns (23.231%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.671     1.591    alien_graph_st_unit/CLK
    SLICE_X3Y49          FDCE                                         r  alien_graph_st_unit/bigRockTwo_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  alien_graph_st_unit/bigRockTwo_x_reg_reg[3]/Q
                         net (fo=15, routed)          0.103     1.835    alien_graph_st_unit/bigRockTwo_x_reg_reg[9]_0[3]
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.948 r  alien_graph_st_unit/bigRockTwo_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.949    alien_graph_st_unit/bigRockTwo_x_reg0_carry_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.039 r  alien_graph_st_unit/bigRockTwo_x_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.039    alien_graph_st_unit/bigRockTwo_x_reg0[5]
    SLICE_X3Y50          FDCE                                         r  alien_graph_st_unit/bigRockTwo_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.878     2.043    alien_graph_st_unit/CLK
    SLICE_X3Y50          FDCE                                         r  alien_graph_st_unit/bigRockTwo_x_reg_reg[5]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X3Y50          FDCE (Hold_fdce_C_D)         0.105     1.897    alien_graph_st_unit/bigRockTwo_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/bigRockTwo_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockTwo_x_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.344ns (76.769%)  route 0.104ns (23.231%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.671     1.591    alien_graph_st_unit/CLK
    SLICE_X3Y49          FDCE                                         r  alien_graph_st_unit/bigRockTwo_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  alien_graph_st_unit/bigRockTwo_x_reg_reg[3]/Q
                         net (fo=15, routed)          0.103     1.835    alien_graph_st_unit/bigRockTwo_x_reg_reg[9]_0[3]
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.948 r  alien_graph_st_unit/bigRockTwo_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.949    alien_graph_st_unit/bigRockTwo_x_reg0_carry_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.039 r  alien_graph_st_unit/bigRockTwo_x_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.039    alien_graph_st_unit/bigRockTwo_x_reg0[7]
    SLICE_X3Y50          FDCE                                         r  alien_graph_st_unit/bigRockTwo_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.878     2.043    alien_graph_st_unit/CLK
    SLICE_X3Y50          FDCE                                         r  alien_graph_st_unit/bigRockTwo_x_reg_reg[7]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X3Y50          FDCE (Hold_fdce_C_D)         0.105     1.897    alien_graph_st_unit/bigRockTwo_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y63     rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y63     rgb_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y63     rgb_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y52     alien_graph_st_unit/bar_x_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y52     alien_graph_st_unit/bar_x_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y52     alien_graph_st_unit/bar_x_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y53     alien_graph_st_unit/bar_x_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y53     alien_graph_st_unit/bar_x_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y53     alien_graph_st_unit/bar_x_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y63     rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y63     rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y63     rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y63     rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y63     rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y63     rgb_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52     alien_graph_st_unit/bar_x_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52     alien_graph_st_unit/bar_x_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52     alien_graph_st_unit/bar_x_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52     alien_graph_st_unit/bar_x_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y63     rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y63     rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y63     rgb_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y63     rgb_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y63     rgb_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y63     rgb_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52     alien_graph_st_unit/bar_x_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52     alien_graph_st_unit/bar_x_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52     alien_graph_st_unit/bar_x_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52     alien_graph_st_unit/bar_x_reg_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.507ns  (logic 4.070ns (38.733%)  route 6.437ns (61.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.719     5.322    clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           6.437    12.277    rgb_top_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    15.828 r  rgb_top_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.828    rgb_top[0]
    D8                                                                r  rgb_top[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.386ns  (logic 4.064ns (39.134%)  route 6.322ns (60.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.719     5.322    clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           6.322    12.161    rgb_top_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    15.708 r  rgb_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.708    rgb_top[1]
    A6                                                                r  rgb_top[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.317ns  (logic 4.201ns (40.714%)  route 6.117ns (59.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.719     5.322    clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.478     5.800 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           6.117    11.916    rgb_top_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         3.723    15.639 r  rgb_top_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.639    rgb_top[2]
    A4                                                                r  rgb_top[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blank
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.843ns  (logic 4.792ns (54.190%)  route 4.051ns (45.810%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.720     5.323    vga_sync_unit/CLK
    SLICE_X2Y64          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.518     5.841 f  vga_sync_unit/v_cnt_reg_reg[9]/Q
                         net (fo=30, routed)          1.324     7.165    vga_sync_unit/v_cnt_reg_reg[9]_0[9]
    SLICE_X6Y63          LUT5 (Prop_lut5_I0_O)        0.153     7.318 f  vga_sync_unit/blank_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.793     8.111    vga_sync_unit/blank_OBUF_inst_i_2_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I0_O)        0.359     8.470 r  vga_sync_unit/blank_OBUF_inst_i_1/O
                         net (fo=4, routed)           1.934    10.404    blank_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.762    14.166 r  blank_OBUF_inst/O
                         net (fo=0)                   0.000    14.166    blank
    V14                                                               r  blank (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.613ns  (logic 4.083ns (47.398%)  route 4.531ns (52.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.720     5.323    vga_sync_unit/CLK
    SLICE_X2Y63          FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  vga_sync_unit/h_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           4.531    10.371    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    13.936 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.936    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.426ns  (logic 4.021ns (47.724%)  route 4.405ns (52.276%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.639     5.242    vga_sync_unit/CLK
    SLICE_X11Y66         FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  vga_sync_unit/v_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           4.405    10.103    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    13.668 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.668    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/clk_div_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_pixel_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.328ns  (logic 4.343ns (59.268%)  route 2.985ns (40.732%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.720     5.323    vga_sync_unit/CLK
    SLICE_X2Y63          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDCE (Prop_fdce_C_Q)         0.478     5.801 r  vga_sync_unit/clk_div_reg_reg[1]/Q
                         net (fo=3, routed)           0.857     6.658    vga_sync_unit/clk_div_reg[1]
    SLICE_X2Y63          LUT2 (Prop_lut2_I0_O)        0.295     6.953 r  vga_sync_unit/vga_pixel_tick_OBUF_inst_i_1/O
                         net (fo=14, routed)          2.128     9.081    vga_pixel_tick_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.570    12.651 r  vga_pixel_tick_OBUF_inst/O
                         net (fo=0)                   0.000    12.651    vga_pixel_tick
    V12                                                               r  vga_pixel_tick (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.835ns  (logic 4.149ns (60.698%)  route 2.686ns (39.302%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.639     5.242    vga_sync_unit/CLK
    SLICE_X9Y65          FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.456     5.698 r  vga_sync_unit/v_sync_reg_reg/Q
                         net (fo=2, routed)           0.820     6.518    vga_sync_unit/v_sync_reg
    SLICE_X2Y63          LUT2 (Prop_lut2_I0_O)        0.124     6.642 r  vga_sync_unit/comp_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.866     8.508    comp_sync_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569    12.077 r  comp_sync_OBUF_inst/O
                         net (fo=0)                   0.000    12.077    comp_sync
    V11                                                               r  comp_sync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.455ns (73.461%)  route 0.526ns (26.539%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.600     1.519    vga_sync_unit/CLK
    SLICE_X0Y63          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  vga_sync_unit/h_sync_reg_reg/Q
                         net (fo=2, routed)           0.113     1.773    vga_sync_unit/h_sync_reg
    SLICE_X2Y63          LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  vga_sync_unit/comp_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.413     2.231    comp_sync_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.501 r  comp_sync_OBUF_inst/O
                         net (fo=0)                   0.000     3.501    comp_sync
    V11                                                               r  comp_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/clk_div_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_pixel_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.480ns (67.558%)  route 0.711ns (32.442%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.600     1.519    vga_sync_unit/CLK
    SLICE_X2Y63          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  vga_sync_unit/clk_div_reg_reg[0]/Q
                         net (fo=4, routed)           0.177     1.860    vga_sync_unit/clk_div_reg[0]
    SLICE_X2Y63          LUT2 (Prop_lut2_I1_O)        0.045     1.905 r  vga_sync_unit/vga_pixel_tick_OBUF_inst_i_1/O
                         net (fo=14, routed)          0.534     2.439    vga_pixel_tick_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.710 r  vga_pixel_tick_OBUF_inst/O
                         net (fo=0)                   0.000     3.710    vga_pixel_tick
    V12                                                               r  vga_pixel_tick (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blank
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.262ns  (logic 1.508ns (66.647%)  route 0.755ns (33.353%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.601     1.520    vga_sync_unit/CLK
    SLICE_X5Y60          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDCE (Prop_fdce_C_Q)         0.141     1.661 f  vga_sync_unit/h_cnt_reg_reg[8]/Q
                         net (fo=31, routed)          0.293     1.954    vga_sync_unit/Q[8]
    SLICE_X5Y63          LUT4 (Prop_lut4_I1_O)        0.045     1.999 r  vga_sync_unit/blank_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.462     2.461    blank_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.322     3.783 r  blank_OBUF_inst/O
                         net (fo=0)                   0.000     3.783    blank
    V14                                                               r  blank (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.988ns  (logic 1.407ns (47.087%)  route 1.581ns (52.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.570     1.489    vga_sync_unit/CLK
    SLICE_X11Y66         FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  vga_sync_unit/v_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           1.581     3.211    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     4.477 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.477    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.019ns  (logic 1.429ns (47.339%)  route 1.590ns (52.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.600     1.519    vga_sync_unit/CLK
    SLICE_X2Y63          FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  vga_sync_unit/h_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           1.590     3.273    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     4.538 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.538    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.996ns  (logic 1.453ns (36.367%)  route 2.543ns (63.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.148     1.666 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.543     4.209    rgb_top_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         1.305     5.514 r  rgb_top_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.514    rgb_top[2]
    A4                                                                r  rgb_top[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.014ns  (logic 1.411ns (35.158%)  route 2.603ns (64.842%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           2.603     4.285    rgb_top_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         1.247     5.532 r  rgb_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.532    rgb_top[1]
    A6                                                                r  rgb_top[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.059ns  (logic 1.416ns (34.888%)  route 2.643ns (65.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.643     4.325    rgb_top_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.252     5.578 r  rgb_top_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.578    rgb_top[0]
    D8                                                                r  rgb_top[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           198 Endpoints
Min Delay           198 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bigRockTwo_y_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.800ns  (logic 1.524ns (26.278%)  route 4.276ns (73.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=168, routed)         4.276     5.800    alien_graph_st_unit/reset_IBUF
    SLICE_X9Y54          FDCE                                         f  alien_graph_st_unit/bigRockTwo_y_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.524     4.947    alien_graph_st_unit/CLK
    SLICE_X9Y54          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bigRockTwo_y_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.800ns  (logic 1.524ns (26.278%)  route 4.276ns (73.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=168, routed)         4.276     5.800    alien_graph_st_unit/reset_IBUF
    SLICE_X9Y54          FDCE                                         f  alien_graph_st_unit/bigRockTwo_y_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.524     4.947    alien_graph_st_unit/CLK
    SLICE_X9Y54          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockOne_x_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.800ns  (logic 1.524ns (26.278%)  route 4.276ns (73.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=168, routed)         4.276     5.800    alien_graph_st_unit/reset_IBUF
    SLICE_X8Y54          FDCE                                         f  alien_graph_st_unit/smallRockOne_x_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.524     4.947    alien_graph_st_unit/CLK
    SLICE_X8Y54          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockOne_x_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.800ns  (logic 1.524ns (26.278%)  route 4.276ns (73.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=168, routed)         4.276     5.800    alien_graph_st_unit/reset_IBUF
    SLICE_X8Y54          FDCE                                         f  alien_graph_st_unit/smallRockOne_x_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.524     4.947    alien_graph_st_unit/CLK
    SLICE_X8Y54          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockOne_x_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.800ns  (logic 1.524ns (26.278%)  route 4.276ns (73.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=168, routed)         4.276     5.800    alien_graph_st_unit/reset_IBUF
    SLICE_X8Y54          FDCE                                         f  alien_graph_st_unit/smallRockOne_x_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.524     4.947    alien_graph_st_unit/CLK
    SLICE_X8Y54          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockOne_x_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.800ns  (logic 1.524ns (26.278%)  route 4.276ns (73.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=168, routed)         4.276     5.800    alien_graph_st_unit/reset_IBUF
    SLICE_X8Y54          FDCE                                         f  alien_graph_st_unit/smallRockOne_x_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.524     4.947    alien_graph_st_unit/CLK
    SLICE_X8Y54          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/x_small_delta_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.552ns  (logic 1.524ns (27.453%)  route 4.028ns (72.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=168, routed)         4.028     5.552    alien_graph_st_unit/reset_IBUF
    SLICE_X10Y55         FDCE                                         f  alien_graph_st_unit/x_small_delta_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.527     4.950    alien_graph_st_unit/CLK
    SLICE_X10Y55         FDCE                                         r  alien_graph_st_unit/x_small_delta_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/x_small_delta_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.552ns  (logic 1.524ns (27.453%)  route 4.028ns (72.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=168, routed)         4.028     5.552    alien_graph_st_unit/reset_IBUF
    SLICE_X10Y55         FDPE                                         f  alien_graph_st_unit/x_small_delta_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.527     4.950    alien_graph_st_unit/CLK
    SLICE_X10Y55         FDPE                                         r  alien_graph_st_unit/x_small_delta_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/x_small_delta_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.552ns  (logic 1.524ns (27.453%)  route 4.028ns (72.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=168, routed)         4.028     5.552    alien_graph_st_unit/reset_IBUF
    SLICE_X10Y55         FDCE                                         f  alien_graph_st_unit/x_small_delta_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.527     4.950    alien_graph_st_unit/CLK
    SLICE_X10Y55         FDCE                                         r  alien_graph_st_unit/x_small_delta_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockOne_x_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.521ns  (logic 1.524ns (27.605%)  route 3.997ns (72.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=168, routed)         3.997     5.521    alien_graph_st_unit/reset_IBUF
    SLICE_X8Y55          FDCE                                         f  alien_graph_st_unit/smallRockOne_x_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.524     4.947    alien_graph_st_unit/CLK
    SLICE_X8Y55          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockTwo_x_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.292ns (39.736%)  route 0.442ns (60.264%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.442     0.734    alien_graph_st_unit/reset_IBUF
    SLICE_X0Y57          FDCE                                         f  alien_graph_st_unit/smallRockTwo_x_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X0Y57          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockTwo_x_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.292ns (39.736%)  route 0.442ns (60.264%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.442     0.734    alien_graph_st_unit/reset_IBUF
    SLICE_X0Y57          FDCE                                         f  alien_graph_st_unit/smallRockTwo_x_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X0Y57          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockTwo_x_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.292ns (39.736%)  route 0.442ns (60.264%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.442     0.734    alien_graph_st_unit/reset_IBUF
    SLICE_X0Y57          FDCE                                         f  alien_graph_st_unit/smallRockTwo_x_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X0Y57          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockTwo_x_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.292ns (39.736%)  route 0.442ns (60.264%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.442     0.734    alien_graph_st_unit/reset_IBUF
    SLICE_X0Y57          FDCE                                         f  alien_graph_st_unit/smallRockTwo_x_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X0Y57          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockTwo_x_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.292ns (37.903%)  route 0.478ns (62.097%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.478     0.769    alien_graph_st_unit/reset_IBUF
    SLICE_X0Y56          FDCE                                         f  alien_graph_st_unit/smallRockTwo_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.877     2.042    alien_graph_st_unit/CLK
    SLICE_X0Y56          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockTwo_x_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.292ns (37.903%)  route 0.478ns (62.097%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.478     0.769    alien_graph_st_unit/reset_IBUF
    SLICE_X0Y56          FDCE                                         f  alien_graph_st_unit/smallRockTwo_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.877     2.042    alien_graph_st_unit/CLK
    SLICE_X0Y56          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockTwo_x_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.292ns (37.903%)  route 0.478ns (62.097%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.478     0.769    alien_graph_st_unit/reset_IBUF
    SLICE_X0Y56          FDCE                                         f  alien_graph_st_unit/smallRockTwo_x_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.877     2.042    alien_graph_st_unit/CLK
    SLICE_X0Y56          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockTwo_x_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.292ns (37.903%)  route 0.478ns (62.097%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.478     0.769    alien_graph_st_unit/reset_IBUF
    SLICE_X0Y56          FDCE                                         f  alien_graph_st_unit/smallRockTwo_x_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.877     2.042    alien_graph_st_unit/CLK
    SLICE_X0Y56          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/x_smallTwo_delta_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.292ns (36.439%)  route 0.509ns (63.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.509     0.800    alien_graph_st_unit/reset_IBUF
    SLICE_X1Y58          FDCE                                         f  alien_graph_st_unit/x_smallTwo_delta_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X1Y58          FDCE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/x_smallTwo_delta_reg_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.292ns (36.439%)  route 0.509ns (63.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.509     0.800    alien_graph_st_unit/reset_IBUF
    SLICE_X1Y58          FDPE                                         f  alien_graph_st_unit/x_smallTwo_delta_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X1Y58          FDPE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[2]/C





