Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Nov 27 12:15:04 2023
| Host         : M910q running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OffRAMPS_top_timing_summary_routed.rpt -pb OffRAMPS_top_timing_summary_routed.pb -rpx OffRAMPS_top_timing_summary_routed.rpx -warn_on_violation
| Design       : OffRAMPS_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     82.088        0.000                      0                    2        0.205        0.000                      0                    2       41.160        0.000                       0                     4  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        82.088        0.000                      0                    2        0.205        0.000                      0                    2       41.160        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       82.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.088ns  (required time - arrival time)
  Source:                 button_debounce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            bypass_mode_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.580ns (46.922%)  route 0.656ns (53.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.541     5.085    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  button_debounce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  button_debounce_reg[1]/Q
                         net (fo=1, routed)           0.656     6.197    button_debounce_reg_n_0_[1]
    SLICE_X33Y69         LUT3 (Prop_lut3_I0_O)        0.124     6.321 r  bypass_mode_en_i_1/O
                         net (fo=1, routed)           0.000     6.321    bypass_mode_en_i_1_n_0
    SLICE_X33Y69         FDRE                                         r  bypass_mode_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.424    88.118    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  bypass_mode_en_reg/C
                         clock pessimism              0.296    88.415    
                         clock uncertainty           -0.035    88.379    
    SLICE_X33Y69         FDRE (Setup_fdre_C_D)        0.029    88.408    bypass_mode_en_reg
  -------------------------------------------------------------------
                         required time                         88.408    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                 82.088    

Slack (MET) :             82.223ns  (required time - arrival time)
  Source:                 button_debounce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_debounce_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.419ns (51.359%)  route 0.397ns (48.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.541     5.085    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  button_debounce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  button_debounce_reg[0]/Q
                         net (fo=2, routed)           0.397     5.900    p_0_in[1]
    SLICE_X33Y69         FDRE                                         r  button_debounce_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.424    88.118    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  button_debounce_reg[1]/C
                         clock pessimism              0.296    88.415    
                         clock uncertainty           -0.035    88.379    
    SLICE_X33Y69         FDRE (Setup_fdre_C_D)       -0.256    88.123    button_debounce_reg[1]
  -------------------------------------------------------------------
                         required time                         88.123    
                         arrival time                          -5.900    
  -------------------------------------------------------------------
                         slack                                 82.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 button_debounce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            bypass_mode_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.553     1.457    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  button_debounce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.128     1.585 r  button_debounce_reg[0]/Q
                         net (fo=2, routed)           0.069     1.653    p_0_in[1]
    SLICE_X33Y69         LUT3 (Prop_lut3_I1_O)        0.099     1.752 r  bypass_mode_en_i_1/O
                         net (fo=1, routed)           0.000     1.752    bypass_mode_en_i_1_n_0
    SLICE_X33Y69         FDRE                                         r  bypass_mode_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.819     1.969    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  bypass_mode_en_reg/C
                         clock pessimism             -0.512     1.457    
    SLICE_X33Y69         FDRE (Hold_fdre_C_D)         0.091     1.548    bypass_mode_en_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 button_debounce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_debounce_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.553     1.457    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  button_debounce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.128     1.585 r  button_debounce_reg[0]/Q
                         net (fo=2, routed)           0.134     1.719    p_0_in[1]
    SLICE_X33Y69         FDRE                                         r  button_debounce_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.819     1.969    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  button_debounce_reg[1]/C
                         clock pessimism             -0.512     1.457    
    SLICE_X33Y69         FDRE (Hold_fdre_C_D)         0.012     1.469    button_debounce_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X33Y69   button_debounce_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X33Y69   button_debounce_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X33Y69   bypass_mode_en_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X33Y69   button_debounce_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X33Y69   button_debounce_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X33Y69   button_debounce_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X33Y69   button_debounce_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X33Y69   bypass_mode_en_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X33Y69   bypass_mode_en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X33Y69   button_debounce_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X33Y69   button_debounce_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X33Y69   button_debounce_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X33Y69   button_debounce_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X33Y69   bypass_mode_en_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X33Y69   bypass_mode_en_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Y_MIN
                            (input port)
  Destination:            o_Y_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.379ns  (logic 5.311ns (39.698%)  route 8.068ns (60.302%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  i_Y_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_Y_MIN
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  i_Y_MIN_IBUF_inst/O
                         net (fo=1, routed)           5.338     6.786    i_Y_MIN_IBUF
    SLICE_X65Y58         LUT2 (Prop_lut2_I0_O)        0.152     6.938 r  o_Y_MIN_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.730     9.668    o_Y_MIN_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.711    13.379 r  o_Y_MIN_OBUF_inst/O
                         net (fo=0)                   0.000    13.379    o_Y_MIN
    U2                                                                r  o_Y_MIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Y_DIR
                            (input port)
  Destination:            o_Y_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.371ns  (logic 5.342ns (39.952%)  route 8.029ns (60.048%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  i_Y_DIR (IN)
                         net (fo=0)                   0.000     0.000    i_Y_DIR
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_Y_DIR_IBUF_inst/O
                         net (fo=1, routed)           2.318     3.783    i_Y_DIR_IBUF
    SLICE_X65Y58         LUT2 (Prop_lut2_I0_O)        0.150     3.933 r  o_Y_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.711     9.644    o_Y_DIR_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.727    13.371 r  o_Y_DIR_OBUF_inst/O
                         net (fo=0)                   0.000    13.371    o_Y_DIR
    B15                                                               r  o_Y_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Z_EN
                            (input port)
  Destination:            o_Z_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.739ns  (logic 5.078ns (39.859%)  route 7.661ns (60.141%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  i_Z_EN (IN)
                         net (fo=0)                   0.000     0.000    i_Z_EN
    U3                   IBUF (Prop_ibuf_I_O)         1.449     1.449 r  i_Z_EN_IBUF_inst/O
                         net (fo=1, routed)           2.053     3.502    i_Z_EN_IBUF
    SLICE_X65Y58         LUT2 (Prop_lut2_I0_O)        0.124     3.626 r  o_Z_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.608     9.234    o_Z_EN_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.505    12.739 r  o_Z_EN_OBUF_inst/O
                         net (fo=0)                   0.000    12.739    o_Z_EN
    C15                                                               r  o_Z_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Y_STEP
                            (input port)
  Destination:            o_Y_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.588ns  (logic 5.099ns (40.509%)  route 7.489ns (59.491%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 r  i_Y_STEP (IN)
                         net (fo=0)                   0.000     0.000    i_Y_STEP
    W4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_Y_STEP_IBUF_inst/O
                         net (fo=1, routed)           3.570     5.025    i_Y_STEP_IBUF
    SLICE_X0Y37          LUT2 (Prop_lut2_I0_O)        0.124     5.149 r  o_Y_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.919     9.068    o_Y_STEP_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520    12.588 r  o_Y_STEP_OBUF_inst/O
                         net (fo=0)                   0.000    12.588    o_Y_STEP
    A14                                                               r  o_Y_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_E0_DIR
                            (input port)
  Destination:            o_E0_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.035ns  (logic 5.316ns (44.175%)  route 6.718ns (55.825%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  i_E0_DIR (IN)
                         net (fo=0)                   0.000     0.000    i_E0_DIR
    N18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  i_E0_DIR_IBUF_inst/O
                         net (fo=1, routed)           3.265     4.705    i_E0_DIR_IBUF
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.150     4.855 r  o_E0_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.453     8.309    o_E0_DIR_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.726    12.035 r  o_E0_DIR_OBUF_inst/O
                         net (fo=0)                   0.000    12.035    o_E0_DIR
    G19                                                               r  o_E0_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Z_MAX
                            (input port)
  Destination:            o_Z_MAX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.773ns  (logic 4.968ns (42.196%)  route 6.805ns (57.804%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_Z_MAX (IN)
                         net (fo=0)                   0.000     0.000    i_Z_MAX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_Z_MAX_IBUF_inst/O
                         net (fo=1, routed)           6.805     8.262    o_Z_MAX_OBUF
    W7                   OBUFT (Prop_obuft_I_O)       3.511    11.773 r  o_Z_MAX_OBUFT_inst/O
                         net (fo=0)                   0.000    11.773    o_Z_MAX
    W7                                                                r  o_Z_MAX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_X_EN
                            (input port)
  Destination:            o_X_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.575ns  (logic 5.112ns (44.167%)  route 6.463ns (55.833%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  i_X_EN (IN)
                         net (fo=0)                   0.000     0.000    i_X_EN
    J19                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  i_X_EN_IBUF_inst/O
                         net (fo=1, routed)           2.985     4.454    i_X_EN_IBUF
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.578 r  o_X_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.478     8.056    o_X_EN_OBUF
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.575 r  o_X_EN_OBUF_inst/O
                         net (fo=0)                   0.000    11.575    o_X_EN
    H19                                                               r  o_X_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Z_MIN
                            (input port)
  Destination:            o_Z_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.721ns  (logic 5.343ns (49.837%)  route 5.378ns (50.163%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  i_Z_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_Z_MIN
    K3                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_Z_MIN_IBUF_inst/O
                         net (fo=1, routed)           2.196     3.652    i_Z_MIN_IBUF
    SLICE_X65Y58         LUT2 (Prop_lut2_I0_O)        0.153     3.805 r  o_Z_MIN_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.182     6.987    o_Z_MIN_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.734    10.721 r  o_Z_MIN_OBUF_inst/O
                         net (fo=0)                   0.000    10.721    o_Z_MIN
    U7                                                                r  o_Z_MIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_UART_TX
                            (input port)
  Destination:            o_UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.163ns  (logic 5.073ns (49.920%)  route 5.089ns (50.080%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  i_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_TX
    U4                   IBUF (Prop_ibuf_I_O)         1.444     1.444 r  i_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           2.404     3.848    i_UART_TX_IBUF
    SLICE_X65Y62         LUT2 (Prop_lut2_I0_O)        0.124     3.972 r  o_UART_TX_OBUFT_inst_i_1/O
                         net (fo=1, routed)           2.686     6.658    o_UART_TX_OBUF
    J1                   OBUFT (Prop_obuft_I_O)       3.505    10.163 r  o_UART_TX_OBUFT_inst/O
                         net (fo=0)                   0.000    10.163    o_UART_TX
    J1                                                                r  o_UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_E0_EN
                            (input port)
  Destination:            o_E0_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.999ns  (logic 5.108ns (51.081%)  route 4.892ns (48.919%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  i_E0_EN (IN)
                         net (fo=0)                   0.000     0.000    i_E0_EN
    U8                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  i_E0_EN_IBUF_inst/O
                         net (fo=1, routed)           1.874     3.354    i_E0_EN_IBUF
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.124     3.478 r  o_E0_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.018     6.496    o_E0_EN_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.503     9.999 r  o_E0_EN_OBUF_inst/O
                         net (fo=0)                   0.000     9.999    o_E0_EN
    L3                                                                r  o_E0_EN (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_D10
                            (input port)
  Destination:            o_D10
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 1.448ns (70.690%)  route 0.600ns (29.310%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  i_D10 (IN)
                         net (fo=0)                   0.000     0.000    i_D10
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  i_D10_IBUF_inst/O
                         net (fo=1, routed)           0.600     0.832    o_D10_OBUF
    P1                   OBUFT (Prop_obuft_I_O)       1.216     2.049 r  o_D10_OBUFT_inst/O
                         net (fo=0)                   0.000     2.049    o_D10
    P1                                                                r  o_D10 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_D9
                            (input port)
  Destination:            o_D9
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.430ns (64.758%)  route 0.778ns (35.242%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  i_D9 (IN)
                         net (fo=0)                   0.000     0.000    i_D9
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_D9_IBUF_inst/O
                         net (fo=1, routed)           0.778     0.999    o_D9_OBUF
    N2                   OBUFT (Prop_obuft_I_O)       1.210     2.209 r  o_D9_OBUFT_inst/O
                         net (fo=0)                   0.000     2.209    o_D9
    N2                                                                r  o_D9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Z_DIR
                            (input port)
  Destination:            o_Z_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.418ns  (logic 1.547ns (63.973%)  route 0.871ns (36.027%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_Z_DIR (IN)
                         net (fo=0)                   0.000     0.000    i_Z_DIR
    K18                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  i_Z_DIR_IBUF_inst/O
                         net (fo=1, routed)           0.514     0.746    i_Z_DIR_IBUF
    SLICE_X0Y37          LUT2 (Prop_lut2_I0_O)        0.046     0.792 r  o_Z_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.357     1.149    o_Z_DIR_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.269     2.418 r  o_Z_DIR_OBUF_inst/O
                         net (fo=0)                   0.000     2.418    o_Z_DIR
    H17                                                               r  o_Z_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Z_STEP
                            (input port)
  Destination:            o_Z_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.492ns (61.644%)  route 0.928ns (38.356%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  i_Z_STEP (IN)
                         net (fo=0)                   0.000     0.000    i_Z_STEP
    L18                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  i_Z_STEP_IBUF_inst/O
                         net (fo=1, routed)           0.610     0.826    i_Z_STEP_IBUF
    SLICE_X0Y38          LUT2 (Prop_lut2_I0_O)        0.045     0.871 r  o_Z_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.319     1.190    o_Z_STEP_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.230     2.420 r  o_Z_STEP_OBUF_inst/O
                         net (fo=0)                   0.000     2.420    o_Z_STEP
    G17                                                               r  o_Z_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Y_MAX
                            (input port)
  Destination:            o_Y_MAX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.448ns (58.308%)  route 1.035ns (41.692%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  i_Y_MAX (IN)
                         net (fo=0)                   0.000     0.000    i_Y_MAX
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  i_Y_MAX_IBUF_inst/O
                         net (fo=1, routed)           1.035     1.253    o_Y_MAX_OBUF
    W6                   OBUFT (Prop_obuft_I_O)       1.230     2.483 r  o_Y_MAX_OBUFT_inst/O
                         net (fo=0)                   0.000     2.483    o_Y_MAX
    W6                                                                r  o_Y_MAX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_THERM0_SCL
                            (input port)
  Destination:            o_THERM_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.673ns  (logic 1.485ns (55.532%)  route 1.189ns (44.468%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  i_THERM0_SCL (IN)
                         net (fo=0)                   0.000     0.000    i_THERM0_SCL
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  i_THERM0_SCL_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.598    i_THERM0_SCL_IBUF
    SLICE_X65Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.643 r  o_THERM_EN_OBUFT_inst_i_1/O
                         net (fo=1, routed)           0.814     1.456    o_THERM_EN_OBUF
    L2                   OBUFT (Prop_obuft_I_O)       1.217     2.673 r  o_THERM_EN_OBUFT_inst/O
                         net (fo=0)                   0.000     2.673    o_THERM_EN
    L2                                                                r  o_THERM_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_X_DIR
                            (input port)
  Destination:            o_X_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.706ns  (logic 1.553ns (57.388%)  route 1.153ns (42.612%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  i_X_DIR (IN)
                         net (fo=0)                   0.000     0.000    i_X_DIR
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_X_DIR_IBUF_inst/O
                         net (fo=1, routed)           0.617     0.843    i_X_DIR_IBUF
    SLICE_X65Y62         LUT2 (Prop_lut2_I0_O)        0.046     0.889 r  o_X_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.536     1.425    o_X_DIR_OBUF
    P3                   OBUF (Prop_obuf_I_O)         1.281     2.706 r  o_X_DIR_OBUF_inst/O
                         net (fo=0)                   0.000     2.706    o_X_DIR
    P3                                                                r  o_X_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_X_MAX
                            (input port)
  Destination:            o_X_MAX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.756ns  (logic 1.444ns (52.401%)  route 1.312ns (47.599%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  i_X_MAX (IN)
                         net (fo=0)                   0.000     0.000    i_X_MAX
    K2                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_X_MAX_IBUF_inst/O
                         net (fo=1, routed)           1.312     1.532    o_X_MAX_OBUF
    V4                   OBUFT (Prop_obuft_I_O)       1.224     2.756 r  o_X_MAX_OBUFT_inst/O
                         net (fo=0)                   0.000     2.756    o_X_MAX
    V4                                                                r  o_X_MAX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_X_STEP
                            (input port)
  Destination:            o_X_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.772ns  (logic 1.481ns (53.419%)  route 1.291ns (46.581%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  i_X_STEP (IN)
                         net (fo=0)                   0.000     0.000    i_X_STEP
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  i_X_STEP_IBUF_inst/O
                         net (fo=1, routed)           0.600     0.823    i_X_STEP_IBUF
    SLICE_X65Y58         LUT2 (Prop_lut2_I0_O)        0.045     0.868 r  o_X_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.692     1.560    o_X_STEP_OBUF
    M2                   OBUF (Prop_obuf_I_O)         1.212     2.772 r  o_X_STEP_OBUF_inst/O
                         net (fo=0)                   0.000     2.772    o_X_STEP
    M2                                                                r  o_X_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            o_UART_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.816ns  (logic 1.467ns (52.099%)  route 1.349ns (47.901%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    J3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  i_UART_RX_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.592    i_UART_RX_IBUF
    SLICE_X65Y86         LUT2 (Prop_lut2_I0_O)        0.045     0.637 r  o_UART_RX_OBUFT_inst_i_1/O
                         net (fo=1, routed)           0.974     1.611    o_UART_RX_OBUF
    V5                   OBUFT (Prop_obuft_I_O)       1.206     2.816 r  o_UART_RX_OBUFT_inst/O
                         net (fo=0)                   0.000     2.816    o_UART_RX
    V5                                                                r  o_UART_RX (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_Z_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.159ns  (logic 4.085ns (33.595%)  route 8.074ns (66.405%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.541     5.085    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  bypass_mode_en_reg/Q
                         net (fo=28, routed)          2.466     8.007    o_Z_MAX_TRI
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.124     8.131 r  o_Z_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.608    13.739    o_Z_EN_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.505    17.244 r  o_Z_EN_OBUF_inst/O
                         net (fo=0)                   0.000    17.244    o_Z_EN
    C15                                                               r  o_Z_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_Y_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.073ns  (logic 4.301ns (35.624%)  route 7.772ns (64.376%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.541     5.085    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  bypass_mode_en_reg/Q
                         net (fo=28, routed)          2.061     7.602    o_Z_MAX_TRI
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.118     7.720 r  o_Y_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.711    13.430    o_Y_DIR_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.727    17.157 r  o_Y_DIR_OBUF_inst/O
                         net (fo=0)                   0.000    17.157    o_Y_DIR
    B15                                                               r  o_Y_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.926ns  (logic 4.313ns (36.166%)  route 7.613ns (63.834%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.541     5.085    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  bypass_mode_en_reg/Q
                         net (fo=28, routed)          2.843     8.384    o_Z_MAX_TRI
    SLICE_X65Y86         LUT1 (Prop_lut1_I0_O)        0.152     8.536 r  led0_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.770    13.305    led0_g_OBUF
    B16                  OBUF (Prop_obuf_I_O)         3.705    17.010 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    17.010    led0_g
    B16                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_E0_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.022ns  (logic 4.334ns (39.318%)  route 6.689ns (60.682%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.541     5.085    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  bypass_mode_en_reg/Q
                         net (fo=28, routed)          3.235     8.776    o_Z_MAX_TRI
    SLICE_X58Y41         LUT2 (Prop_lut2_I1_O)        0.152     8.928 r  o_E0_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.453    12.381    o_E0_DIR_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.726    16.107 r  o_E0_DIR_OBUF_inst/O
                         net (fo=0)                   0.000    16.107    o_E0_DIR
    G19                                                               r  o_E0_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_X_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.938ns  (logic 4.099ns (37.479%)  route 6.838ns (62.521%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.541     5.085    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  bypass_mode_en_reg/Q
                         net (fo=28, routed)          3.361     8.901    o_Z_MAX_TRI
    SLICE_X58Y41         LUT2 (Prop_lut2_I1_O)        0.124     9.025 r  o_X_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.478    12.503    o_X_EN_OBUF
    H19                  OBUF (Prop_obuf_I_O)         3.519    16.022 r  o_X_EN_OBUF_inst/O
                         net (fo=0)                   0.000    16.022    o_X_EN
    H19                                                               r  o_X_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_X_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.716ns  (logic 4.323ns (40.343%)  route 6.393ns (59.657%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.541     5.085    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  bypass_mode_en_reg/Q
                         net (fo=28, routed)          3.361     8.901    o_Z_MAX_TRI
    SLICE_X58Y41         LUT2 (Prop_lut2_I1_O)        0.152     9.053 r  o_X_MIN_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.032    12.086    o_X_MIN_OBUF
    N3                   OBUF (Prop_obuf_I_O)         3.715    15.801 r  o_X_MIN_OBUF_inst/O
                         net (fo=0)                   0.000    15.801    o_X_MIN
    N3                                                                r  o_X_MIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_E0_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.336ns  (logic 4.083ns (39.504%)  route 6.253ns (60.496%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.541     5.085    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  bypass_mode_en_reg/Q
                         net (fo=28, routed)          3.235     8.776    o_Z_MAX_TRI
    SLICE_X58Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.900 r  o_E0_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.018    11.918    o_E0_EN_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.503    15.421 r  o_E0_EN_OBUF_inst/O
                         net (fo=0)                   0.000    15.421    o_E0_EN
    L3                                                                r  o_E0_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_UART_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.300ns  (logic 4.084ns (39.656%)  route 6.215ns (60.344%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.541     5.085    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  bypass_mode_en_reg/Q
                         net (fo=28, routed)          2.843     8.384    o_Z_MAX_TRI
    SLICE_X65Y86         LUT2 (Prop_lut2_I1_O)        0.124     8.508 r  o_UART_RX_OBUFT_inst_i_1/O
                         net (fo=1, routed)           3.372    11.880    o_UART_RX_OBUF
    V5                   OBUFT (Prop_obuft_I_O)       3.504    15.384 r  o_UART_RX_OBUFT_inst/O
                         net (fo=0)                   0.000    15.384    o_UART_RX
    V5                                                                r  o_UART_RX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_Y_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.296ns  (logic 4.100ns (39.820%)  route 6.196ns (60.180%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.541     5.085    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  bypass_mode_en_reg/Q
                         net (fo=28, routed)          2.277     7.818    o_Z_MAX_TRI
    SLICE_X0Y37          LUT2 (Prop_lut2_I1_O)        0.124     7.942 r  o_Y_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.919    11.861    o_Y_STEP_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520    15.381 r  o_Y_STEP_OBUF_inst/O
                         net (fo=0)                   0.000    15.381    o_Y_STEP
    A14                                                               r  o_Y_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_Z_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.993ns  (logic 4.344ns (43.477%)  route 5.648ns (56.523%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.541     5.085    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  bypass_mode_en_reg/Q
                         net (fo=28, routed)          2.466     8.007    o_Z_MAX_TRI
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.154     8.161 r  o_Z_MIN_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.182    11.343    o_Z_MIN_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.734    15.077 r  o_Z_MIN_OBUF_inst/O
                         net (fo=0)                   0.000    15.077    o_Z_MIN
    U7                                                                r  o_Z_MIN (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_D10
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 0.965ns (43.922%)  route 1.232ns (56.078%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.553     1.457    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  bypass_mode_en_reg/Q
                         net (fo=28, routed)          1.232     2.830    o_Z_MAX_TRI
    P1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.654 r  o_D10_OBUFT_inst/O
                         net (fo=0)                   0.000     3.654    o_D10
    P1                                                                r  o_D10 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_D9
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 0.965ns (41.597%)  route 1.355ns (58.403%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.553     1.457    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  bypass_mode_en_reg/Q
                         net (fo=28, routed)          1.355     2.953    o_Z_MAX_TRI
    N2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.777 r  o_D9_OBUFT_inst/O
                         net (fo=0)                   0.000     3.777    o_D9
    N2                                                                r  o_D9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_THERM_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.495ns  (logic 0.965ns (38.670%)  route 1.530ns (61.330%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.553     1.457    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  bypass_mode_en_reg/Q
                         net (fo=28, routed)          1.530     3.128    o_Z_MAX_TRI
    L2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.952 r  o_THERM_EN_OBUFT_inst/O
                         net (fo=0)                   0.000     3.952    o_THERM_EN
    L2                                                                r  o_THERM_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_Z_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.555ns  (logic 1.416ns (55.418%)  route 1.139ns (44.582%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.553     1.457    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141     1.598 f  bypass_mode_en_reg/Q
                         net (fo=28, routed)          0.821     2.418    o_Z_MAX_TRI
    SLICE_X0Y38          LUT2 (Prop_lut2_I1_O)        0.045     2.463 r  o_Z_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.319     2.782    o_Z_STEP_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.230     4.012 r  o_Z_STEP_OBUF_inst/O
                         net (fo=0)                   0.000     4.012    o_Z_STEP
    G17                                                               r  o_Z_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.573ns  (logic 0.965ns (37.508%)  route 1.608ns (62.492%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.553     1.457    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  bypass_mode_en_reg/Q
                         net (fo=28, routed)          1.608     3.206    o_Z_MAX_TRI
    J1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.030 r  o_UART_TX_OBUFT_inst/O
                         net (fo=0)                   0.000     4.030    o_UART_TX
    J1                                                                r  o_UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_Z_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.764ns  (logic 1.454ns (52.582%)  route 1.311ns (47.418%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.553     1.457    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141     1.598 f  bypass_mode_en_reg/Q
                         net (fo=28, routed)          0.954     2.552    o_Z_MAX_TRI
    SLICE_X0Y37          LUT2 (Prop_lut2_I1_O)        0.044     2.596 r  o_Z_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.357     2.953    o_Z_DIR_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.269     4.221 r  o_Z_DIR_OBUF_inst/O
                         net (fo=0)                   0.000     4.221    o_Z_DIR
    H17                                                               r  o_Z_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_X_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.824ns  (logic 1.470ns (52.051%)  route 1.354ns (47.949%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.553     1.457    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141     1.598 f  bypass_mode_en_reg/Q
                         net (fo=28, routed)          0.818     2.416    o_Z_MAX_TRI
    SLICE_X65Y62         LUT2 (Prop_lut2_I1_O)        0.048     2.464 r  o_X_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.536     3.000    o_X_DIR_OBUF
    P3                   OBUF (Prop_obuf_I_O)         1.281     4.281 r  o_X_DIR_OBUF_inst/O
                         net (fo=0)                   0.000     4.281    o_X_DIR
    P3                                                                r  o_X_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.843ns  (logic 1.345ns (47.328%)  route 1.497ns (52.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.553     1.457    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  bypass_mode_en_reg/Q
                         net (fo=28, routed)          1.497     3.095    o_Z_MAX_TRI
    C17                  OBUF (Prop_obuf_I_O)         1.204     4.299 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     4.299    led0_r
    C17                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_E0_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.853ns  (logic 1.399ns (49.051%)  route 1.453ns (50.949%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.553     1.457    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141     1.598 f  bypass_mode_en_reg/Q
                         net (fo=28, routed)          0.818     2.416    o_Z_MAX_TRI
    SLICE_X65Y62         LUT2 (Prop_lut2_I1_O)        0.045     2.461 r  o_E0_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.635     3.096    o_E0_STEP_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.213     4.309 r  o_E0_STEP_OBUF_inst/O
                         net (fo=0)                   0.000     4.309    o_E0_STEP
    M3                                                                r  o_E0_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_X_MAX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.903ns  (logic 0.965ns (33.239%)  route 1.938ns (66.761%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.553     1.457    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  bypass_mode_en_reg/Q
                         net (fo=28, routed)          1.938     3.536    o_Z_MAX_TRI
    V4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.360 r  o_X_MAX_OBUFT_inst/O
                         net (fo=0)                   0.000     4.360    o_X_MAX
    V4                                                                r  o_X_MAX (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            button_debounce_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.442ns  (logic 1.463ns (32.938%)  route 2.979ns (67.062%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=1, routed)           2.979     4.442    btn0_IBUF
    SLICE_X33Y69         FDRE                                         r  button_debounce_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.424     4.788    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  button_debounce_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            button_debounce_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.231ns (15.190%)  route 1.290ns (84.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=1, routed)           1.290     1.521    btn0_IBUF
    SLICE_X33Y69         FDRE                                         r  button_debounce_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.819     1.969    sysclk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  button_debounce_reg[0]/C





