xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_vio -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../core_sources/chipscope_ila -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../../dtc_3.0 -sd ipcore_dir -sd ../../core_sources/tx_mmcm -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -i -p xc6vlx130t-ff1156-1 glib_user_logic_emu.ngc glib_user_logic_emu.ngd  
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_vio -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../core_sources/chipscope_ila -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../../dtc_3.0 -sd ipcore_dir -sd ../../core_sources/tx_mmcm -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -i -p xc6vlx130t-ff1156-1 glib_user_logic_emu.ngc glib_user_logic_emu.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_user_logic_emu_map.ncd glib_user_logic_emu.ngd glib_user_logic_emu.pcf 
par -w -intstyle ise -ol high -mt 4 glib_user_logic_emu_map.ncd glib_user_logic_emu.ncd glib_user_logic_emu.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_user_logic_emu.twx glib_user_logic_emu.ncd -o glib_user_logic_emu.twr glib_user_logic_emu.pcf 
bitgen -intstyle ise -f glib_user_logic_emu.ut glib_user_logic_emu.ncd 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_vio -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../core_sources/chipscope_ila -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../../dtc_3.0 -sd ipcore_dir -sd ../../core_sources/tx_mmcm -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -i -p xc6vlx130t-ff1156-1 glib_user_logic_emu.ngc glib_user_logic_emu.ngd  
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_vio -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../core_sources/chipscope_ila -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../../dtc_3.0 -sd ipcore_dir -sd ../../core_sources/tx_mmcm -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -i -p xc6vlx130t-ff1156-1 glib_user_logic_emu.ngc glib_user_logic_emu.ngd  
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../dtc_3.0 -sd ipcore_dir -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/tx_mmcm -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -i -p xc6vlx130t-ff1156-1 glib_user_logic_emu.ngc glib_user_logic_emu.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_user_logic_emu_map.ncd glib_user_logic_emu.ngd glib_user_logic_emu.pcf 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../dtc_3.0 -sd ipcore_dir -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/tx_mmcm -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -i -p xc6vlx130t-ff1156-1 glib_user_logic_emu.ngc glib_user_logic_emu.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_user_logic_emu_map.ncd glib_user_logic_emu.ngd glib_user_logic_emu.pcf 
par -w -intstyle ise -ol high -mt 4 glib_user_logic_emu_map.ncd glib_user_logic_emu.ncd glib_user_logic_emu.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_user_logic_emu.twx glib_user_logic_emu.ncd -o glib_user_logic_emu.twr glib_user_logic_emu.pcf 
bitgen -intstyle ise -f glib_user_logic_emu.ut glib_user_logic_emu.ncd 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../dtc_3.0 -sd ipcore_dir -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/tx_mmcm -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -i -p xc6vlx130t-ff1156-1 glib_user_logic_emu.ngc glib_user_logic_emu.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_user_logic_emu_map.ncd glib_user_logic_emu.ngd glib_user_logic_emu.pcf 
par -w -intstyle ise -ol high -mt 4 glib_user_logic_emu_map.ncd glib_user_logic_emu.ncd glib_user_logic_emu.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_user_logic_emu.twx glib_user_logic_emu.ncd -o glib_user_logic_emu.twr glib_user_logic_emu.pcf 
bitgen -intstyle ise -f glib_user_logic_emu.ut glib_user_logic_emu.ncd 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/glib_user_logic_emu.syr" 
