
synpwrap -msg -prj "picorv_picorv_synplify.tcl" -log "picorv_picorv.srf"
Copyright (C) 1992-2015 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.6.0.83.4
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of picorv_picorv.srf
#Build: Synplify Pro J-2015.03L-SP1, Build 123R, Aug 18 2015
#install: C:\lscc\diamond\3.6_x64\synpbase
#OS: Windows 8 6.2
#Hostname: WIN-O4AFEOIGTE9

#Implementation: picorv

Synopsys HDL Compiler, version comp201503sp1p1, Build 117R, built Aug 18 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys Verilog Compiler, version comp201503sp1p1, Build 117R, built Aug 18 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\lscc\diamond\3.6_x64\synpbase\lib\lucent\machxo2.v"
@I::"C:\lscc\diamond\3.6_x64\synpbase\lib\lucent\pmi_def.v"
@I::"C:\lscc\diamond\3.6_x64\synpbase\lib\vlog\hypermods.v"
@I::"C:\lscc\diamond\3.6_x64\synpbase\lib\vlog\umr_capim.v"
@I::"C:\lscc\diamond\3.6_x64\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\lscc\diamond\3.6_x64\synpbase\lib\vlog\scemi_pipes.svh"
@I::"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v"
@I::"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\scripts\icestorm\example.v"
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":49:7:49:14|Synthesizing module picorv32

	ENABLE_COUNTERS=1'b0
	ENABLE_COUNTERS64=1'b1
	ENABLE_REGS_16_31=1'b1
	ENABLE_REGS_DUALPORT=1'b1
	LATCHED_MEM_RDATA=1'b1
	TWO_STAGE_SHIFT=1'b0
	BARREL_SHIFTER=1'b0
	TWO_CYCLE_COMPARE=1'b0
	TWO_CYCLE_ALU=1'b1
	COMPRESSED_ISA=1'b0
	CATCH_MISALIGN=1'b0
	CATCH_ILLINSN=1'b0
	ENABLE_PCPI=1'b0
	ENABLE_MUL=1'b0
	ENABLE_FAST_MUL=1'b0
	ENABLE_DIV=1'b0
	ENABLE_IRQ=1'b0
	ENABLE_IRQ_QREGS=1'b1
	ENABLE_IRQ_TIMER=1'b1
	ENABLE_TRACE=1'b0
	REGS_INIT_ZERO=1'b0
	MASKED_IRQ=32'b00000000000000000000000000000000
	LATCHED_IRQ=32'b11111111111111111111111111111111
	PROGADDR_RESET=32'b00000000000000000000000000000000
	PROGADDR_IRQ=32'b00000000000000000000000000010000
	STACKADDR=32'b11111111111111111111111111111111
	irq_timer=32'b00000000000000000000000000000000
	irq_ebreak=32'b00000000000000000000000000000001
	irq_buserror=32'b00000000000000000000000000000010
	irqregs_offset=32'b00000000000000000000000000100000
	regfile_size=32'b00000000000000000000000000100000
	regindex_bits=32'b00000000000000000000000000000101
	WITH_PCPI=1'b0
	TRACE_BRANCH=36'b000100000000000000000000000000000000
	TRACE_ADDR=36'b001000000000000000000000000000000000
	TRACE_IRQ=36'b100000000000000000000000000000000000
	cpu_state_trap=8'b10000000
	cpu_state_fetch=8'b01000000
	cpu_state_ld_rs1=8'b00100000
	cpu_state_ld_rs2=8'b00010000
	cpu_state_exec=8'b00001000
	cpu_state_shift=8'b00000100
	cpu_state_stmem=8'b00000010
	cpu_state_ldmem=8'b00000001
   Generated name = picorv32_Z1

@W: CG107 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1343:18:1343:20|Extending unsized constant with leading x/z beyond 32 bits
@W: CG107 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1344:18:1344:20|Extending unsized constant with leading x/z beyond 32 bits
@W: CG107 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1368:17:1368:19|Extending unsized constant with leading x/z beyond 32 bits
@W: CG532 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":177:1:177:7|Initial statement will only initialize memories through the usage of $readmemh and $readmemb. Everything else is ignored
@W: CG133 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":176:9:176:9|No assignment to i
@W: CG133 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":337:12:337:27|No assignment to mem_16bit_buffer
@W: CG133 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1174:11:1174:30|No assignment to pcpi_timeout_counter
@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Pruning register set_mem_do_rinst 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Pruning register set_mem_do_rdata 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Pruning register set_mem_do_wdata 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Pruning register alu_out_0_q 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Pruning register dbg_rs1val[31:0] 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Pruning register dbg_rs2val[31:0] 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Pruning register dbg_rs1val_valid 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Pruning register dbg_rs2val_valid 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Pruning register count_cycle[63:0] 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Pruning register count_instr[63:0] 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Pruning register next_irq_pending[31:0] 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Pruning register latched_trace 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Pruning register pcpi_timeout 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Pruning register irq_active 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Pruning register irq_delay 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Pruning register irq_mask[31:0] 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Pruning register irq_state[1:0] 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Pruning register timer[31:0] 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Pruning register current_pc[31:0] 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Pruning register irq_pending[31:0] 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1247:1:1247:6|Pruning register clear_prefetched_high_word_q 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1189:2:1189:7|Pruning register genblk3.alu_shl[31:0] 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1189:2:1189:7|Pruning register genblk3.alu_shr[31:0] 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":826:1:826:6|Pruning register instr_waitirq 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":826:1:826:6|Pruning register instr_rdcycle 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":826:1:826:6|Pruning register instr_rdcycleh 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":826:1:826:6|Pruning register instr_rdinstr 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":826:1:826:6|Pruning register instr_rdinstrh 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":826:1:826:6|Pruning register instr_getq 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":826:1:826:6|Pruning register instr_setq 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":826:1:826:6|Pruning register instr_maskirq 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":826:1:826:6|Pruning register instr_timer 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":746:1:746:6|Pruning register q_ascii_instr[63:0] 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":746:1:746:6|Pruning register q_insn_imm[31:0] 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":746:1:746:6|Pruning register q_insn_opcode[31:0] 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":746:1:746:6|Pruning register q_insn_rs1[4:0] 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":746:1:746:6|Pruning register q_insn_rs2[4:0] 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":746:1:746:6|Pruning register q_insn_rd[4:0] 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":746:1:746:6|Pruning register dbg_next 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":746:1:746:6|Pruning register dbg_valid_insn 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":746:1:746:6|Pruning register cached_ascii_instr[63:0] 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":746:1:746:6|Pruning register cached_insn_imm[31:0] 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":746:1:746:6|Pruning register cached_insn_opcode[31:0] 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":746:1:746:6|Pruning register cached_insn_rs1[4:0] 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":746:1:746:6|Pruning register cached_insn_rs2[4:0] 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":746:1:746:6|Pruning register cached_insn_rd[4:0] 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":746:1:746:6|Pruning register dbg_insn_addr[31:0] 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":535:1:535:6|Pruning register mem_la_secondword 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":535:1:535:6|Pruning register prefetched_high_word 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":400:1:400:6|Pruning register next_insn_opcode[31:0] 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":360:1:360:6|Pruning register mem_la_firstword_reg 

@W: CL169 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":360:1:360:6|Pruning register last_mem_valid 

@N: CL134 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1290:1:1290:6|Found RAM cpuregs, depth=32, width=32
@N: CL134 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1290:1:1290:6|Found RAM cpuregs, depth=32, width=32
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit do_waitirq is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit trace_valid is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit pcpi_valid is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[0] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[1] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[2] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[3] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[4] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[5] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[6] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[7] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[8] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[9] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[10] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[11] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[12] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[13] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[14] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[15] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[16] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[17] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[18] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[19] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[20] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[21] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[22] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[23] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[24] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[25] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[26] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[27] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[28] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[29] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[30] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit eoi[31] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":826:1:826:6|Register bit compressed_instr is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":826:1:826:6|Register bit instr_retirq is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":826:1:826:6|Register bit decoded_imm_uj[0] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":535:1:535:6|Register bit mem_addr[0] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":535:1:535:6|Register bit mem_addr[1] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit reg_pc[0] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit reg_pc[1] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit alu_wait_2 is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit reg_next_pc[0] is always 0, optimizing ...
@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit reg_next_pc[1] is always 0, optimizing ...
@W: CL279 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Pruning register bits 1 to 0 of reg_next_pc[31:0] 

@W: CL279 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":535:1:535:6|Pruning register bits 1 to 0 of mem_addr[31:0] 

@W: CL260 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":826:1:826:6|Pruning register bit 0 of decoded_imm_uj[31:0] 

@W: CL279 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Pruning register bits 1 to 0 of reg_pc[31:0] 

@N: CG364 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\scripts\icestorm\example.v":3:7:3:9|Synthesizing module top

@W: CG371 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\scripts\icestorm\example.v":55:9:55:17|Cannot find data file firmware.hex for task $readmemh
@W: CG532 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\scripts\icestorm\example.v":55:1:55:7|Initial statement will only initialize memories through the usage of $readmemh and $readmemb. Everything else is ignored
@W: CG781 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\scripts\icestorm\example.v":37:3:37:5|Undriven input pcpi_wr on instance cpu, tying to 0
@W: CG781 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\scripts\icestorm\example.v":37:3:37:5|Undriven input pcpi_rd on instance cpu, tying to 0
@W: CG781 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\scripts\icestorm\example.v":37:3:37:5|Undriven input pcpi_wait on instance cpu, tying to 0
@W: CG781 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\scripts\icestorm\example.v":37:3:37:5|Undriven input pcpi_ready on instance cpu, tying to 0
@W: CG781 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\scripts\icestorm\example.v":37:3:37:5|Undriven input irq on instance cpu, tying to 0
@N: CL134 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\scripts\icestorm\example.v":57:1:57:6|Found RAM memory[0], depth=128, width=8
@W:"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\scripts\icestorm\example.v":57:1:57:6|The read address covers a larger address space than the RAM depth. Access beyond the memory depth will be treated as a "don't-care"
@N: CL134 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\scripts\icestorm\example.v":57:1:57:6|Found RAM memory[0], depth=128, width=8
@W:"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\scripts\icestorm\example.v":57:1:57:6|The read address covers a larger address space than the RAM depth. Access beyond the memory depth will be treated as a "don't-care"
@N: CL134 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\scripts\icestorm\example.v":57:1:57:6|Found RAM memory[0], depth=128, width=8
@W:"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\scripts\icestorm\example.v":57:1:57:6|The read address covers a larger address space than the RAM depth. Access beyond the memory depth will be treated as a "don't-care"
@N: CL134 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\scripts\icestorm\example.v":57:1:57:6|Found RAM memory[0], depth=128, width=8
@W:"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\scripts\icestorm\example.v":57:1:57:6|The read address covers a larger address space than the RAM depth. Access beyond the memory depth will be treated as a "don't-care"
@W: CL138 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Removing register 'latched_compr' because it is only assigned 0 or its original value.
@W: CL279 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Pruning register bits 35 to 1 of trace_data[35:0] 

@W: CL189 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Register bit trace_data[0] is always 0, optimizing ...
@N: CL201 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":1309:1:1309:6|Trying to extract state machine for register cpu_state
Extracted state machine for register cpu_state
State machine has 7 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00100000
   01000000
   10000000
@N: CL201 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":535:1:535:6|Trying to extract state machine for register mem_state
Extracted state machine for register mem_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL279 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":826:1:826:6|Pruning register bits 31 to 21 of decoded_imm_uj[31:1] 

@W: CL159 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":101:19:101:25|Input pcpi_wr is unused
@W: CL159 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":102:19:102:25|Input pcpi_rd is unused
@W: CL159 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":103:19:103:27|Input pcpi_wait is unused
@W: CL159 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":104:19:104:28|Input pcpi_ready is unused
@W: CL159 :"C:\02_Elektronik\044_RISCV\07_PICORV\01_Sources\picorv32\picorv32.v":107:19:107:21|Input irq is unused

At c_ver Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 101MB peak: 117MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Sat Apr 15 06:54:50 2017

###########################################################]
Synopsys Netlist Linker, version comp201503sp1p1, Build 117R, built Aug 18 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Apr 15 06:54:51 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:05s realtime, 0h:00m:03s cputime
# Sat Apr 15 06:54:51 2017

###########################################################]
Synopsys Netlist Linker, version comp201503sp1p1, Build 117R, built Aug 18 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Apr 15 06:54:52 2017

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1264R, Built Aug 18 2015 10:39:57
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L-SP1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: C:\02_Elektronik\044_RISCV\07_PICORV\02_Implementations\02_MachXO2\picorv\picorv_picorv_scck.rpt 
Printing clock  summary report in "C:\02_Elektronik\044_RISCV\07_PICORV\02_Implementations\02_MachXO2\picorv\picorv_picorv_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)

@N: BN362 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":535:1:535:6|Removing sequential instance mem_instr of view:PrimLib.dffe(prim) in hierarchy view:work.picorv32_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":826:1:826:6|Removing sequential instance pcpi_insn[31:0] of view:PrimLib.dff(prim) in hierarchy view:work.picorv32_Z1(verilog) because there are no references to its outputs 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)



@S |Clock Summary
*****************

Start       Requested     Requested     Clock        Clock              
Clock       Frequency     Period        Type         Group              
------------------------------------------------------------------------
top|clk     1.0 MHz       1000.000      inferred     Inferred_clkgroup_0
========================================================================

@W: MT529 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1309:1:1309:6|Found inferred clock top|clk which controls 625 sequential elements including cpu.reg_next_pc[31:2]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Apr 15 06:54:54 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1264R, Built Aug 18 2015 10:39:57
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L-SP1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N:"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\scripts\icestorm\example.v":13:1:13:6|Found counter in view:work.top(verilog) inst resetn_counter[7:0]
Encoding state machine cpu_state[6:0] (view:work.picorv32_Z1(verilog))
original code -> new code
   00000001 -> 0000001
   00000010 -> 0000010
   00000100 -> 0000100
   00001000 -> 0001000
   00100000 -> 0010000
   01000000 -> 0100000
   10000000 -> 1000000
Encoding state machine mem_state[3:0] (view:work.picorv32_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":535:1:535:6|No possible illegal states for state machine mem_state[3:0],safe FSM implementation is disabled
@N:"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1309:1:1309:6|Found counter in view:work.picorv32_Z1(verilog) inst reg_sh[4:0]
@N: MF179 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1290:1:1290:6|Found 5 bit by 5 bit '==' comparator, 'adreg'
@N: MF179 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1290:1:1290:6|Found 5 bit by 5 bit '==' comparator, 'adreg'
@N: BN362 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":826:1:826:6|Removing sequential instance instr_sw in hierarchy view:work.picorv32_Z1(verilog) because there are no references to its outputs 
@N: MF179 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1191:13:1191:31|Found 32 bit by 32 bit '==' comparator, 'genblk3\.alu_eq_2'
@N: BN362 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":826:1:826:6|Removing sequential instance instr_lw in hierarchy view:work.picorv32_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1309:1:1309:6|Removing sequential instance latched_is_lu in hierarchy view:work.picorv32_Z1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":826:1:826:6|Removing sequential instance is_lbu_lhu_lw of view:PrimLib.dff(prim) in hierarchy view:work.picorv32_Z1(verilog) because there are no references to its outputs 

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 149MB)

@W: BN132 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1290:1:1290:6|Removing instance cpu.cpuregs_1_waddr_tmp[0],  because it is equivalent to instance cpu.cpuregs_waddr_tmp[0]
@W: BN132 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1290:1:1290:6|Removing instance cpu.cpuregs_1_waddr_tmp[1],  because it is equivalent to instance cpu.cpuregs_waddr_tmp[1]
@W: BN132 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1290:1:1290:6|Removing instance cpu.cpuregs_1_waddr_tmp[2],  because it is equivalent to instance cpu.cpuregs_waddr_tmp[2]
@W: BN132 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1290:1:1290:6|Removing instance cpu.cpuregs_1_waddr_tmp[3],  because it is equivalent to instance cpu.cpuregs_waddr_tmp[3]
@W: BN132 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1290:1:1290:6|Removing instance cpu.cpuregs_1_waddr_tmp[4],  because it is equivalent to instance cpu.cpuregs_waddr_tmp[4]
@W: BN132 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1290:1:1290:6|Removing instance cpu.cpuregs_1_raddr_tmp[0],  because it is equivalent to instance cpu.decoded_rs2[0]
@W: BN132 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1290:1:1290:6|Removing instance cpu.cpuregs_1_raddr_tmp[1],  because it is equivalent to instance cpu.decoded_rs2[1]
@W: BN132 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1290:1:1290:6|Removing instance cpu.cpuregs_1_raddr_tmp[2],  because it is equivalent to instance cpu.decoded_rs2[2]
@W: BN132 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1290:1:1290:6|Removing instance cpu.cpuregs_1_raddr_tmp[3],  because it is equivalent to instance cpu.decoded_rs2[3]
@W: BN132 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1290:1:1290:6|Removing instance cpu.cpuregs_1_raddr_tmp[4],  because it is equivalent to instance cpu.decoded_rs2[4]

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 150MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 157MB)

@N: FA113 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1862:2:1862:3|Pipelining module un1_decoded_imm_uj_1[30:0]
@N: MF169 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1309:1:1309:6|Register reg_next_pc[31:2] pushed in.
@N: MF169 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1309:1:1309:6|Register reg_pc[31:2] pushed in.
@N: MF169 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1309:1:1309:6|Register reg_out[31:0] pushed in.
@N: MF169 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1309:1:1309:6|Register cpu_state[6:0] pushed in.
@N: MF169 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1309:1:1309:6|Register alu_out_q[31:0] pushed in.
@N: MF169 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1309:1:1309:6|Register latched_stalu pushed in.
@N: MF169 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":535:1:535:6|Register mem_addr pushed in.
@N: MF169 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1309:1:1309:6|Register reg_op1[31:0] pushed in.
@N: MF169 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":826:1:826:6|Register decoded_imm[31:0] pushed in.
@N: MF169 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1290:1:1290:6|Register cpuregs[31:0] pushed in.
@N: MF169 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1309:1:1309:6|Register latched_branch pushed in.
@N: MF169 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1189:2:1189:7|Register alu_add_sub pushed in.
@N: FX404 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1271:22:1271:54|Found addmux in view:work.top(verilog) inst cpu.cpuregs_wrdata_4[29:0] from cpu.un1_cpuregs_wrdata[31:2] 
@N: FX404 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\picorv32.v":1719:15:1719:35|Found addmux in view:work.top(verilog) inst cpu.reg_out_13_0[31:2] from cpu.un1_reg_out[31:2] 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 150MB peak: 157MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 150MB peak: 157MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 150MB peak: 157MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 157MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 170MB peak: 173MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		   985.89ns		1023 /       757

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 170MB peak: 173MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FO126 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\scripts\icestorm\example.v":57:1:57:6|Generating RAM memory\[0\][23:16]
@N: FO126 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\scripts\icestorm\example.v":57:1:57:6|Generating RAM memory\[0\][15:8]
@N: FO126 :"c:\02_elektronik\044_riscv\07_picorv\01_sources\picorv32\scripts\icestorm\example.v":57:1:57:6|Generating RAM memory\[0\][7:0]

Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 170MB peak: 173MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 814 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   814        mem_rdata[0]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 173MB)

Writing Analyst data base C:\02_Elektronik\044_RISCV\07_PICORV\02_Implementations\02_MachXO2\picorv\synwork\picorv_picorv_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 168MB peak: 173MB)

Writing EDIF Netlist and constraint files
J-2015.03L-SP1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 173MB peak: 175MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 171MB peak: 175MB)

@W: MT420 |Found inferred clock top|clk with period 1000.00ns. Please declare a user-defined clock on object "p:clk"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Sat Apr 15 06:55:00 2017
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 985.491

                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------
top|clk            1.0 MHz       68.9 MHz      1000.000      14.509        985.491     inferred     Inferred_clkgroup_0
=======================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
top|clk   top|clk  |  1000.000    985.491  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                     Arrival            
Instance                             Reference     Type        Pin      Net                       Time        Slack  
                                     Clock                                                                           
---------------------------------------------------------------------------------------------------------------------
cpu.reg_out_pipe_3                   top|clk       FD1S3IX     Q        reg_out_2_sqmuxaf         1.319       985.491
cpu.genblk3\.alu_add_sub_pipe_34     top|clk       FD1S3AX     Q        reg_op1f_0[2]             1.108       985.702
cpu.reg_out_pipe_62                  top|clk       FD1S3AX     Q        decoded_immf[2]           1.044       985.766
cpu.reg_out_pipe_92                  top|clk       FD1S3AX     Q        reg_pcf[2]                1.044       985.766
cpu.cpuregs_1_cpuregs_1_0_0          top|clk       PDPW8KC     DO9      cpuregs_1_dout_tmp[0]     8.778       985.775
cpu.genblk3\.alu_add_sub_pipe_35     top|clk       FD1S3AX     Q        reg_op1f_0[3]             1.044       985.909
cpu.genblk3\.alu_add_sub_pipe_36     top|clk       FD1S3AX     Q        reg_op1f_0[4]             1.044       985.909
cpu.cpuregs_1_cpuregs_1_0_0          top|clk       PDPW8KC     DO10     cpuregs_1_dout_tmp[1]     8.778       985.918
cpu.cpuregs_1_cpuregs_1_0_0          top|clk       PDPW8KC     DO11     cpuregs_1_dout_tmp[2]     8.778       985.918
cpu.reg_out_pipe_63                  top|clk       FD1S3AX     Q        decoded_immf[3]           0.972       985.981
=====================================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                            Required            
Instance                        Reference     Type        Pin      Net                              Time         Slack  
                                Clock                                                                                   
------------------------------------------------------------------------------------------------------------------------
cpu.cpuregs_1_cpuregs_1_0_1     top|clk       PDPW8KC     DI13     cpuregs_wrdata_4[31]             998.247      985.491
cpu.cpuregs_cpuregs_0_1         top|clk       PDPW8KC     DI13     cpuregs_wrdata_4[31]             998.247      985.491
cpu.cpuregs_1_cpuregs_1_0_1     top|clk       PDPW8KC     DI11     cpuregs_wrdata_4[29]             998.247      985.633
cpu.cpuregs_1_cpuregs_1_0_1     top|clk       PDPW8KC     DI12     cpuregs_wrdata_4[30]             998.247      985.633
cpu.cpuregs_cpuregs_0_1         top|clk       PDPW8KC     DI11     cpuregs_wrdata_4[29]             998.247      985.633
cpu.cpuregs_cpuregs_0_1         top|clk       PDPW8KC     DI12     cpuregs_wrdata_4[30]             998.247      985.633
cpu.reg_sh[3]                   top|clk       FD1S3AX     D        reg_sh_s[3]                      999.894      985.775
cpu.reg_sh[4]                   top|clk       FD1S3AX     D        reg_sh_s[4]                      999.894      985.775
cpu.cpuregs_1_cpuregs_1_0_1     top|clk       PDPW8KC     DI9      cpuregs_wrdata_4_cry_25_0_S0     998.247      985.776
cpu.cpuregs_1_cpuregs_1_0_1     top|clk       PDPW8KC     DI10     cpuregs_wrdata_4[28]             998.247      985.776
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            1.753
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         998.247

    - Propagation time:                      12.757
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     985.491

    Number of logic level(s):                20
    Starting point:                          cpu.reg_out_pipe_3 / Q
    Ending point:                            cpu.cpuregs_1_cpuregs_1_0_1 / DI13
    The start point is clocked by            top|clk [rising] on pin CK
    The end   point is clocked by            top|clk [rising] on pin CLKR

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
cpu.reg_out_pipe_3                    FD1S3IX      Q        Out     1.319     1.319       -         
reg_out_2_sqmuxaf                     Net          -        -       -         -           32        
cpu.reg_out_13_0_cry_0_0              CCU2D        B1       In      0.000     1.319       -         
cpu.reg_out_13_0_cry_0_0              CCU2D        COUT     Out     1.545     2.864       -         
reg_out_13_0_cry_0                    Net          -        -       -         -           1         
cpu.reg_out_13_0_cry_1_0              CCU2D        CIN      In      0.000     2.864       -         
cpu.reg_out_13_0_cry_1_0              CCU2D        COUT     Out     0.143     3.006       -         
reg_out_13_0_cry_2                    Net          -        -       -         -           1         
cpu.reg_out_13_0_cry_3_0              CCU2D        CIN      In      0.000     3.006       -         
cpu.reg_out_13_0_cry_3_0              CCU2D        COUT     Out     0.143     3.149       -         
reg_out_13_0_cry_4                    Net          -        -       -         -           1         
cpu.reg_out_13_0_cry_5_0              CCU2D        CIN      In      0.000     3.149       -         
cpu.reg_out_13_0_cry_5_0              CCU2D        COUT     Out     0.143     3.292       -         
reg_out_13_0_cry_6                    Net          -        -       -         -           1         
cpu.reg_out_13_0_cry_7_0              CCU2D        CIN      In      0.000     3.292       -         
cpu.reg_out_13_0_cry_7_0              CCU2D        COUT     Out     0.143     3.435       -         
reg_out_13_0_cry_8                    Net          -        -       -         -           1         
cpu.reg_out_13_0_cry_9_0              CCU2D        CIN      In      0.000     3.435       -         
cpu.reg_out_13_0_cry_9_0              CCU2D        COUT     Out     0.143     3.578       -         
reg_out_13_0_cry_10                   Net          -        -       -         -           1         
cpu.reg_out_13_0_cry_11_0             CCU2D        CIN      In      0.000     3.578       -         
cpu.reg_out_13_0_cry_11_0             CCU2D        COUT     Out     0.143     3.720       -         
reg_out_13_0_cry_12                   Net          -        -       -         -           1         
cpu.reg_out_13_0_cry_13_0             CCU2D        CIN      In      0.000     3.720       -         
cpu.reg_out_13_0_cry_13_0             CCU2D        COUT     Out     0.143     3.863       -         
reg_out_13_0_cry_14                   Net          -        -       -         -           1         
cpu.reg_out_13_0_cry_15_0             CCU2D        CIN      In      0.000     3.863       -         
cpu.reg_out_13_0_cry_15_0             CCU2D        S0       Out     1.549     5.412       -         
N_1858                                Net          -        -       -         -           1         
cpu.reg_out_13[17]                    ORCALUT4     A        In      0.000     5.412       -         
cpu.reg_out_13[17]                    ORCALUT4     Z        Out     1.089     6.501       -         
reg_out[17]                           Net          -        -       -         -           2         
cpu.un1_trace_valid_1_i_m4[17]        ORCALUT4     C        In      0.000     6.501       -         
cpu.un1_trace_valid_1_i_m4[17]        ORCALUT4     Z        Out     1.153     7.654       -         
N_2676                                Net          -        -       -         -           3         
cpu.cpuregs_wrdata_4_cry_15_0_RNO     ORCALUT4     A        In      0.000     7.654       -         
cpu.cpuregs_wrdata_4_cry_15_0_RNO     ORCALUT4     Z        Out     1.017     8.671       -         
cpuregs_wrdata_4_axb_15               Net          -        -       -         -           1         
cpu.cpuregs_wrdata_4_cry_15_0         CCU2D        A0       In      0.000     8.671       -         
cpu.cpuregs_wrdata_4_cry_15_0         CCU2D        COUT     Out     1.545     10.215      -         
cpuregs_wrdata_4_cry_16               Net          -        -       -         -           1         
cpu.cpuregs_wrdata_4_cry_17_0         CCU2D        CIN      In      0.000     10.215      -         
cpu.cpuregs_wrdata_4_cry_17_0         CCU2D        COUT     Out     0.143     10.358      -         
cpuregs_wrdata_4_cry_18               Net          -        -       -         -           1         
cpu.cpuregs_wrdata_4_cry_19_0         CCU2D        CIN      In      0.000     10.358      -         
cpu.cpuregs_wrdata_4_cry_19_0         CCU2D        COUT     Out     0.143     10.501      -         
cpuregs_wrdata_4_cry_20               Net          -        -       -         -           1         
cpu.cpuregs_wrdata_4_cry_21_0         CCU2D        CIN      In      0.000     10.501      -         
cpu.cpuregs_wrdata_4_cry_21_0         CCU2D        COUT     Out     0.143     10.643      -         
cpuregs_wrdata_4_cry_22               Net          -        -       -         -           1         
cpu.cpuregs_wrdata_4_cry_23_0         CCU2D        CIN      In      0.000     10.643      -         
cpu.cpuregs_wrdata_4_cry_23_0         CCU2D        COUT     Out     0.143     10.786      -         
cpuregs_wrdata_4_cry_24               Net          -        -       -         -           1         
cpu.cpuregs_wrdata_4_cry_25_0         CCU2D        CIN      In      0.000     10.786      -         
cpu.cpuregs_wrdata_4_cry_25_0         CCU2D        COUT     Out     0.143     10.929      -         
cpuregs_wrdata_4_cry_26               Net          -        -       -         -           1         
cpu.cpuregs_wrdata_4_cry_27_0         CCU2D        CIN      In      0.000     10.929      -         
cpu.cpuregs_wrdata_4_cry_27_0         CCU2D        COUT     Out     0.143     11.072      -         
cpuregs_wrdata_4_cry_28               Net          -        -       -         -           1         
cpu.cpuregs_wrdata_4_s_29_0           CCU2D        CIN      In      0.000     11.072      -         
cpu.cpuregs_wrdata_4_s_29_0           CCU2D        S0       Out     1.685     12.757      -         
cpuregs_wrdata_4[31]                  Net          -        -       -         -           3         
cpu.cpuregs_1_cpuregs_1_0_1           PDPW8KC      DI13     In      0.000     12.757      -         
====================================================================================================



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 172MB peak: 175MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 172MB peak: 175MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-4

Register bits: 757 of 6864 (11%)
PIC Latch:       0
I/O cells:       9
Block Rams : 5 of 26 (19%)


Details:
CCU2D:          125
FD1P3AX:        325
FD1P3IX:        69
FD1P3JX:        19
FD1S3AX:        260
FD1S3AY:        1
FD1S3IX:        63
FD1S3JX:        12
GSR:            1
IB:             1
INV:            2
MUX81:          24
OB:             8
OFS1P3DX:       8
ORCALUT4:       1037
PDPW8KC:        4
PFUMX:          15
PUR:            1
SP8KC:          1
SPR16X4C:       48
VHI:            2
VLO:            2
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 57MB peak: 175MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Sat Apr 15 06:55:00 2017

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "MachXO2" -d LCMXO2-7000HE -path "C:/02_Elektronik/044_RISCV/07_PICORV/02_Implementations/02_MachXO2/picorv" -path "C:/02_Elektronik/044_RISCV/07_PICORV/02_Implementations/02_MachXO2"   "C:/02_Elektronik/044_RISCV/07_PICORV/02_Implementations/02_MachXO2/picorv/picorv_picorv.edi" "picorv_picorv.ngo"   
edif2ngd:  version Diamond (64-bit) 3.6.0.83.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="cpu_state_ldmem"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="cpu_state_stmem"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="cpu_state_shift"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="cpu_state_exec"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="cpu_state_ld_rs2"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="cpu_state_ld_rs1"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="cpu_state_fetch"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="cpu_state_trap"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="TRACE_IRQ"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="TRACE_ADDR"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="TRACE_BRANCH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="WITH_PCPI"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="regindex_bits"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="regfile_size"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="irqregs_offset"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="irq_buserror"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="irq_ebreak"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="irq_timer"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="STACKADDR"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PROGADDR_IRQ"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PROGADDR_RESET"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="LATCHED_IRQ"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MASKED_IRQ"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="REGS_INIT_ZERO"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ENABLE_TRACE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ENABLE_IRQ_TIMER"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ENABLE_IRQ_QREGS"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ENABLE_IRQ"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ENABLE_DIV"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ENABLE_FAST_MUL"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ENABLE_MUL"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ENABLE_PCPI"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="CATCH_ILLINSN"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="CATCH_MISALIGN"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="COMPRESSED_ISA"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="TWO_CYCLE_ALU"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="TWO_CYCLE_COMPARE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="TWO_STAGE_SHIFT"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="LATCHED_MEM_RDATA"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ENABLE_REGS_DUALPORT"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ENABLE_REGS_16_31"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ENABLE_COUNTERS64"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ENABLE_COUNTERS"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ENABLE_COUNTERS"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="LATCHED_MEM_RDATA"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="TWO_STAGE_SHIFT"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="TWO_CYCLE_ALU"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="CATCH_MISALIGN"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="CATCH_ILLINSN"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MEM_SIZE"  />
Writing the design to picorv_picorv.ngo...

Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


ngdbuild  -a "MachXO2" -d LCMXO2-7000HE  -p "C:/lscc/diamond/3.6_x64/ispfpga/xo2c00/data"  -p "C:/02_Elektronik/044_RISCV/07_PICORV/02_Implementations/02_MachXO2/picorv" -p "C:/02_Elektronik/044_RISCV/07_PICORV/02_Implementations/02_MachXO2"  "picorv_picorv.ngo" "picorv_picorv.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.6.0.83.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'picorv_picorv.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.6_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.6_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.6_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.6_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_eq_2_0_I_45_0_COUT" arg2="cpu/alu_eq_2_0_I_45_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_eq_2_0_I_45_0_S0" arg2="cpu/alu_eq_2_0_I_45_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_eq_2_0_I_81_0_S0" arg2="cpu/alu_eq_2_0_I_81_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_eq_2_0_I_81_0_S1" arg2="cpu/alu_eq_2_0_I_81_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_eq_2_0_I_21_0_S0" arg2="cpu/alu_eq_2_0_I_21_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_eq_2_0_I_21_0_S1" arg2="cpu/alu_eq_2_0_I_21_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_eq_2_0_I_57_0_S0" arg2="cpu/alu_eq_2_0_I_57_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_eq_2_0_I_57_0_S1" arg2="cpu/alu_eq_2_0_I_57_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_eq_2_0_I_27_0_S0" arg2="cpu/alu_eq_2_0_I_27_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_eq_2_0_I_27_0_S1" arg2="cpu/alu_eq_2_0_I_27_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_eq_2_0_I_33_0_S0" arg2="cpu/alu_eq_2_0_I_33_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_eq_2_0_I_33_0_S1" arg2="cpu/alu_eq_2_0_I_33_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_eq_2_0_I_51_0_S0" arg2="cpu/alu_eq_2_0_I_51_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_eq_2_0_I_51_0_S1" arg2="cpu/alu_eq_2_0_I_51_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_eq_2_0_I_9_0_S0" arg2="cpu/alu_eq_2_0_I_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_eq_2_0_I_9_0_S1" arg2="cpu/alu_eq_2_0_I_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_eq_2_0_I_1_0_S0" arg2="cpu/alu_eq_2_0_I_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_eq_2_0_N_77" arg2="cpu/alu_eq_2_0_N_77"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_lts_2_cry_0_COUT[30]" arg2="cpu/alu_lts_2_cry_0_COUT[30]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_lts_2_cry_0_S0[30]" arg2="cpu/alu_lts_2_cry_0_S0[30]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_lts_2_cry_0_S0[26]" arg2="cpu/alu_lts_2_cry_0_S0[26]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_lts_2_cry_0_S1[26]" arg2="cpu/alu_lts_2_cry_0_S1[26]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_lts_2_cry_0_S0[22]" arg2="cpu/alu_lts_2_cry_0_S0[22]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_lts_2_cry_0_S1[22]" arg2="cpu/alu_lts_2_cry_0_S1[22]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_lts_2_cry_0_S0[18]" arg2="cpu/alu_lts_2_cry_0_S0[18]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_lts_2_cry_0_S1[18]" arg2="cpu/alu_lts_2_cry_0_S1[18]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_lts_2_cry_0_S0[15]" arg2="cpu/alu_lts_2_cry_0_S0[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_lts_2_cry_0_S1[15]" arg2="cpu/alu_lts_2_cry_0_S1[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_lts_2_cry_0_S0[13]" arg2="cpu/alu_lts_2_cry_0_S0[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_lts_2_cry_0_S1[13]" arg2="cpu/alu_lts_2_cry_0_S1[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_lts_2_cry_0_S0[11]" arg2="cpu/alu_lts_2_cry_0_S0[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_lts_2_cry_0_S1[11]" arg2="cpu/alu_lts_2_cry_0_S1[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_lts_2_cry_0_S0[9]" arg2="cpu/alu_lts_2_cry_0_S0[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_lts_2_cry_0_S1[9]" arg2="cpu/alu_lts_2_cry_0_S1[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_lts_2_cry_0_S0[7]" arg2="cpu/alu_lts_2_cry_0_S0[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_lts_2_cry_0_S1[7]" arg2="cpu/alu_lts_2_cry_0_S1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_lts_2_cry_0_S0[5]" arg2="cpu/alu_lts_2_cry_0_S0[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_lts_2_cry_0_S1[5]" arg2="cpu/alu_lts_2_cry_0_S1[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_lts_2_cry_0_S0[3]" arg2="cpu/alu_lts_2_cry_0_S0[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_lts_2_cry_0_S1[3]" arg2="cpu/alu_lts_2_cry_0_S1[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_lts_2_cry_0_S0[1]" arg2="cpu/alu_lts_2_cry_0_S0[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_lts_2_cry_0_S1[1]" arg2="cpu/alu_lts_2_cry_0_S1[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_lts_2_cry_0_S0[0]" arg2="cpu/alu_lts_2_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_lts_2_cry_0_S1[0]" arg2="cpu/alu_lts_2_cry_0_S1[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_ltu_2_cry_0_COUT[30]" arg2="cpu/alu_ltu_2_cry_0_COUT[30]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_ltu_2_cry_0_S0[30]" arg2="cpu/alu_ltu_2_cry_0_S0[30]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_ltu_2_cry_0_S0[26]" arg2="cpu/alu_ltu_2_cry_0_S0[26]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_ltu_2_cry_0_S1[26]" arg2="cpu/alu_ltu_2_cry_0_S1[26]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_ltu_2_cry_0_S0[22]" arg2="cpu/alu_ltu_2_cry_0_S0[22]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_ltu_2_cry_0_S1[22]" arg2="cpu/alu_ltu_2_cry_0_S1[22]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_ltu_2_cry_0_S0[18]" arg2="cpu/alu_ltu_2_cry_0_S0[18]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_ltu_2_cry_0_S1[18]" arg2="cpu/alu_ltu_2_cry_0_S1[18]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_ltu_2_cry_0_S0[15]" arg2="cpu/alu_ltu_2_cry_0_S0[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_ltu_2_cry_0_S1[15]" arg2="cpu/alu_ltu_2_cry_0_S1[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_ltu_2_cry_0_S0[13]" arg2="cpu/alu_ltu_2_cry_0_S0[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_ltu_2_cry_0_S1[13]" arg2="cpu/alu_ltu_2_cry_0_S1[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_ltu_2_cry_0_S0[11]" arg2="cpu/alu_ltu_2_cry_0_S0[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_ltu_2_cry_0_S1[11]" arg2="cpu/alu_ltu_2_cry_0_S1[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_ltu_2_cry_0_S0[9]" arg2="cpu/alu_ltu_2_cry_0_S0[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_ltu_2_cry_0_S1[9]" arg2="cpu/alu_ltu_2_cry_0_S1[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_ltu_2_cry_0_S0[7]" arg2="cpu/alu_ltu_2_cry_0_S0[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_ltu_2_cry_0_S1[7]" arg2="cpu/alu_ltu_2_cry_0_S1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_ltu_2_cry_0_S0[5]" arg2="cpu/alu_ltu_2_cry_0_S0[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_ltu_2_cry_0_S1[5]" arg2="cpu/alu_ltu_2_cry_0_S1[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_ltu_2_cry_0_S0[3]" arg2="cpu/alu_ltu_2_cry_0_S0[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_ltu_2_cry_0_S1[3]" arg2="cpu/alu_ltu_2_cry_0_S1[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_ltu_2_cry_0_S0[1]" arg2="cpu/alu_ltu_2_cry_0_S0[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_ltu_2_cry_0_S1[1]" arg2="cpu/alu_ltu_2_cry_0_S1[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_ltu_2_cry_0_S0[0]" arg2="cpu/alu_ltu_2_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_ltu_2_cry_0_S1[0]" arg2="cpu/alu_ltu_2_cry_0_S1[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_add_sub_2_s_31_0_COUT" arg2="cpu/alu_add_sub_2_s_31_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_add_sub_2_s_31_0_S1" arg2="cpu/alu_add_sub_2_s_31_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/alu_add_sub_2_cry_0_0_S0" arg2="cpu/alu_add_sub_2_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/un32_reg_op1_s_31_0_COUT" arg2="cpu/un32_reg_op1_s_31_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/un32_reg_op1_s_31_0_S1" arg2="cpu/un32_reg_op1_s_31_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/un32_reg_op1_cry_0_0_S0" arg2="cpu/un32_reg_op1_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/un32_reg_op1_cry_0_0_S1" arg2="cpu/un32_reg_op1_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/un1_decoded_imm_uj_1_cry_29_0_COUT" arg2="cpu/un1_decoded_imm_uj_1_cry_29_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/un1_decoded_imm_uj_1_cry_0_0_S0" arg2="cpu/un1_decoded_imm_uj_1_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/un1_decoded_imm_uj_1_cry_0_0_S1" arg2="cpu/un1_decoded_imm_uj_1_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/reg_sh_cry_0_COUT[3]" arg2="cpu/reg_sh_cry_0_COUT[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/reg_sh_cry_0_S0[0]" arg2="cpu/reg_sh_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/cpuregs_wrdata_4_s_29_0_COUT" arg2="cpu/cpuregs_wrdata_4_s_29_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/cpuregs_wrdata_4_s_29_0_S1" arg2="cpu/cpuregs_wrdata_4_s_29_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/cpuregs_wrdata_4_cry_0_0_S0" arg2="cpu/cpuregs_wrdata_4_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/reg_out_13_0_s_29_0_COUT" arg2="cpu/reg_out_13_0_s_29_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/reg_out_13_0_s_29_0_S1" arg2="cpu/reg_out_13_0_s_29_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/reg_out_13_0_cry_0_0_S0" arg2="cpu/reg_out_13_0_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/reg_out_13_0_cry_0_0_S1" arg2="cpu/reg_out_13_0_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/cpuregs_cpuregs_0_1_DO5" arg2="cpu/cpuregs_cpuregs_0_1_DO5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/cpuregs_cpuregs_0_1_DO6" arg2="cpu/cpuregs_cpuregs_0_1_DO6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/cpuregs_cpuregs_0_1_DO7" arg2="cpu/cpuregs_cpuregs_0_1_DO7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/cpuregs_cpuregs_0_1_DO8" arg2="cpu/cpuregs_cpuregs_0_1_DO8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/cpuregs_1_cpuregs_1_0_1_DO5" arg2="cpu/cpuregs_1_cpuregs_1_0_1_DO5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/cpuregs_1_cpuregs_1_0_1_DO6" arg2="cpu/cpuregs_1_cpuregs_1_0_1_DO6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/cpuregs_1_cpuregs_1_0_1_DO7" arg2="cpu/cpuregs_1_cpuregs_1_0_1_DO7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cpu/cpuregs_1_cpuregs_1_0_1_DO8" arg2="cpu/cpuregs_1_cpuregs_1_0_1_DO8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="memory[0]_memory[0]_0_0_DO8" arg2="memory[0]_memory[0]_0_0_DO8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="resetn_counter_cry_0_S0[0]" arg2="resetn_counter_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="resetn_counter_s_0_S1[7]" arg2="resetn_counter_s_0_S1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="resetn_counter_s_0_COUT[7]" arg2="resetn_counter_s_0_COUT[7]"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="101"  />

Design Results:
   2027 blocks expanded
Complete the first expansion.
Writing 'picorv_picorv.ngd' ...
Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial   "picorv_picorv.ngd" -o "picorv_picorv_map.ncd" -pr "picorv_picorv.prf" -mp "picorv_picorv.mrp" -lpf "C:/02_Elektronik/044_RISCV/07_PICORV/02_Implementations/02_MachXO2/picorv/picorv_picorv_synplify.lpf" -lpf "C:/02_Elektronik/044_RISCV/07_PICORV/02_Implementations/02_MachXO2/picorv.lpf" -c 0            
map:  version Diamond (64-bit) 3.6.0.83.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: picorv_picorv.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 4.

Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.6_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...

2 CCU2 constant inputs absorbed.




Design Summary:
   Number of registers:    757 out of  7209 (11%)
      PFU registers:          749 out of  6864 (11%)
      PIO registers:            8 out of   345 (2%)
   Number of SLICEs:       854 out of  3432 (25%)
      SLICEs as Logic/ROM:    710 out of  3432 (21%)
      SLICEs as RAM:          144 out of  2574 (6%)
      SLICEs as Carry:        125 out of  3432 (4%)
   Number of LUT4s:        1672 out of  6864 (24%)
      Number used as logic LUTs:        1134
      Number used as distributed RAM:   288
      Number used as ripple logic:      250
      Number used as shift registers:     0
   Number of PIO sites used: 9 + 4(JTAG) out of 115 (11%)
   Number of block RAMs:  5 out of 26 (19%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  1
     Net clk_c: 550 loads, 550 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  21
     Net mem_rdata_0_sqmuxa_reto: 4 loads, 4 LSLICEs
     Net LED0_1_sqmuxa: 8 loads, 0 LSLICEs
     Net mem_rdata_0_sqmuxa: 24 loads, 24 LSLICEs
     Net cpu/un1_resetn: 4 loads, 0 LSLICEs
     Net cpu/cpu_state[5]: 20 loads, 20 LSLICEs
     Net cpu/pcpi_insn4: 53 loads, 53 LSLICEs
     Net resetn_i: 5 loads, 5 LSLICEs
     Net cpu/cpu_state_ns[4]: 1 loads, 1 LSLICEs
     Net cpu/un1_cpu_state_10_i: 1 loads, 1 LSLICEs
     Net cpu/un1_cpu_state_14_i: 1 loads, 1 LSLICEs
     Net cpu/N_2145_i: 21 loads, 21 LSLICEs
     Net cpu/un1_mem_la_firstword_reg9_1_i: 16 loads, 16 LSLICEs
     Net cpu/un1_mem_la_firstword_reg9_7_i: 16 loads, 16 LSLICEs
     Net cpu/N_1509_i: 49 loads, 49 LSLICEs
     Net cpu/un1_mem_la_firstword_reg9_8_i: 1 loads, 1 LSLICEs
     Net cpu/mem_state_0_sqmuxa_1: 16 loads, 16 LSLICEs
     Net cpu/N_1519_i: 1 loads, 1 LSLICEs
     Net cpu/mem_xfer: 16 loads, 16 LSLICEs
     Net cpu/un1_cpu_state_11_i: 1 loads, 1 LSLICEs
     Net cpu/un1_cpu_state_18_i: 2 loads, 2 LSLICEs
     Net cpu/N_1503_i: 1 loads, 1 LSLICEs
   Number of LSRs:  17
     Net cpu/N_140_i: 1 loads, 1 LSLICEs
     Net cpu/pcpi_insn4: 1 loads, 1 LSLICEs
     Net cpu/decoded_imm_uj_RNIHCTK1[20]: 6 loads, 6 LSLICEs
     Net resetn_i: 54 loads, 54 LSLICEs
     Net cpu/mem_wordsize[1]: 4 loads, 4 LSLICEs
     Net mem_rdata13_i: 1 loads, 1 LSLICEs
     Net cpu/N_1505: 2 loads, 2 LSLICEs
     Net cpu/N_2673: 1 loads, 1 LSLICEs
     Net resetn_counter[7]: 24 loads, 24 LSLICEs
     Net cpu/fb: 1 loads, 1 LSLICEs
     Net cpu/mem_do_prefetch15: 1 loads, 1 LSLICEs
     Net cpu/fb_0: 1 loads, 1 LSLICEs
     Net cpu/fb_1: 1 loads, 1 LSLICEs
     Net cpu/cpu_state53: 1 loads, 1 LSLICEs
     Net cpu/mem_valid_0_sqmuxa_1: 1 loads, 1 LSLICEs
     Net cpu/mem_rdata_q_RNIGVGQ[31]: 4 loads, 4 LSLICEs
     Net cpu/decoder_pseudo_trigger_q_RNI3JPU: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net mem_addr[2]: 242 loads
     Net mem_addr[3]: 242 loads
     Net mem_addr[4]: 242 loads
     Net mem_addr[5]: 242 loads
     Net mem_addr[8]: 122 loads
     Net cpu/cpu_state[5]: 74 loads
     Net mem_addr[7]: 74 loads
     Net cpu/latched_branch: 59 loads
     Net resetn_i: 59 loads
     Net cpu/pcpi_insn4: 57 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 3 secs  
Peak Memory Usage: 50 MB

Dumping design to file picorv_picorv_map.ncd.

trce -f "picorv_picorv.mt" -o "picorv_picorv.tw1" "picorv_picorv_map.ncd" "picorv_picorv.prf"
trce:  version Diamond (64-bit) 3.6.0.83.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file picorv_picorv_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.6_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 31.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.6.0.83.4
Sat Apr 15 06:55:10 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o picorv_picorv.tw1 -gui picorv_picorv_map.ncd picorv_picorv.prf 
Design file:     picorv_picorv_map.ncd
Preference file: picorv_picorv.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 4096  Score: 18709737
Cumulative negative slack: 18709737

Constraints cover 121243 paths, 1 nets, and 7931 connections (95.20% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.6.0.83.4
Sat Apr 15 06:55:10 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o picorv_picorv.tw1 -gui picorv_picorv_map.ncd picorv_picorv.prf 
Design file:     picorv_picorv_map.ncd
Preference file: picorv_picorv.prf
Device,speed:    LCMXO2-7000HE,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 121243 paths, 1 nets, and 8323 connections (99.90% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 18709737 (setup), 0 (hold)
Cumulative negative slack: 18709737 (18709737+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 2 secs 

mpartrce -p "picorv_picorv.p2t" -f "picorv_picorv.p3t" -tf "picorv_picorv.pt" "picorv_picorv_map.ncd" "picorv_picorv.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "picorv_picorv_map.ncd"
Sat Apr 15 06:55:11 2017

PAR: Place And Route Diamond (64-bit) 3.6.0.83.4.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF picorv_picorv_map.ncd picorv_picorv.dir/5_1.ncd picorv_picorv.prf
Preference file: picorv_picorv.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file picorv_picorv_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.6_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 31.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)    9+4(JTAG)/336     4% used
                   9+4(JTAG)/115     11% bonded
   IOLOGIC            8/336           2% used

   SLICE            854/3432         24% used

   EBR                5/26           19% used


Number of Signals: 2784
Number of Connections: 8331
The following 1 signal is selected to use the primary clock routing resources:
    clk_c (driver: clk, clk load #: 550)


The following 8 signals are selected to use the secondary clock routing resources:
    resetn_i (driver: cpu/SLICE_719, clk load #: 0, sr load #: 54, ce load #: 5)
    cpu/pcpi_insn4 (driver: cpu/SLICE_958, clk load #: 0, sr load #: 1, ce load #: 53)
    cpu/N_1509_i (driver: cpu/SLICE_442, clk load #: 0, sr load #: 0, ce load #: 49)
    mem_rdata_0_sqmuxa (driver: cpu/SLICE_733, clk load #: 0, sr load #: 0, ce load #: 24)
    resetn_counter[7] (driver: SLICE_121, clk load #: 0, sr load #: 24, ce load #: 0)
    cpu/N_2145_i (driver: cpu/SLICE_721, clk load #: 0, sr load #: 0, ce load #: 21)
    cpu/cpu_state[5] (driver: cpu/SLICE_289, clk load #: 0, sr load #: 0, ce load #: 20)
    cpu/un1_mem_la_firstword_reg9_1_i (driver: cpu/SLICE_414, clk load #: 0, sr load #: 0, ce load #: 16)

No signal is selected as Global Set/Reset.
.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 4 secs 

Starting Placer Phase 1.
..................
Placer score = 1019705.
Finished Placer Phase 1.  REAL time: 11 secs 

Starting Placer Phase 2.
.
Placer score =  1007935
Finished Placer Phase 2.  REAL time: 12 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 8 (12%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clk_c" from comp "clk" on CLK_PIN site "55 (PB23A)", clk load = 550
  SECONDARY "resetn_i" from F0 on comp "cpu/SLICE_719" on site "R14C22C", clk load = 0, ce load = 5, sr load = 54
  SECONDARY "cpu/pcpi_insn4" from F0 on comp "cpu/SLICE_958" on site "R14C18C", clk load = 0, ce load = 53, sr load = 1
  SECONDARY "cpu/N_1509_i" from F0 on comp "cpu/SLICE_442" on site "R15C40A", clk load = 0, ce load = 49, sr load = 0
  SECONDARY "mem_rdata_0_sqmuxa" from F0 on comp "cpu/SLICE_733" on site "R14C18D", clk load = 0, ce load = 24, sr load = 0
  SECONDARY "resetn_counter[7]" from Q0 on comp "SLICE_121" on site "R14C17A", clk load = 0, ce load = 0, sr load = 24
  SECONDARY "cpu/N_2145_i" from F0 on comp "cpu/SLICE_721" on site "R15C40B", clk load = 0, ce load = 21, sr load = 0
  SECONDARY "cpu/cpu_state[5]" from Q0 on comp "cpu/SLICE_289" on site "R14C21B", clk load = 0, ce load = 20, sr load = 0
  SECONDARY "cpu/un1_mem_la_firstword_reg9_1_i" from F1 on comp "cpu/SLICE_414" on site "R21C20C", clk load = 0, ce load = 16, sr load = 0

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   9 + 4(JTAG) out of 336 (3.9%) PIO sites used.
   9 + 4(JTAG) out of 115 (11.3%) bonded PIO sites used.
   Number of PIO comps: 9; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 4 / 28 ( 14%) | 2.5V       | -         |
| 1        | 0 / 29 (  0%) | -          | -         |
| 2        | 5 / 29 ( 17%) | 2.5V       | -         |
| 3        | 0 / 9 (  0%)  | -          | -         |
| 4        | 0 / 10 (  0%) | -          | -         |
| 5        | 0 / 10 (  0%) | -          | -         |
+----------+---------------+------------+-----------+

Total placer CPU time: 10 secs 

Dumping design to file picorv_picorv.dir/5_1.ncd.

0 connections routed; 8331 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 15 secs 

Start NBR router at 06:55:26 04/15/17

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 06:55:26 04/15/17

Start NBR section for initial routing at 06:55:26 04/15/17
Level 1, iteration 1
95(0.03%) conflicts; 5870(70.46%) untouched conns; 2989123 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.247ns/-2989.124ns; real time: 17 secs 
Level 2, iteration 1
213(0.06%) conflicts; 4581(54.99%) untouched conns; 2581593 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.230ns/-2581.594ns; real time: 18 secs 
Level 3, iteration 1
247(0.07%) conflicts; 1730(20.77%) untouched conns; 2776906 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.182ns/-2776.907ns; real time: 19 secs 
Level 4, iteration 1
375(0.10%) conflicts; 0(0.00%) untouched conn; 2806298 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.193ns/-2806.298ns; real time: 20 secs 

Info: Initial congestion level at 75% usage is 3
Info: Initial congestion area  at 75% usage is 43 (4.30%)

Start NBR section for normal routing at 06:55:31 04/15/17
Level 1, iteration 1
65(0.02%) conflicts; 310(3.72%) untouched conns; 3017034 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.636ns/-3017.034ns; real time: 21 secs 
Level 1, iteration 2
30(0.01%) conflicts; 395(4.74%) untouched conns; 3052604 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.847ns/-3052.604ns; real time: 21 secs 
Level 4, iteration 1
134(0.04%) conflicts; 0(0.00%) untouched conn; 3030502 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.452ns/-3030.502ns; real time: 22 secs 
Level 4, iteration 2
79(0.02%) conflicts; 0(0.00%) untouched conn; 3089432 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.664ns/-3089.432ns; real time: 23 secs 
Level 4, iteration 3
46(0.01%) conflicts; 0(0.00%) untouched conn; 3091026 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.664ns/-3091.026ns; real time: 23 secs 
Level 4, iteration 4
24(0.01%) conflicts; 0(0.00%) untouched conn; 3091026 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.664ns/-3091.026ns; real time: 23 secs 
Level 4, iteration 5
10(0.00%) conflicts; 0(0.00%) untouched conn; 3543653 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.894ns/-3543.654ns; real time: 23 secs 
Level 4, iteration 6
8(0.00%) conflicts; 0(0.00%) untouched conn; 3543653 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.894ns/-3543.654ns; real time: 24 secs 
Level 4, iteration 7
6(0.00%) conflicts; 0(0.00%) untouched conn; 3545884 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.894ns/-3545.885ns; real time: 24 secs 
Level 4, iteration 8
3(0.00%) conflicts; 0(0.00%) untouched conn; 3545884 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.894ns/-3545.885ns; real time: 24 secs 
Level 4, iteration 9
0(0.00%) conflict; 0(0.00%) untouched conn; 3551315 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.894ns/-3551.315ns; real time: 24 secs 

Start NBR section for performance tuning (iteration 1) at 06:55:35 04/15/17
Level 4, iteration 1
8(0.00%) conflicts; 0(0.00%) untouched conn; 3429334 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.452ns/-3429.334ns; real time: 24 secs 
Level 4, iteration 2
4(0.00%) conflicts; 0(0.00%) untouched conn; 3601657 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.173ns/-3601.657ns; real time: 24 secs 

Start NBR section for re-routing at 06:55:35 04/15/17
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 3541848 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.894ns/-3541.849ns; real time: 25 secs 

Start NBR section for post-routing at 06:55:36 04/15/17

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 1859 (22.31%)
  Estimated worst slack<setup> : -4.894ns
  Timing score<setup> : 14716770
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 23 secs 
Total REAL time: 26 secs 
Completely routed.
End of route.  8331 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Hold time timing score: 0, hold timing errors: 0

Timing score: 14716770 

Dumping design to file picorv_picorv.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -4.894
PAR_SUMMARY::Timing score<setup/<ns>> = 14716.770
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.138
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 24 secs 
Total REAL time to completion: 27 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "picorv_picorv.pt" -o "picorv_picorv.twr" "picorv_picorv.ncd" "picorv_picorv.prf"
trce:  version Diamond (64-bit) 3.6.0.83.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file picorv_picorv.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.6_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 31.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.6.0.83.4
Sat Apr 15 06:55:38 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o picorv_picorv.twr -gui picorv_picorv.ncd picorv_picorv.prf 
Design file:     picorv_picorv.ncd
Preference file: picorv_picorv.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 4096  Score: 14716770
Cumulative negative slack: 14716770

Constraints cover 121243 paths, 1 nets, and 8323 connections (99.90% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.6.0.83.4
Sat Apr 15 06:55:39 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o picorv_picorv.twr -gui picorv_picorv.ncd picorv_picorv.prf 
Design file:     picorv_picorv.ncd
Preference file: picorv_picorv.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 121243 paths, 1 nets, and 8323 connections (99.90% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 14716770 (setup), 0 (hold)
Cumulative negative slack: 14716770 (14716770+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 0 secs 
