--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Programs\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 23775406 paths analyzed, 1249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.200ns.
--------------------------------------------------------------------------------
Slack:                  0.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_row_q_21 (FF)
  Destination:          M_row_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.088ns (Levels of Logic = 10)
  Clock Path Skew:      -0.077ns (0.597 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_row_q_21 to M_row_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.CQ       Tcko                  0.525   M_row_q[21]
                                                       M_row_q_21
    SLICE_X10Y37.A2      net (fanout=9)        3.964   M_row_q[21]
    SLICE_X10Y37.A       Tilo                  0.235   Sh15112
                                                       Sh152321
    SLICE_X7Y42.C3       net (fanout=4)        1.159   Sh15232
    SLICE_X7Y42.C        Tilo                  0.259   M_pos_q_1_4
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o7
    SLICE_X2Y42.A1       net (fanout=1)        1.180   M_row_q[48]_M_row_q[48]_AND_1290_o7
    SLICE_X2Y42.A        Tilo                  0.235   N1201
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o9
    SLICE_X7Y32.A5       net (fanout=10)       1.306   M_row_q[48]_M_row_q[48]_AND_1290_o9
    SLICE_X7Y32.A        Tilo                  0.259   M_edge_detector_up_out212
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o25_1
    SLICE_X16Y22.C3      net (fanout=8)        2.585   M_row_q[48]_M_row_q[48]_AND_1290_o25
    SLICE_X16Y22.C       Tilo                  0.255   N1309
                                                       M_edge_detector_up_out2321
    SLICE_X14Y22.A1      net (fanout=5)        0.756   M_edge_detector_up_out232
    SLICE_X14Y22.A       Tilo                  0.235   Mmux_M_row_d455
                                                       M_edge_detector_up_out451
    SLICE_X14Y22.B6      net (fanout=4)        0.155   M_edge_detector_up_out_mmx_out5
    SLICE_X14Y22.B       Tilo                  0.235   Mmux_M_row_d455
                                                       M_edge_detector_left_out1361
    SLICE_X15Y35.B5      net (fanout=5)        1.205   M_edge_detector_left_out_mmx_out9
    SLICE_X15Y35.B       Tilo                  0.259   N1181
                                                       Mmux_M_row_d4514_SW1
    SLICE_X14Y25.A2      net (fanout=1)        2.436   N1306
    SLICE_X14Y25.A       Tilo                  0.235   Mmux_M_row_d4511
                                                       Mmux_M_row_d4515
    SLICE_X19Y20.D1      net (fanout=1)        1.237   Mmux_M_row_d4514
    SLICE_X19Y20.CLK     Tas                   0.373   M_row_q[13]
                                                       Mmux_M_row_d4517
                                                       M_row_q_13
    -------------------------------------------------  ---------------------------
    Total                                     19.088ns (3.105ns logic, 15.983ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  0.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_3_1 (FF)
  Destination:          M_row_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.163ns (Levels of Logic = 10)
  Clock Path Skew:      0.050ns (0.701 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_3_1 to M_row_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.CMUX     Tshcko                0.518   M_pos_q_3_4
                                                       position/M_pos_q_3_1
    SLICE_X5Y40.B2       net (fanout=12)       1.541   M_pos_q_3_1
    SLICE_X5Y40.B        Tilo                  0.259   Mmux_row11
                                                       position/Mmux_row11_1
    SLICE_X8Y44.B4       net (fanout=11)       1.490   Mmux_row11
    SLICE_X8Y44.BMUX     Topbb                 0.464   Maddsub_M_position_row[2]_PWR_1_o_MuLt_1671_OUT_4
                                                       Maddsub_M_position_row[2]_PWR_1_o_MuLt_1671_OUT_Madd2_lut<2>
                                                       Maddsub_M_position_row[2]_PWR_1_o_MuLt_1671_OUT_Madd2_cy<4>
    SLICE_X9Y45.A1       net (fanout=13)       0.773   Maddsub_M_position_row[2]_PWR_1_o_MuLt_1671_OUT_2
    SLICE_X9Y45.A        Tilo                  0.259   N733
                                                       Maddsub_M_position_row[2]_PWR_1_o_MuLt_1671_OUT_Madd_xor<3>11_SW0
    SLICE_X7Y46.A4       net (fanout=8)        1.023   N904
    SLICE_X7Y46.A        Tilo                  0.259   Sh15072
                                                       Maddsub_M_position_row[2]_PWR_1_o_MuLt_1671_OUT_Madd_xor<5>11_SW5
    SLICE_X7Y46.B5       net (fanout=1)        0.440   N731
    SLICE_X7Y46.B        Tilo                  0.259   Sh15072
                                                       M_row_q[48]_M_row_q[48]_AND_1291_o25
    SLICE_X11Y46.D5      net (fanout=3)        0.766   M_row_q[48]_M_row_q[48]_AND_1291_o25
    SLICE_X11Y46.D       Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1291_o271
                                                       M_row_q[48]_M_row_q[48]_AND_1291_o27_1
    SLICE_X17Y28.A4      net (fanout=5)        3.433   M_row_q[48]_M_row_q[48]_AND_1291_o271
    SLICE_X17Y28.A       Tilo                  0.259   _n4206_mmx_out5
                                                       M_row_q[48]_M_row_q[48]_AND_1291_o28
    SLICE_X3Y46.B2       net (fanout=130)      3.942   M_row_q[48]_M_row_q[48]_AND_1291_o
    SLICE_X3Y46.B        Tilo                  0.259   N138
                                                       Mmux_M_row_d3062
    SLICE_X1Y49.B2       net (fanout=1)        1.178   Mmux_M_row_d3061
    SLICE_X1Y49.B        Tilo                  0.259   Mmux_M_row_d3064
                                                       Mmux_M_row_d3064
    SLICE_X0Y52.C3       net (fanout=1)        1.184   Mmux_M_row_d3063
    SLICE_X0Y52.CLK      Tas                   0.339   M_row_q[3]
                                                       Mmux_M_row_d30616
                                                       M_row_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.163ns (3.393ns logic, 15.770ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  0.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_row_q_17 (FF)
  Destination:          M_row_q_45 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.025ns (Levels of Logic = 10)
  Clock Path Skew:      -0.077ns (0.602 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_row_q_17 to M_row_q_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y10.CQ      Tcko                  0.476   M_row_q[17]
                                                       M_row_q_17
    SLICE_X7Y37.A3       net (fanout=9)        2.913   M_row_q[17]
    SLICE_X7Y37.A        Tilo                  0.259   _n3502<5>1
                                                       Sh122821
    SLICE_X7Y37.C2       net (fanout=4)        0.551   Sh12282
    SLICE_X7Y37.C        Tilo                  0.259   _n3502<5>1
                                                       Sh18101
    SLICE_X8Y42.B3       net (fanout=2)        1.349   Sh1810
    SLICE_X8Y42.B        Tilo                  0.254   Madd_n2035_Madd_xor<3>11
                                                       M_row_q[48]_M_row_q[48]_AND_1292_o6_SW0
    SLICE_X8Y42.A3       net (fanout=1)        0.484   N170
    SLICE_X8Y42.A        Tilo                  0.254   Madd_n2035_Madd_xor<3>11
                                                       M_row_q[48]_M_row_q[48]_AND_1292_o6
    SLICE_X9Y34.C3       net (fanout=2)        1.478   M_row_q[48]_M_row_q[48]_AND_1292_o6
    SLICE_X9Y34.C        Tilo                  0.259   _n428232
                                                       M_row_q[48]_M_row_q[48]_AND_1292_o8
    SLICE_X13Y48.B1      net (fanout=25)       2.396   M_row_q[48]_M_row_q[48]_AND_1292_o8
    SLICE_X13Y48.B       Tilo                  0.259   Mmux_M_row_d3874
                                                       _n2697<0>1_1
    SLICE_X21Y21.A1      net (fanout=22)       4.783   _n2697<0>1
    SLICE_X21Y21.A       Tilo                  0.259   Mmux_M_row_d3512
                                                       _n4037311
    SLICE_X21Y21.B6      net (fanout=1)        0.143   _n403731
    SLICE_X21Y21.B       Tilo                  0.259   Mmux_M_row_d3512
                                                       Mmux_M_row_d3607
    SLICE_X20Y21.A2      net (fanout=2)        0.519   Mmux_M_row_d3606
    SLICE_X20Y21.A       Tilo                  0.254   M_edge_detector_up_out_mmx_out79
                                                       Mmux_M_row_d36015_SW0
    SLICE_X23Y27.C1      net (fanout=1)        1.244   N285
    SLICE_X23Y27.CLK     Tas                   0.373   M_row_q[45]
                                                       Mmux_M_row_d36016
                                                       M_row_q_45
    -------------------------------------------------  ---------------------------
    Total                                     19.025ns (3.165ns logic, 15.860ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  0.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_5_1 (FF)
  Destination:          M_row_q_40 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.030ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_5_1 to M_row_q_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.AQ       Tcko                  0.476   M_pos_q_5_4
                                                       position/M_pos_q_5_1
    SLICE_X7Y41.A1       net (fanout=18)       1.223   M_pos_q_5_1
    SLICE_X7Y41.A        Tilo                  0.259   M_pos_q_3_4
                                                       position/Mmux_row11
    SLICE_X6Y45.C3       net (fanout=55)       1.417   M_position_row[0]
    SLICE_X6Y45.C        Tilo                  0.235   Sh12161
                                                       Sh121611
    SLICE_X6Y39.D5       net (fanout=4)        1.492   Sh12161
    SLICE_X6Y39.CMUX     Topdc                 0.402   Sh12242
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o13_F
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o13
    SLICE_X4Y36.B1       net (fanout=1)        1.741   M_row_q[48]_M_row_q[48]_AND_1290_o13
    SLICE_X4Y36.B        Tilo                  0.254   M_row_q[48]_M_row_q[48]_AND_1290_o18
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o18
    SLICE_X15Y44.A4      net (fanout=10)       2.649   M_row_q[48]_M_row_q[48]_AND_1290_o18
    SLICE_X15Y44.A       Tilo                  0.259   M_edge_detector_up_out_mmx_out54
                                                       M_edge_detector_up_out42111
    SLICE_X15Y18.A4      net (fanout=11)       3.170   M_edge_detector_up_out4211
    SLICE_X15Y18.A       Tilo                  0.259   _n406232
                                                       M_edge_detector_up_out631
    SLICE_X15Y18.B5      net (fanout=4)        0.455   M_edge_detector_up_out_mmx_out66
    SLICE_X15Y18.B       Tilo                  0.259   _n406232
                                                       _n40623
    SLICE_X14Y20.B1      net (fanout=1)        1.097   _n4062_mmx_out3
    SLICE_X14Y20.B       Tilo                  0.235   Mmux_M_row_d3155
                                                       Mmux_M_row_d3156
    SLICE_X16Y18.C5      net (fanout=2)        1.318   Mmux_M_row_d3155
    SLICE_X16Y18.CMUX    Tilo                  0.430   Mmux_M_row_d3154
                                                       Mmux_M_row_d31516_SW0_G
                                                       Mmux_M_row_d31516_SW0
    SLICE_X18Y20.B1      net (fanout=1)        1.051   N890
    SLICE_X18Y20.CLK     Tas                   0.349   M_row_q[41]
                                                       Mmux_M_row_d31517
                                                       M_row_q_40
    -------------------------------------------------  ---------------------------
    Total                                     19.030ns (3.417ns logic, 15.613ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  0.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_5_1 (FF)
  Destination:          M_row_q_45 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.035ns (Levels of Logic = 11)
  Clock Path Skew:      -0.056ns (0.690 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_5_1 to M_row_q_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.AQ       Tcko                  0.476   M_pos_q_5_4
                                                       position/M_pos_q_5_1
    SLICE_X7Y41.A1       net (fanout=18)       1.223   M_pos_q_5_1
    SLICE_X7Y41.A        Tilo                  0.259   M_pos_q_3_4
                                                       position/Mmux_row11
    SLICE_X7Y38.C2       net (fanout=55)       1.819   M_position_row[0]
    SLICE_X7Y38.C        Tilo                  0.259   N742
                                                       Sh123611
    SLICE_X5Y42.B4       net (fanout=4)        0.829   Sh12361
    SLICE_X5Y42.B        Tilo                  0.259   Sh12121
                                                       Sh18181
    SLICE_X8Y42.B6       net (fanout=2)        0.693   Sh1818
    SLICE_X8Y42.B        Tilo                  0.254   Madd_n2035_Madd_xor<3>11
                                                       M_row_q[48]_M_row_q[48]_AND_1292_o6_SW0
    SLICE_X8Y42.A3       net (fanout=1)        0.484   N170
    SLICE_X8Y42.A        Tilo                  0.254   Madd_n2035_Madd_xor<3>11
                                                       M_row_q[48]_M_row_q[48]_AND_1292_o6
    SLICE_X9Y34.C3       net (fanout=2)        1.478   M_row_q[48]_M_row_q[48]_AND_1292_o6
    SLICE_X9Y34.C        Tilo                  0.259   _n428232
                                                       M_row_q[48]_M_row_q[48]_AND_1292_o8
    SLICE_X13Y48.B1      net (fanout=25)       2.396   M_row_q[48]_M_row_q[48]_AND_1292_o8
    SLICE_X13Y48.B       Tilo                  0.259   Mmux_M_row_d3874
                                                       _n2697<0>1_1
    SLICE_X21Y21.A1      net (fanout=22)       4.783   _n2697<0>1
    SLICE_X21Y21.A       Tilo                  0.259   Mmux_M_row_d3512
                                                       _n4037311
    SLICE_X21Y21.B6      net (fanout=1)        0.143   _n403731
    SLICE_X21Y21.B       Tilo                  0.259   Mmux_M_row_d3512
                                                       Mmux_M_row_d3607
    SLICE_X20Y21.A2      net (fanout=2)        0.519   Mmux_M_row_d3606
    SLICE_X20Y21.A       Tilo                  0.254   M_edge_detector_up_out_mmx_out79
                                                       Mmux_M_row_d36015_SW0
    SLICE_X23Y27.C1      net (fanout=1)        1.244   N285
    SLICE_X23Y27.CLK     Tas                   0.373   M_row_q[45]
                                                       Mmux_M_row_d36016
                                                       M_row_q_45
    -------------------------------------------------  ---------------------------
    Total                                     19.035ns (3.424ns logic, 15.611ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  0.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_3_1 (FF)
  Destination:          M_row_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.017ns (Levels of Logic = 10)
  Clock Path Skew:      -0.059ns (0.685 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_3_1 to M_row_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.CMUX     Tshcko                0.518   M_pos_q_3_4
                                                       position/M_pos_q_3_1
    SLICE_X7Y43.B2       net (fanout=12)       1.868   M_pos_q_3_1
    SLICE_X7Y43.B        Tilo                  0.259   Sh15231
                                                       Madd_n2002_Madd_lut<0>1
    SLICE_X9Y35.D2       net (fanout=80)       1.638   Madd_n2002_Madd_lut[0]
    SLICE_X9Y35.D        Tilo                  0.259   Sh15032
                                                       Sh150321
    SLICE_X11Y41.B3      net (fanout=4)        1.840   Sh15032
    SLICE_X11Y41.B       Tilo                  0.259   Mmux_M_row_d3972
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o4
    SLICE_X11Y41.A3      net (fanout=1)        0.564   M_row_q[48]_M_row_q[48]_AND_1293_o4
    SLICE_X11Y41.A       Tilo                  0.259   Mmux_M_row_d3972
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o5
    SLICE_X16Y32.A4      net (fanout=9)        2.243   M_row_q[48]_M_row_q[48]_AND_1293_o5
    SLICE_X16Y32.A       Tilo                  0.254   Mmux_M_row_d4151
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o16_1
    SLICE_X12Y22.A2      net (fanout=25)       2.075   M_row_q[48]_M_row_q[48]_AND_1293_o16
    SLICE_X12Y22.A       Tilo                  0.254   Mmux_M_row_d453
                                                       _n420011_SW1
    SLICE_X14Y22.B1      net (fanout=1)        0.747   N1156
    SLICE_X14Y22.B       Tilo                  0.235   Mmux_M_row_d455
                                                       M_edge_detector_left_out1361
    SLICE_X15Y35.B5      net (fanout=5)        1.205   M_edge_detector_left_out_mmx_out9
    SLICE_X15Y35.B       Tilo                  0.259   N1181
                                                       Mmux_M_row_d4514_SW1
    SLICE_X14Y25.A2      net (fanout=1)        2.436   N1306
    SLICE_X14Y25.A       Tilo                  0.235   Mmux_M_row_d4511
                                                       Mmux_M_row_d4515
    SLICE_X19Y20.D1      net (fanout=1)        1.237   Mmux_M_row_d4514
    SLICE_X19Y20.CLK     Tas                   0.373   M_row_q[13]
                                                       Mmux_M_row_d4517
                                                       M_row_q_13
    -------------------------------------------------  ---------------------------
    Total                                     19.017ns (3.164ns logic, 15.853ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  0.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_3_1 (FF)
  Destination:          M_row_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.113ns (Levels of Logic = 9)
  Clock Path Skew:      0.050ns (0.701 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_3_1 to M_row_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.CMUX     Tshcko                0.518   M_pos_q_3_4
                                                       position/M_pos_q_3_1
    SLICE_X5Y40.B2       net (fanout=12)       1.541   M_pos_q_3_1
    SLICE_X5Y40.B        Tilo                  0.259   Mmux_row11
                                                       position/Mmux_row11_1
    SLICE_X8Y44.B4       net (fanout=11)       1.490   Mmux_row11
    SLICE_X8Y44.CMUX     Topbc                 0.650   Maddsub_M_position_row[2]_PWR_1_o_MuLt_1671_OUT_4
                                                       Maddsub_M_position_row[2]_PWR_1_o_MuLt_1671_OUT_Madd2_lut<2>
                                                       Maddsub_M_position_row[2]_PWR_1_o_MuLt_1671_OUT_Madd2_cy<4>
    SLICE_X9Y46.A2       net (fanout=19)       1.787   Maddsub_M_position_row[2]_PWR_1_o_MuLt_1671_OUT_3
    SLICE_X9Y46.A        Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1291_o23
                                                       Maddsub_M_position_row[2]_PWR_1_o_MuLt_1671_OUT_Madd_cy<3>11
    SLICE_X7Y46.B6       net (fanout=30)       0.472   Maddsub_M_position_row[2]_PWR_1_o_MuLt_1671_OUT_Madd_cy[3]
    SLICE_X7Y46.B        Tilo                  0.259   Sh15072
                                                       M_row_q[48]_M_row_q[48]_AND_1291_o25
    SLICE_X11Y46.D5      net (fanout=3)        0.766   M_row_q[48]_M_row_q[48]_AND_1291_o25
    SLICE_X11Y46.D       Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1291_o271
                                                       M_row_q[48]_M_row_q[48]_AND_1291_o27_1
    SLICE_X17Y28.A4      net (fanout=5)        3.433   M_row_q[48]_M_row_q[48]_AND_1291_o271
    SLICE_X17Y28.A       Tilo                  0.259   _n4206_mmx_out5
                                                       M_row_q[48]_M_row_q[48]_AND_1291_o28
    SLICE_X3Y46.B2       net (fanout=130)      3.942   M_row_q[48]_M_row_q[48]_AND_1291_o
    SLICE_X3Y46.B        Tilo                  0.259   N138
                                                       Mmux_M_row_d3062
    SLICE_X1Y49.B2       net (fanout=1)        1.178   Mmux_M_row_d3061
    SLICE_X1Y49.B        Tilo                  0.259   Mmux_M_row_d3064
                                                       Mmux_M_row_d3064
    SLICE_X0Y52.C3       net (fanout=1)        1.184   Mmux_M_row_d3063
    SLICE_X0Y52.CLK      Tas                   0.339   M_row_q[3]
                                                       Mmux_M_row_d30616
                                                       M_row_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.113ns (3.320ns logic, 15.793ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  0.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_3_1 (FF)
  Destination:          M_row_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.110ns (Levels of Logic = 9)
  Clock Path Skew:      0.050ns (0.701 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_3_1 to M_row_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.CMUX     Tshcko                0.518   M_pos_q_3_4
                                                       position/M_pos_q_3_1
    SLICE_X5Y40.B2       net (fanout=12)       1.541   M_pos_q_3_1
    SLICE_X5Y40.B        Tilo                  0.259   Mmux_row11
                                                       position/Mmux_row11_1
    SLICE_X8Y44.B4       net (fanout=11)       1.490   Mmux_row11
    SLICE_X8Y44.CMUX     Topbc                 0.650   Maddsub_M_position_row[2]_PWR_1_o_MuLt_1671_OUT_4
                                                       Maddsub_M_position_row[2]_PWR_1_o_MuLt_1671_OUT_Madd2_lut<2>
                                                       Maddsub_M_position_row[2]_PWR_1_o_MuLt_1671_OUT_Madd2_cy<4>
    SLICE_X9Y46.A2       net (fanout=19)       1.787   Maddsub_M_position_row[2]_PWR_1_o_MuLt_1671_OUT_3
    SLICE_X9Y46.A        Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1291_o23
                                                       Maddsub_M_position_row[2]_PWR_1_o_MuLt_1671_OUT_Madd_cy<3>11
    SLICE_X11Y46.B5      net (fanout=30)       0.486   Maddsub_M_position_row[2]_PWR_1_o_MuLt_1671_OUT_Madd_cy[3]
    SLICE_X11Y46.B       Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1291_o271
                                                       M_row_q[48]_M_row_q[48]_AND_1291_o24
    SLICE_X11Y46.D1      net (fanout=3)        0.749   M_row_q[48]_M_row_q[48]_AND_1291_o24
    SLICE_X11Y46.D       Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1291_o271
                                                       M_row_q[48]_M_row_q[48]_AND_1291_o27_1
    SLICE_X17Y28.A4      net (fanout=5)        3.433   M_row_q[48]_M_row_q[48]_AND_1291_o271
    SLICE_X17Y28.A       Tilo                  0.259   _n4206_mmx_out5
                                                       M_row_q[48]_M_row_q[48]_AND_1291_o28
    SLICE_X3Y46.B2       net (fanout=130)      3.942   M_row_q[48]_M_row_q[48]_AND_1291_o
    SLICE_X3Y46.B        Tilo                  0.259   N138
                                                       Mmux_M_row_d3062
    SLICE_X1Y49.B2       net (fanout=1)        1.178   Mmux_M_row_d3061
    SLICE_X1Y49.B        Tilo                  0.259   Mmux_M_row_d3064
                                                       Mmux_M_row_d3064
    SLICE_X0Y52.C3       net (fanout=1)        1.184   Mmux_M_row_d3063
    SLICE_X0Y52.CLK      Tas                   0.339   M_row_q[3]
                                                       Mmux_M_row_d30616
                                                       M_row_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.110ns (3.320ns logic, 15.790ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  0.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_1_1 (FF)
  Destination:          M_row_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.985ns (Levels of Logic = 12)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_1_1 to M_row_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.AQ       Tcko                  0.430   M_pos_q_1_4
                                                       position/M_pos_q_1_1
    SLICE_X7Y40.A1       net (fanout=14)       0.953   M_pos_q_1_1
    SLICE_X7Y40.A        Tilo                  0.259   _n5021<5>1
                                                       Maddsub_BUS_0293_PWR_1_o_MuLt_1677_OUT1_Madd_01
    SLICE_X0Y38.AX       net (fanout=5)        0.896   Maddsub_BUS_0293_PWR_1_o_MuLt_1677_OUT1_Madd_0
    SLICE_X0Y38.CMUX     Taxc                  0.391   Mmult_n2005_Madd1_cy[4]
                                                       Mmult_n2005_Madd1_cy<4>
    SLICE_X8Y35.B2       net (fanout=4)        1.882   Madd_n2006_Madd_lut[3]
    SLICE_X8Y35.B        Tilo                  0.254   _n3767<5>1
                                                       Madd_n2006_Madd_cy<3>11
    SLICE_X4Y37.D4       net (fanout=16)       1.104   Madd_n2006_Madd_cy[3]
    SLICE_X4Y37.D        Tilo                  0.254   N870
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o19_SW1
    SLICE_X5Y36.A6       net (fanout=1)        0.889   N870
    SLICE_X5Y36.A        Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1290_o21
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o24
    SLICE_X7Y32.A1       net (fanout=10)       1.189   M_row_q[48]_M_row_q[48]_AND_1290_o24
    SLICE_X7Y32.A        Tilo                  0.259   M_edge_detector_up_out212
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o25_1
    SLICE_X16Y22.C3      net (fanout=8)        2.585   M_row_q[48]_M_row_q[48]_AND_1290_o25
    SLICE_X16Y22.C       Tilo                  0.255   N1309
                                                       M_edge_detector_up_out2321
    SLICE_X14Y22.A1      net (fanout=5)        0.756   M_edge_detector_up_out232
    SLICE_X14Y22.A       Tilo                  0.235   Mmux_M_row_d455
                                                       M_edge_detector_up_out451
    SLICE_X14Y22.B6      net (fanout=4)        0.155   M_edge_detector_up_out_mmx_out5
    SLICE_X14Y22.B       Tilo                  0.235   Mmux_M_row_d455
                                                       M_edge_detector_left_out1361
    SLICE_X15Y35.B5      net (fanout=5)        1.205   M_edge_detector_left_out_mmx_out9
    SLICE_X15Y35.B       Tilo                  0.259   N1181
                                                       Mmux_M_row_d4514_SW1
    SLICE_X14Y25.A2      net (fanout=1)        2.436   N1306
    SLICE_X14Y25.A       Tilo                  0.235   Mmux_M_row_d4511
                                                       Mmux_M_row_d4515
    SLICE_X19Y20.D1      net (fanout=1)        1.237   Mmux_M_row_d4514
    SLICE_X19Y20.CLK     Tas                   0.373   M_row_q[13]
                                                       Mmux_M_row_d4517
                                                       M_row_q_13
    -------------------------------------------------  ---------------------------
    Total                                     18.985ns (3.698ns logic, 15.287ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  0.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_1_1 (FF)
  Destination:          M_row_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.974ns (Levels of Logic = 12)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_1_1 to M_row_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.AQ       Tcko                  0.430   M_pos_q_1_4
                                                       position/M_pos_q_1_1
    SLICE_X7Y40.A1       net (fanout=14)       0.953   M_pos_q_1_1
    SLICE_X7Y40.A        Tilo                  0.259   _n5021<5>1
                                                       Maddsub_BUS_0293_PWR_1_o_MuLt_1677_OUT1_Madd_01
    SLICE_X0Y38.BX       net (fanout=5)        0.900   Maddsub_BUS_0293_PWR_1_o_MuLt_1677_OUT1_Madd_0
    SLICE_X0Y38.CMUX     Taxc                  0.376   Mmult_n2005_Madd1_cy[4]
                                                       Mmult_n2005_Madd1_cy<4>
    SLICE_X8Y35.B2       net (fanout=4)        1.882   Madd_n2006_Madd_lut[3]
    SLICE_X8Y35.B        Tilo                  0.254   _n3767<5>1
                                                       Madd_n2006_Madd_cy<3>11
    SLICE_X4Y37.D4       net (fanout=16)       1.104   Madd_n2006_Madd_cy[3]
    SLICE_X4Y37.D        Tilo                  0.254   N870
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o19_SW1
    SLICE_X5Y36.A6       net (fanout=1)        0.889   N870
    SLICE_X5Y36.A        Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1290_o21
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o24
    SLICE_X7Y32.A1       net (fanout=10)       1.189   M_row_q[48]_M_row_q[48]_AND_1290_o24
    SLICE_X7Y32.A        Tilo                  0.259   M_edge_detector_up_out212
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o25_1
    SLICE_X16Y22.C3      net (fanout=8)        2.585   M_row_q[48]_M_row_q[48]_AND_1290_o25
    SLICE_X16Y22.C       Tilo                  0.255   N1309
                                                       M_edge_detector_up_out2321
    SLICE_X14Y22.A1      net (fanout=5)        0.756   M_edge_detector_up_out232
    SLICE_X14Y22.A       Tilo                  0.235   Mmux_M_row_d455
                                                       M_edge_detector_up_out451
    SLICE_X14Y22.B6      net (fanout=4)        0.155   M_edge_detector_up_out_mmx_out5
    SLICE_X14Y22.B       Tilo                  0.235   Mmux_M_row_d455
                                                       M_edge_detector_left_out1361
    SLICE_X15Y35.B5      net (fanout=5)        1.205   M_edge_detector_left_out_mmx_out9
    SLICE_X15Y35.B       Tilo                  0.259   N1181
                                                       Mmux_M_row_d4514_SW1
    SLICE_X14Y25.A2      net (fanout=1)        2.436   N1306
    SLICE_X14Y25.A       Tilo                  0.235   Mmux_M_row_d4511
                                                       Mmux_M_row_d4515
    SLICE_X19Y20.D1      net (fanout=1)        1.237   Mmux_M_row_d4514
    SLICE_X19Y20.CLK     Tas                   0.373   M_row_q[13]
                                                       Mmux_M_row_d4517
                                                       M_row_q_13
    -------------------------------------------------  ---------------------------
    Total                                     18.974ns (3.683ns logic, 15.291ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  0.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_5_1 (FF)
  Destination:          M_row_q_45 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.974ns (Levels of Logic = 10)
  Clock Path Skew:      -0.056ns (0.690 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_5_1 to M_row_q_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.AQ       Tcko                  0.476   M_pos_q_5_4
                                                       position/M_pos_q_5_1
    SLICE_X7Y41.A1       net (fanout=18)       1.223   M_pos_q_5_1
    SLICE_X7Y41.A        Tilo                  0.259   M_pos_q_3_4
                                                       position/Mmux_row11
    SLICE_X10Y45.C4      net (fanout=55)       2.033   M_position_row[0]
    SLICE_X10Y45.C       Tilo                  0.235   Sh15071
                                                       Sh124411
    SLICE_X9Y39.B3       net (fanout=4)        1.105   Sh12441
    SLICE_X9Y39.B        Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1292_o2
                                                       Sh18261
    SLICE_X9Y39.D1       net (fanout=2)        0.742   Sh1826
    SLICE_X9Y39.D        Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1292_o2
                                                       M_row_q[48]_M_row_q[48]_AND_1292_o2
    SLICE_X9Y34.C4       net (fanout=2)        1.635   M_row_q[48]_M_row_q[48]_AND_1292_o2
    SLICE_X9Y34.C        Tilo                  0.259   _n428232
                                                       M_row_q[48]_M_row_q[48]_AND_1292_o8
    SLICE_X13Y48.B1      net (fanout=25)       2.396   M_row_q[48]_M_row_q[48]_AND_1292_o8
    SLICE_X13Y48.B       Tilo                  0.259   Mmux_M_row_d3874
                                                       _n2697<0>1_1
    SLICE_X21Y21.A1      net (fanout=22)       4.783   _n2697<0>1
    SLICE_X21Y21.A       Tilo                  0.259   Mmux_M_row_d3512
                                                       _n4037311
    SLICE_X21Y21.B6      net (fanout=1)        0.143   _n403731
    SLICE_X21Y21.B       Tilo                  0.259   Mmux_M_row_d3512
                                                       Mmux_M_row_d3607
    SLICE_X20Y21.A2      net (fanout=2)        0.519   Mmux_M_row_d3606
    SLICE_X20Y21.A       Tilo                  0.254   M_edge_detector_up_out_mmx_out79
                                                       Mmux_M_row_d36015_SW0
    SLICE_X23Y27.C1      net (fanout=1)        1.244   N285
    SLICE_X23Y27.CLK     Tas                   0.373   M_row_q[45]
                                                       Mmux_M_row_d36016
                                                       M_row_q_45
    -------------------------------------------------  ---------------------------
    Total                                     18.974ns (3.151ns logic, 15.823ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  0.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_3_1 (FF)
  Destination:          M_row_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.970ns (Levels of Logic = 13)
  Clock Path Skew:      -0.059ns (0.685 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_3_1 to M_row_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.CMUX     Tshcko                0.518   M_pos_q_3_4
                                                       position/M_pos_q_3_1
    SLICE_X5Y40.B2       net (fanout=12)       1.541   M_pos_q_3_1
    SLICE_X5Y40.B        Tilo                  0.259   Mmux_row11
                                                       position/Mmux_row11_1
    SLICE_X4Y40.AX       net (fanout=11)       0.921   Mmux_row11
    SLICE_X4Y40.COUT     Taxcy                 0.248   Mmult_n2001_Madd1_cy[4]
                                                       Mmult_n2001_Madd1_cy<4>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   Mmult_n2001_Madd1_cy[4]
    SLICE_X4Y41.AMUX     Tcina                 0.220   M_pos_q_0_3
                                                       Mmult_n2001_Madd1_xor<5>
    SLICE_X7Y39.A2       net (fanout=3)        1.511   Madd_n2002_Madd_lut[5]
    SLICE_X7Y39.A        Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1290_o2
                                                       Madd_n2002_Madd_xor<5>11
    SLICE_X8Y38.B2       net (fanout=13)       1.060   n2002<5>1
    SLICE_X8Y38.B        Tilo                  0.254   n2002<1>1
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o4
    SLICE_X8Y38.A4       net (fanout=1)        0.514   M_row_q[48]_M_row_q[48]_AND_1290_o4
    SLICE_X8Y38.A        Tilo                  0.254   n2002<1>1
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o5
    SLICE_X7Y32.A6       net (fanout=9)        1.183   M_row_q[48]_M_row_q[48]_AND_1290_o5
    SLICE_X7Y32.A        Tilo                  0.259   M_edge_detector_up_out212
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o25_1
    SLICE_X16Y22.C3      net (fanout=8)        2.585   M_row_q[48]_M_row_q[48]_AND_1290_o25
    SLICE_X16Y22.C       Tilo                  0.255   N1309
                                                       M_edge_detector_up_out2321
    SLICE_X14Y22.A1      net (fanout=5)        0.756   M_edge_detector_up_out232
    SLICE_X14Y22.A       Tilo                  0.235   Mmux_M_row_d455
                                                       M_edge_detector_up_out451
    SLICE_X14Y22.B6      net (fanout=4)        0.155   M_edge_detector_up_out_mmx_out5
    SLICE_X14Y22.B       Tilo                  0.235   Mmux_M_row_d455
                                                       M_edge_detector_left_out1361
    SLICE_X15Y35.B5      net (fanout=5)        1.205   M_edge_detector_left_out_mmx_out9
    SLICE_X15Y35.B       Tilo                  0.259   N1181
                                                       Mmux_M_row_d4514_SW1
    SLICE_X14Y25.A2      net (fanout=1)        2.436   N1306
    SLICE_X14Y25.A       Tilo                  0.235   Mmux_M_row_d4511
                                                       Mmux_M_row_d4515
    SLICE_X19Y20.D1      net (fanout=1)        1.237   Mmux_M_row_d4514
    SLICE_X19Y20.CLK     Tas                   0.373   M_row_q[13]
                                                       Mmux_M_row_d4517
                                                       M_row_q_13
    -------------------------------------------------  ---------------------------
    Total                                     18.970ns (3.863ns logic, 15.107ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  0.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_1_3 (FF)
  Destination:          M_row_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.949ns (Levels of Logic = 11)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_1_3 to M_row_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.CQ       Tcko                  0.430   M_pos_q_1_4
                                                       position/M_pos_q_1_3
    SLICE_X0Y38.B2       net (fanout=14)       1.813   M_pos_q_1_3
    SLICE_X0Y38.CMUX     Topbc                 0.650   Mmult_n2005_Madd1_cy[4]
                                                       Mmult_n2005_Madd1_lut<2>
                                                       Mmult_n2005_Madd1_cy<4>
    SLICE_X8Y35.B2       net (fanout=4)        1.882   Madd_n2006_Madd_lut[3]
    SLICE_X8Y35.B        Tilo                  0.254   _n3767<5>1
                                                       Madd_n2006_Madd_cy<3>11
    SLICE_X4Y37.D4       net (fanout=16)       1.104   Madd_n2006_Madd_cy[3]
    SLICE_X4Y37.D        Tilo                  0.254   N870
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o19_SW1
    SLICE_X5Y36.A6       net (fanout=1)        0.889   N870
    SLICE_X5Y36.A        Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1290_o21
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o24
    SLICE_X7Y32.A1       net (fanout=10)       1.189   M_row_q[48]_M_row_q[48]_AND_1290_o24
    SLICE_X7Y32.A        Tilo                  0.259   M_edge_detector_up_out212
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o25_1
    SLICE_X16Y22.C3      net (fanout=8)        2.585   M_row_q[48]_M_row_q[48]_AND_1290_o25
    SLICE_X16Y22.C       Tilo                  0.255   N1309
                                                       M_edge_detector_up_out2321
    SLICE_X14Y22.A1      net (fanout=5)        0.756   M_edge_detector_up_out232
    SLICE_X14Y22.A       Tilo                  0.235   Mmux_M_row_d455
                                                       M_edge_detector_up_out451
    SLICE_X14Y22.B6      net (fanout=4)        0.155   M_edge_detector_up_out_mmx_out5
    SLICE_X14Y22.B       Tilo                  0.235   Mmux_M_row_d455
                                                       M_edge_detector_left_out1361
    SLICE_X15Y35.B5      net (fanout=5)        1.205   M_edge_detector_left_out_mmx_out9
    SLICE_X15Y35.B       Tilo                  0.259   N1181
                                                       Mmux_M_row_d4514_SW1
    SLICE_X14Y25.A2      net (fanout=1)        2.436   N1306
    SLICE_X14Y25.A       Tilo                  0.235   Mmux_M_row_d4511
                                                       Mmux_M_row_d4515
    SLICE_X19Y20.D1      net (fanout=1)        1.237   Mmux_M_row_d4514
    SLICE_X19Y20.CLK     Tas                   0.373   M_row_q[13]
                                                       Mmux_M_row_d4517
                                                       M_row_q_13
    -------------------------------------------------  ---------------------------
    Total                                     18.949ns (3.698ns logic, 15.251ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  0.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_3_1 (FF)
  Destination:          M_row_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.048ns (Levels of Logic = 10)
  Clock Path Skew:      0.050ns (0.701 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_3_1 to M_row_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.CMUX     Tshcko                0.518   M_pos_q_3_4
                                                       position/M_pos_q_3_1
    SLICE_X5Y40.B2       net (fanout=12)       1.541   M_pos_q_3_1
    SLICE_X5Y40.B        Tilo                  0.259   Mmux_row11
                                                       position/Mmux_row11_1
    SLICE_X8Y44.B4       net (fanout=11)       1.490   Mmux_row11
    SLICE_X8Y44.BMUX     Topbb                 0.464   Maddsub_M_position_row[2]_PWR_1_o_MuLt_1671_OUT_4
                                                       Maddsub_M_position_row[2]_PWR_1_o_MuLt_1671_OUT_Madd2_lut<2>
                                                       Maddsub_M_position_row[2]_PWR_1_o_MuLt_1671_OUT_Madd2_cy<4>
    SLICE_X9Y45.A1       net (fanout=13)       0.773   Maddsub_M_position_row[2]_PWR_1_o_MuLt_1671_OUT_2
    SLICE_X9Y45.A        Tilo                  0.259   N733
                                                       Maddsub_M_position_row[2]_PWR_1_o_MuLt_1671_OUT_Madd_xor<3>11_SW0
    SLICE_X9Y45.C2       net (fanout=8)        0.555   N904
    SLICE_X9Y45.C        Tilo                  0.259   N733
                                                       Maddsub_M_position_row[2]_PWR_1_o_MuLt_1671_OUT_Madd_xor<5>11_SW2
    SLICE_X11Y46.B3      net (fanout=1)        0.810   N727
    SLICE_X11Y46.B       Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1291_o271
                                                       M_row_q[48]_M_row_q[48]_AND_1291_o24
    SLICE_X11Y46.D1      net (fanout=3)        0.749   M_row_q[48]_M_row_q[48]_AND_1291_o24
    SLICE_X11Y46.D       Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1291_o271
                                                       M_row_q[48]_M_row_q[48]_AND_1291_o27_1
    SLICE_X17Y28.A4      net (fanout=5)        3.433   M_row_q[48]_M_row_q[48]_AND_1291_o271
    SLICE_X17Y28.A       Tilo                  0.259   _n4206_mmx_out5
                                                       M_row_q[48]_M_row_q[48]_AND_1291_o28
    SLICE_X3Y46.B2       net (fanout=130)      3.942   M_row_q[48]_M_row_q[48]_AND_1291_o
    SLICE_X3Y46.B        Tilo                  0.259   N138
                                                       Mmux_M_row_d3062
    SLICE_X1Y49.B2       net (fanout=1)        1.178   Mmux_M_row_d3061
    SLICE_X1Y49.B        Tilo                  0.259   Mmux_M_row_d3064
                                                       Mmux_M_row_d3064
    SLICE_X0Y52.C3       net (fanout=1)        1.184   Mmux_M_row_d3063
    SLICE_X0Y52.CLK      Tas                   0.339   M_row_q[3]
                                                       Mmux_M_row_d30616
                                                       M_row_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.048ns (3.393ns logic, 15.655ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  0.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_0_1 (FF)
  Destination:          M_row_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.916ns (Levels of Logic = 11)
  Clock Path Skew:      -0.062ns (0.685 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_0_1 to M_row_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.DQ       Tcko                  0.525   M_pos_q_0_1
                                                       position/M_pos_q_0_1
    SLICE_X5Y38.D2       net (fanout=14)       1.506   M_pos_q_0_1
    SLICE_X5Y38.D        Tilo                  0.259   Madd_n1997_Madd_lut<0>1
                                                       Madd_n1997_Madd_lut<0>1_1
    SLICE_X9Y43.A3       net (fanout=20)       1.796   Madd_n1997_Madd_lut<0>1
    SLICE_X9Y43.A        Tilo                  0.259   Sh15392
                                                       Madd_n2035_Madd_cy<1>1
    SLICE_X9Y43.B5       net (fanout=5)        0.454   Madd_n2035_Madd_cy[1]
    SLICE_X9Y43.B        Tilo                  0.259   Sh15392
                                                       Madd_n2048_Madd_xor<3>11_1
    SLICE_X9Y38.C2       net (fanout=4)        2.012   Madd_n2048_Madd_xor<3>11
    SLICE_X9Y38.C        Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1293_o13
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o13_SW1
    SLICE_X9Y38.D5       net (fanout=1)        0.234   N264
    SLICE_X9Y38.D        Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1293_o13
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o13
    SLICE_X16Y32.A6      net (fanout=9)        1.784   M_row_q[48]_M_row_q[48]_AND_1293_o13
    SLICE_X16Y32.A       Tilo                  0.254   Mmux_M_row_d4151
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o16_1
    SLICE_X12Y22.A2      net (fanout=25)       2.075   M_row_q[48]_M_row_q[48]_AND_1293_o16
    SLICE_X12Y22.A       Tilo                  0.254   Mmux_M_row_d453
                                                       _n420011_SW1
    SLICE_X14Y22.B1      net (fanout=1)        0.747   N1156
    SLICE_X14Y22.B       Tilo                  0.235   Mmux_M_row_d455
                                                       M_edge_detector_left_out1361
    SLICE_X15Y35.B5      net (fanout=5)        1.205   M_edge_detector_left_out_mmx_out9
    SLICE_X15Y35.B       Tilo                  0.259   N1181
                                                       Mmux_M_row_d4514_SW1
    SLICE_X14Y25.A2      net (fanout=1)        2.436   N1306
    SLICE_X14Y25.A       Tilo                  0.235   Mmux_M_row_d4511
                                                       Mmux_M_row_d4515
    SLICE_X19Y20.D1      net (fanout=1)        1.237   Mmux_M_row_d4514
    SLICE_X19Y20.CLK     Tas                   0.373   M_row_q[13]
                                                       Mmux_M_row_d4517
                                                       M_row_q_13
    -------------------------------------------------  ---------------------------
    Total                                     18.916ns (3.430ns logic, 15.486ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  0.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_3_1 (FF)
  Destination:          M_row_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.918ns (Levels of Logic = 13)
  Clock Path Skew:      -0.059ns (0.685 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_3_1 to M_row_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.CMUX     Tshcko                0.518   M_pos_q_3_4
                                                       position/M_pos_q_3_1
    SLICE_X5Y40.B2       net (fanout=12)       1.541   M_pos_q_3_1
    SLICE_X5Y40.B        Tilo                  0.259   Mmux_row11
                                                       position/Mmux_row11_1
    SLICE_X4Y40.AX       net (fanout=11)       0.921   Mmux_row11
    SLICE_X4Y40.COUT     Taxcy                 0.248   Mmult_n2001_Madd1_cy[4]
                                                       Mmult_n2001_Madd1_cy<4>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   Mmult_n2001_Madd1_cy[4]
    SLICE_X4Y41.AMUX     Tcina                 0.220   M_pos_q_0_3
                                                       Mmult_n2001_Madd1_xor<5>
    SLICE_X7Y39.A2       net (fanout=3)        1.511   Madd_n2002_Madd_lut[5]
    SLICE_X7Y39.A        Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1290_o2
                                                       Madd_n2002_Madd_xor<5>11
    SLICE_X8Y38.C5       net (fanout=13)       0.955   n2002<5>1
    SLICE_X8Y38.C        Tilo                  0.255   n2002<1>1
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o3
    SLICE_X8Y38.A1       net (fanout=1)        0.566   M_row_q[48]_M_row_q[48]_AND_1290_o3
    SLICE_X8Y38.A        Tilo                  0.254   n2002<1>1
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o5
    SLICE_X7Y32.A6       net (fanout=9)        1.183   M_row_q[48]_M_row_q[48]_AND_1290_o5
    SLICE_X7Y32.A        Tilo                  0.259   M_edge_detector_up_out212
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o25_1
    SLICE_X16Y22.C3      net (fanout=8)        2.585   M_row_q[48]_M_row_q[48]_AND_1290_o25
    SLICE_X16Y22.C       Tilo                  0.255   N1309
                                                       M_edge_detector_up_out2321
    SLICE_X14Y22.A1      net (fanout=5)        0.756   M_edge_detector_up_out232
    SLICE_X14Y22.A       Tilo                  0.235   Mmux_M_row_d455
                                                       M_edge_detector_up_out451
    SLICE_X14Y22.B6      net (fanout=4)        0.155   M_edge_detector_up_out_mmx_out5
    SLICE_X14Y22.B       Tilo                  0.235   Mmux_M_row_d455
                                                       M_edge_detector_left_out1361
    SLICE_X15Y35.B5      net (fanout=5)        1.205   M_edge_detector_left_out_mmx_out9
    SLICE_X15Y35.B       Tilo                  0.259   N1181
                                                       Mmux_M_row_d4514_SW1
    SLICE_X14Y25.A2      net (fanout=1)        2.436   N1306
    SLICE_X14Y25.A       Tilo                  0.235   Mmux_M_row_d4511
                                                       Mmux_M_row_d4515
    SLICE_X19Y20.D1      net (fanout=1)        1.237   Mmux_M_row_d4514
    SLICE_X19Y20.CLK     Tas                   0.373   M_row_q[13]
                                                       Mmux_M_row_d4517
                                                       M_row_q_13
    -------------------------------------------------  ---------------------------
    Total                                     18.918ns (3.864ns logic, 15.054ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  0.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_3_1 (FF)
  Destination:          M_row_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.909ns (Levels of Logic = 11)
  Clock Path Skew:      -0.067ns (0.677 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_3_1 to M_row_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.CMUX     Tshcko                0.518   M_pos_q_3_4
                                                       position/M_pos_q_3_1
    SLICE_X6Y43.A4       net (fanout=12)       1.612   M_pos_q_3_1
    SLICE_X6Y43.AMUX     Topaa                 0.449   Mmult_n1995_Madd1_cy[4]
                                                       position/Mmux_row212
                                                       Mmult_n1995_Madd1_cy<4>
    SLICE_X11Y42.B4      net (fanout=102)      1.008   n1995[1]
    SLICE_X11Y42.B       Tilo                  0.259   Madd_n2032_Madd_cy<3>1
                                                       Madd_n2032_Madd_cy<3>1_SW0
    SLICE_X7Y30.A1       net (fanout=10)       2.227   N10
    SLICE_X7Y30.A        Tilo                  0.259   _n4976<5>1
                                                       Madd_n2032_Madd_xor<3>11
    SLICE_X7Y30.C2       net (fanout=79)       0.569   n2032<3>1
    SLICE_X7Y30.C        Tilo                  0.259   _n4976<5>1
                                                       _n5046<5>11
    SLICE_X12Y26.C1      net (fanout=6)        1.465   _n5046<5>1
    SLICE_X12Y26.C       Tilo                  0.255   N1395
                                                       M_row_q[48]_M_row_q[48]_AND_1292_o19_SW14
    SLICE_X9Y34.D2       net (fanout=1)        1.620   N1395
    SLICE_X9Y34.D        Tilo                  0.259   _n428232
                                                       _n4282321
    SLICE_X13Y25.B2      net (fanout=5)        2.512   _n428232
    SLICE_X13Y25.B       Tilo                  0.259   _n4282_mmx_out4
                                                       _n428241
    SLICE_X13Y20.C2      net (fanout=3)        2.344   _n4282_mmx_out4
    SLICE_X13Y20.C       Tilo                  0.259   Mmux_M_row_d94
                                                       Mmux_M_row_d95
    SLICE_X14Y21.B4      net (fanout=3)        0.553   Mmux_M_row_d94
    SLICE_X14Y21.B       Tilo                  0.235   N1333
                                                       Mmux_M_row_d94_SW0
    SLICE_X18Y24.A2      net (fanout=1)        0.983   N1333
    SLICE_X18Y24.A       Tilo                  0.235   M_row_q[1]
                                                       Mmux_M_row_d916_SW1
    SLICE_X18Y24.B4      net (fanout=1)        0.421   N779
    SLICE_X18Y24.CLK     Tas                   0.349   M_row_q[1]
                                                       Mmux_M_row_d917
                                                       M_row_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.909ns (3.595ns logic, 15.314ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_row_q_16 (FF)
  Destination:          M_row_q_45 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.897ns (Levels of Logic = 10)
  Clock Path Skew:      -0.077ns (0.602 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_row_q_16 to M_row_q_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y10.AQ      Tcko                  0.476   M_row_q[17]
                                                       M_row_q_16
    SLICE_X7Y37.A5       net (fanout=9)        2.785   M_row_q[16]
    SLICE_X7Y37.A        Tilo                  0.259   _n3502<5>1
                                                       Sh122821
    SLICE_X7Y37.C2       net (fanout=4)        0.551   Sh12282
    SLICE_X7Y37.C        Tilo                  0.259   _n3502<5>1
                                                       Sh18101
    SLICE_X8Y42.B3       net (fanout=2)        1.349   Sh1810
    SLICE_X8Y42.B        Tilo                  0.254   Madd_n2035_Madd_xor<3>11
                                                       M_row_q[48]_M_row_q[48]_AND_1292_o6_SW0
    SLICE_X8Y42.A3       net (fanout=1)        0.484   N170
    SLICE_X8Y42.A        Tilo                  0.254   Madd_n2035_Madd_xor<3>11
                                                       M_row_q[48]_M_row_q[48]_AND_1292_o6
    SLICE_X9Y34.C3       net (fanout=2)        1.478   M_row_q[48]_M_row_q[48]_AND_1292_o6
    SLICE_X9Y34.C        Tilo                  0.259   _n428232
                                                       M_row_q[48]_M_row_q[48]_AND_1292_o8
    SLICE_X13Y48.B1      net (fanout=25)       2.396   M_row_q[48]_M_row_q[48]_AND_1292_o8
    SLICE_X13Y48.B       Tilo                  0.259   Mmux_M_row_d3874
                                                       _n2697<0>1_1
    SLICE_X21Y21.A1      net (fanout=22)       4.783   _n2697<0>1
    SLICE_X21Y21.A       Tilo                  0.259   Mmux_M_row_d3512
                                                       _n4037311
    SLICE_X21Y21.B6      net (fanout=1)        0.143   _n403731
    SLICE_X21Y21.B       Tilo                  0.259   Mmux_M_row_d3512
                                                       Mmux_M_row_d3607
    SLICE_X20Y21.A2      net (fanout=2)        0.519   Mmux_M_row_d3606
    SLICE_X20Y21.A       Tilo                  0.254   M_edge_detector_up_out_mmx_out79
                                                       Mmux_M_row_d36015_SW0
    SLICE_X23Y27.C1      net (fanout=1)        1.244   N285
    SLICE_X23Y27.CLK     Tas                   0.373   M_row_q[45]
                                                       Mmux_M_row_d36016
                                                       M_row_q_45
    -------------------------------------------------  ---------------------------
    Total                                     18.897ns (3.165ns logic, 15.732ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  0.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_2_3 (FF)
  Destination:          M_row_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.913ns (Levels of Logic = 11)
  Clock Path Skew:      -0.059ns (0.685 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_2_3 to M_row_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.BQ       Tcko                  0.476   M_pos_q_2_1
                                                       position/M_pos_q_2_3
    SLICE_X4Y40.A2       net (fanout=16)       1.744   M_pos_q_2_3
    SLICE_X4Y40.AMUX     Topaa                 0.456   Mmult_n2001_Madd1_cy[4]
                                                       Mmult_n2001_Madd1_lut<1>
                                                       Mmult_n2001_Madd1_cy<4>
    SLICE_X6Y38.B1       net (fanout=15)       1.836   n2001[1]
    SLICE_X6Y38.B        Tilo                  0.235   N1272
                                                       Madd_n2002_Madd_xor<2>11
    SLICE_X6Y42.A2       net (fanout=8)        0.977   n2002<2>1
    SLICE_X6Y42.A        Tilo                  0.235   M_pos_q_5_4
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o6
    SLICE_X2Y42.A4       net (fanout=1)        1.188   M_row_q[48]_M_row_q[48]_AND_1290_o6
    SLICE_X2Y42.A        Tilo                  0.235   N1201
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o9
    SLICE_X7Y32.A5       net (fanout=10)       1.306   M_row_q[48]_M_row_q[48]_AND_1290_o9
    SLICE_X7Y32.A        Tilo                  0.259   M_edge_detector_up_out212
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o25_1
    SLICE_X16Y22.C3      net (fanout=8)        2.585   M_row_q[48]_M_row_q[48]_AND_1290_o25
    SLICE_X16Y22.C       Tilo                  0.255   N1309
                                                       M_edge_detector_up_out2321
    SLICE_X14Y22.A1      net (fanout=5)        0.756   M_edge_detector_up_out232
    SLICE_X14Y22.A       Tilo                  0.235   Mmux_M_row_d455
                                                       M_edge_detector_up_out451
    SLICE_X14Y22.B6      net (fanout=4)        0.155   M_edge_detector_up_out_mmx_out5
    SLICE_X14Y22.B       Tilo                  0.235   Mmux_M_row_d455
                                                       M_edge_detector_left_out1361
    SLICE_X15Y35.B5      net (fanout=5)        1.205   M_edge_detector_left_out_mmx_out9
    SLICE_X15Y35.B       Tilo                  0.259   N1181
                                                       Mmux_M_row_d4514_SW1
    SLICE_X14Y25.A2      net (fanout=1)        2.436   N1306
    SLICE_X14Y25.A       Tilo                  0.235   Mmux_M_row_d4511
                                                       Mmux_M_row_d4515
    SLICE_X19Y20.D1      net (fanout=1)        1.237   Mmux_M_row_d4514
    SLICE_X19Y20.CLK     Tas                   0.373   M_row_q[13]
                                                       Mmux_M_row_d4517
                                                       M_row_q_13
    -------------------------------------------------  ---------------------------
    Total                                     18.913ns (3.488ns logic, 15.425ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_3_1 (FF)
  Destination:          M_row_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.907ns (Levels of Logic = 11)
  Clock Path Skew:      -0.059ns (0.685 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_3_1 to M_row_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.CMUX     Tshcko                0.518   M_pos_q_3_4
                                                       position/M_pos_q_3_1
    SLICE_X5Y38.D1       net (fanout=12)       1.504   M_pos_q_3_1
    SLICE_X5Y38.D        Tilo                  0.259   Madd_n1997_Madd_lut<0>1
                                                       Madd_n1997_Madd_lut<0>1_1
    SLICE_X9Y43.A3       net (fanout=20)       1.796   Madd_n1997_Madd_lut<0>1
    SLICE_X9Y43.A        Tilo                  0.259   Sh15392
                                                       Madd_n2035_Madd_cy<1>1
    SLICE_X9Y43.B5       net (fanout=5)        0.454   Madd_n2035_Madd_cy[1]
    SLICE_X9Y43.B        Tilo                  0.259   Sh15392
                                                       Madd_n2048_Madd_xor<3>11_1
    SLICE_X9Y38.C2       net (fanout=4)        2.012   Madd_n2048_Madd_xor<3>11
    SLICE_X9Y38.C        Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1293_o13
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o13_SW1
    SLICE_X9Y38.D5       net (fanout=1)        0.234   N264
    SLICE_X9Y38.D        Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1293_o13
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o13
    SLICE_X16Y32.A6      net (fanout=9)        1.784   M_row_q[48]_M_row_q[48]_AND_1293_o13
    SLICE_X16Y32.A       Tilo                  0.254   Mmux_M_row_d4151
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o16_1
    SLICE_X12Y22.A2      net (fanout=25)       2.075   M_row_q[48]_M_row_q[48]_AND_1293_o16
    SLICE_X12Y22.A       Tilo                  0.254   Mmux_M_row_d453
                                                       _n420011_SW1
    SLICE_X14Y22.B1      net (fanout=1)        0.747   N1156
    SLICE_X14Y22.B       Tilo                  0.235   Mmux_M_row_d455
                                                       M_edge_detector_left_out1361
    SLICE_X15Y35.B5      net (fanout=5)        1.205   M_edge_detector_left_out_mmx_out9
    SLICE_X15Y35.B       Tilo                  0.259   N1181
                                                       Mmux_M_row_d4514_SW1
    SLICE_X14Y25.A2      net (fanout=1)        2.436   N1306
    SLICE_X14Y25.A       Tilo                  0.235   Mmux_M_row_d4511
                                                       Mmux_M_row_d4515
    SLICE_X19Y20.D1      net (fanout=1)        1.237   Mmux_M_row_d4514
    SLICE_X19Y20.CLK     Tas                   0.373   M_row_q[13]
                                                       Mmux_M_row_d4517
                                                       M_row_q_13
    -------------------------------------------------  ---------------------------
    Total                                     18.907ns (3.423ns logic, 15.484ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  1.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_3_1 (FF)
  Destination:          M_row_q_45 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.902ns (Levels of Logic = 11)
  Clock Path Skew:      -0.054ns (0.690 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_3_1 to M_row_q_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.CMUX     Tshcko                0.518   M_pos_q_3_4
                                                       position/M_pos_q_3_1
    SLICE_X7Y41.A2       net (fanout=12)       1.048   M_pos_q_3_1
    SLICE_X7Y41.A        Tilo                  0.259   M_pos_q_3_4
                                                       position/Mmux_row11
    SLICE_X7Y38.C2       net (fanout=55)       1.819   M_position_row[0]
    SLICE_X7Y38.C        Tilo                  0.259   N742
                                                       Sh123611
    SLICE_X5Y42.B4       net (fanout=4)        0.829   Sh12361
    SLICE_X5Y42.B        Tilo                  0.259   Sh12121
                                                       Sh18181
    SLICE_X8Y42.B6       net (fanout=2)        0.693   Sh1818
    SLICE_X8Y42.B        Tilo                  0.254   Madd_n2035_Madd_xor<3>11
                                                       M_row_q[48]_M_row_q[48]_AND_1292_o6_SW0
    SLICE_X8Y42.A3       net (fanout=1)        0.484   N170
    SLICE_X8Y42.A        Tilo                  0.254   Madd_n2035_Madd_xor<3>11
                                                       M_row_q[48]_M_row_q[48]_AND_1292_o6
    SLICE_X9Y34.C3       net (fanout=2)        1.478   M_row_q[48]_M_row_q[48]_AND_1292_o6
    SLICE_X9Y34.C        Tilo                  0.259   _n428232
                                                       M_row_q[48]_M_row_q[48]_AND_1292_o8
    SLICE_X13Y48.B1      net (fanout=25)       2.396   M_row_q[48]_M_row_q[48]_AND_1292_o8
    SLICE_X13Y48.B       Tilo                  0.259   Mmux_M_row_d3874
                                                       _n2697<0>1_1
    SLICE_X21Y21.A1      net (fanout=22)       4.783   _n2697<0>1
    SLICE_X21Y21.A       Tilo                  0.259   Mmux_M_row_d3512
                                                       _n4037311
    SLICE_X21Y21.B6      net (fanout=1)        0.143   _n403731
    SLICE_X21Y21.B       Tilo                  0.259   Mmux_M_row_d3512
                                                       Mmux_M_row_d3607
    SLICE_X20Y21.A2      net (fanout=2)        0.519   Mmux_M_row_d3606
    SLICE_X20Y21.A       Tilo                  0.254   M_edge_detector_up_out_mmx_out79
                                                       Mmux_M_row_d36015_SW0
    SLICE_X23Y27.C1      net (fanout=1)        1.244   N285
    SLICE_X23Y27.CLK     Tas                   0.373   M_row_q[45]
                                                       Mmux_M_row_d36016
                                                       M_row_q_45
    -------------------------------------------------  ---------------------------
    Total                                     18.902ns (3.466ns logic, 15.436ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  1.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_3_1 (FF)
  Destination:          M_row_q_40 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.897ns (Levels of Logic = 10)
  Clock Path Skew:      -0.059ns (0.685 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_3_1 to M_row_q_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.CMUX     Tshcko                0.518   M_pos_q_3_4
                                                       position/M_pos_q_3_1
    SLICE_X7Y41.A2       net (fanout=12)       1.048   M_pos_q_3_1
    SLICE_X7Y41.A        Tilo                  0.259   M_pos_q_3_4
                                                       position/Mmux_row11
    SLICE_X6Y45.C3       net (fanout=55)       1.417   M_position_row[0]
    SLICE_X6Y45.C        Tilo                  0.235   Sh12161
                                                       Sh121611
    SLICE_X6Y39.D5       net (fanout=4)        1.492   Sh12161
    SLICE_X6Y39.CMUX     Topdc                 0.402   Sh12242
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o13_F
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o13
    SLICE_X4Y36.B1       net (fanout=1)        1.741   M_row_q[48]_M_row_q[48]_AND_1290_o13
    SLICE_X4Y36.B        Tilo                  0.254   M_row_q[48]_M_row_q[48]_AND_1290_o18
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o18
    SLICE_X15Y44.A4      net (fanout=10)       2.649   M_row_q[48]_M_row_q[48]_AND_1290_o18
    SLICE_X15Y44.A       Tilo                  0.259   M_edge_detector_up_out_mmx_out54
                                                       M_edge_detector_up_out42111
    SLICE_X15Y18.A4      net (fanout=11)       3.170   M_edge_detector_up_out4211
    SLICE_X15Y18.A       Tilo                  0.259   _n406232
                                                       M_edge_detector_up_out631
    SLICE_X15Y18.B5      net (fanout=4)        0.455   M_edge_detector_up_out_mmx_out66
    SLICE_X15Y18.B       Tilo                  0.259   _n406232
                                                       _n40623
    SLICE_X14Y20.B1      net (fanout=1)        1.097   _n4062_mmx_out3
    SLICE_X14Y20.B       Tilo                  0.235   Mmux_M_row_d3155
                                                       Mmux_M_row_d3156
    SLICE_X16Y18.C5      net (fanout=2)        1.318   Mmux_M_row_d3155
    SLICE_X16Y18.CMUX    Tilo                  0.430   Mmux_M_row_d3154
                                                       Mmux_M_row_d31516_SW0_G
                                                       Mmux_M_row_d31516_SW0
    SLICE_X18Y20.B1      net (fanout=1)        1.051   N890
    SLICE_X18Y20.CLK     Tas                   0.349   M_row_q[41]
                                                       Mmux_M_row_d31517
                                                       M_row_q_40
    -------------------------------------------------  ---------------------------
    Total                                     18.897ns (3.459ns logic, 15.438ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  1.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_2_1 (FF)
  Destination:          M_row_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.006ns (Levels of Logic = 8)
  Clock Path Skew:      0.050ns (0.701 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_2_1 to M_row_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.DQ       Tcko                  0.476   M_pos_q_2_1
                                                       position/M_pos_q_2_1
    SLICE_X2Y41.A1       net (fanout=8)        1.598   M_pos_q_2_1
    SLICE_X2Y41.A        Tilo                  0.235   Sh12522
                                                       position/Mmux_column21
    SLICE_X17Y35.C1      net (fanout=143)      2.822   M_position_column[1]
    SLICE_X17Y35.C       Tilo                  0.259   _n28736
                                                       M_position_row[2]_M_position_column[2]_AND_1237_o1
    SLICE_X23Y37.B3      net (fanout=23)       1.472   M_position_row[2]_M_position_column[2]_AND_1237_o
    SLICE_X23Y37.B       Tilo                  0.259   N1243
                                                       Mmux_M_row_d10611
    SLICE_X23Y28.C1      net (fanout=111)      1.935   Mmux_M_row_d1061
    SLICE_X23Y28.C       Tilo                  0.259   Mmux_M_row_d1173
                                                       Mmux_M_row_d1173_SW0
    SLICE_X23Y28.D5      net (fanout=1)        0.234   N142
    SLICE_X23Y28.D       Tilo                  0.259   Mmux_M_row_d1173
                                                       Mmux_M_row_d1173
    SLICE_X3Y46.B4       net (fanout=32)       5.979   Mmux_M_row_d1173
    SLICE_X3Y46.B        Tilo                  0.259   N138
                                                       Mmux_M_row_d3062
    SLICE_X1Y49.B2       net (fanout=1)        1.178   Mmux_M_row_d3061
    SLICE_X1Y49.B        Tilo                  0.259   Mmux_M_row_d3064
                                                       Mmux_M_row_d3064
    SLICE_X0Y52.C3       net (fanout=1)        1.184   Mmux_M_row_d3063
    SLICE_X0Y52.CLK      Tas                   0.339   M_row_q[3]
                                                       Mmux_M_row_d30616
                                                       M_row_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.006ns (2.604ns logic, 16.402ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack:                  1.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_5_1 (FF)
  Destination:          M_row_q_40 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.891ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_5_1 to M_row_q_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.AQ       Tcko                  0.476   M_pos_q_5_4
                                                       position/M_pos_q_5_1
    SLICE_X7Y41.A1       net (fanout=18)       1.223   M_pos_q_5_1
    SLICE_X7Y41.A        Tilo                  0.259   M_pos_q_3_4
                                                       position/Mmux_row11
    SLICE_X5Y42.D3       net (fanout=55)       1.887   M_position_row[0]
    SLICE_X5Y42.D        Tilo                  0.259   Sh12121
                                                       Sh121211
    SLICE_X4Y38.D1       net (fanout=4)        1.232   Sh12121
    SLICE_X4Y38.CMUX     Topdc                 0.456   N1475
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o11_F
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o11
    SLICE_X4Y36.B2       net (fanout=1)        1.314   M_row_q[48]_M_row_q[48]_AND_1290_o11
    SLICE_X4Y36.B        Tilo                  0.254   M_row_q[48]_M_row_q[48]_AND_1290_o18
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o18
    SLICE_X15Y44.A4      net (fanout=10)       2.649   M_row_q[48]_M_row_q[48]_AND_1290_o18
    SLICE_X15Y44.A       Tilo                  0.259   M_edge_detector_up_out_mmx_out54
                                                       M_edge_detector_up_out42111
    SLICE_X15Y18.A4      net (fanout=11)       3.170   M_edge_detector_up_out4211
    SLICE_X15Y18.A       Tilo                  0.259   _n406232
                                                       M_edge_detector_up_out631
    SLICE_X15Y18.B5      net (fanout=4)        0.455   M_edge_detector_up_out_mmx_out66
    SLICE_X15Y18.B       Tilo                  0.259   _n406232
                                                       _n40623
    SLICE_X14Y20.B1      net (fanout=1)        1.097   _n4062_mmx_out3
    SLICE_X14Y20.B       Tilo                  0.235   Mmux_M_row_d3155
                                                       Mmux_M_row_d3156
    SLICE_X16Y18.C5      net (fanout=2)        1.318   Mmux_M_row_d3155
    SLICE_X16Y18.CMUX    Tilo                  0.430   Mmux_M_row_d3154
                                                       Mmux_M_row_d31516_SW0_G
                                                       Mmux_M_row_d31516_SW0
    SLICE_X18Y20.B1      net (fanout=1)        1.051   N890
    SLICE_X18Y20.CLK     Tas                   0.349   M_row_q[41]
                                                       Mmux_M_row_d31517
                                                       M_row_q_40
    -------------------------------------------------  ---------------------------
    Total                                     18.891ns (3.495ns logic, 15.396ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  1.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_0_2 (FF)
  Destination:          M_row_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.889ns (Levels of Logic = 12)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_0_2 to M_row_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.BQ       Tcko                  0.476   M_pos_q_5_4
                                                       position/M_pos_q_0_2
    SLICE_X7Y40.A3       net (fanout=13)       0.811   M_pos_q_0_2
    SLICE_X7Y40.A        Tilo                  0.259   _n5021<5>1
                                                       Maddsub_BUS_0293_PWR_1_o_MuLt_1677_OUT1_Madd_01
    SLICE_X0Y38.AX       net (fanout=5)        0.896   Maddsub_BUS_0293_PWR_1_o_MuLt_1677_OUT1_Madd_0
    SLICE_X0Y38.CMUX     Taxc                  0.391   Mmult_n2005_Madd1_cy[4]
                                                       Mmult_n2005_Madd1_cy<4>
    SLICE_X8Y35.B2       net (fanout=4)        1.882   Madd_n2006_Madd_lut[3]
    SLICE_X8Y35.B        Tilo                  0.254   _n3767<5>1
                                                       Madd_n2006_Madd_cy<3>11
    SLICE_X4Y37.D4       net (fanout=16)       1.104   Madd_n2006_Madd_cy[3]
    SLICE_X4Y37.D        Tilo                  0.254   N870
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o19_SW1
    SLICE_X5Y36.A6       net (fanout=1)        0.889   N870
    SLICE_X5Y36.A        Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1290_o21
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o24
    SLICE_X7Y32.A1       net (fanout=10)       1.189   M_row_q[48]_M_row_q[48]_AND_1290_o24
    SLICE_X7Y32.A        Tilo                  0.259   M_edge_detector_up_out212
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o25_1
    SLICE_X16Y22.C3      net (fanout=8)        2.585   M_row_q[48]_M_row_q[48]_AND_1290_o25
    SLICE_X16Y22.C       Tilo                  0.255   N1309
                                                       M_edge_detector_up_out2321
    SLICE_X14Y22.A1      net (fanout=5)        0.756   M_edge_detector_up_out232
    SLICE_X14Y22.A       Tilo                  0.235   Mmux_M_row_d455
                                                       M_edge_detector_up_out451
    SLICE_X14Y22.B6      net (fanout=4)        0.155   M_edge_detector_up_out_mmx_out5
    SLICE_X14Y22.B       Tilo                  0.235   Mmux_M_row_d455
                                                       M_edge_detector_left_out1361
    SLICE_X15Y35.B5      net (fanout=5)        1.205   M_edge_detector_left_out_mmx_out9
    SLICE_X15Y35.B       Tilo                  0.259   N1181
                                                       Mmux_M_row_d4514_SW1
    SLICE_X14Y25.A2      net (fanout=1)        2.436   N1306
    SLICE_X14Y25.A       Tilo                  0.235   Mmux_M_row_d4511
                                                       Mmux_M_row_d4515
    SLICE_X19Y20.D1      net (fanout=1)        1.237   Mmux_M_row_d4514
    SLICE_X19Y20.CLK     Tas                   0.373   M_row_q[13]
                                                       Mmux_M_row_d4517
                                                       M_row_q_13
    -------------------------------------------------  ---------------------------
    Total                                     18.889ns (3.744ns logic, 15.145ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  1.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_3_2 (FF)
  Destination:          M_row_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.890ns (Levels of Logic = 12)
  Clock Path Skew:      -0.059ns (0.685 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_3_2 to M_row_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.BQ       Tcko                  0.430   M_pos_q_4_4
                                                       position/M_pos_q_3_2
    SLICE_X7Y42.A2       net (fanout=20)       1.306   M_pos_q_3_2
    SLICE_X7Y42.A        Tilo                  0.259   M_pos_q_1_4
                                                       GND_1_o_GND_1_o_sub_1632_OUT<3>1
    SLICE_X6Y43.DX       net (fanout=1)        1.192   GND_1_o_GND_1_o_sub_1632_OUT[3]
    SLICE_X6Y43.COUT     Tdxcy                 0.121   Mmult_n1995_Madd1_cy[4]
                                                       Mmult_n1995_Madd1_cy<4>
    SLICE_X6Y44.CIN      net (fanout=1)        0.003   Mmult_n1995_Madd1_cy[4]
    SLICE_X6Y44.AMUX     Tcina                 0.210   Madd_n1997_Madd_lut[5]
                                                       Mmult_n1995_Madd1_xor<5>
    SLICE_X8Y41.B1       net (fanout=57)       1.681   Madd_n1997_Madd_lut[5]
    SLICE_X8Y41.B        Tilo                  0.254   N1266
                                                       Madd_n2045_Madd_xor<5>11_1
    SLICE_X8Y40.D2       net (fanout=4)        0.776   Madd_n2045_Madd_xor<5>11
    SLICE_X8Y40.D        Tilo                  0.254   M_row_q[48]_M_row_q[48]_AND_1293_o3
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o3
    SLICE_X11Y41.A5      net (fanout=1)        0.592   M_row_q[48]_M_row_q[48]_AND_1293_o3
    SLICE_X11Y41.A       Tilo                  0.259   Mmux_M_row_d3972
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o5
    SLICE_X16Y32.A4      net (fanout=9)        2.243   M_row_q[48]_M_row_q[48]_AND_1293_o5
    SLICE_X16Y32.A       Tilo                  0.254   Mmux_M_row_d4151
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o16_1
    SLICE_X12Y22.A2      net (fanout=25)       2.075   M_row_q[48]_M_row_q[48]_AND_1293_o16
    SLICE_X12Y22.A       Tilo                  0.254   Mmux_M_row_d453
                                                       _n420011_SW1
    SLICE_X14Y22.B1      net (fanout=1)        0.747   N1156
    SLICE_X14Y22.B       Tilo                  0.235   Mmux_M_row_d455
                                                       M_edge_detector_left_out1361
    SLICE_X15Y35.B5      net (fanout=5)        1.205   M_edge_detector_left_out_mmx_out9
    SLICE_X15Y35.B       Tilo                  0.259   N1181
                                                       Mmux_M_row_d4514_SW1
    SLICE_X14Y25.A2      net (fanout=1)        2.436   N1306
    SLICE_X14Y25.A       Tilo                  0.235   Mmux_M_row_d4511
                                                       Mmux_M_row_d4515
    SLICE_X19Y20.D1      net (fanout=1)        1.237   Mmux_M_row_d4514
    SLICE_X19Y20.CLK     Tas                   0.373   M_row_q[13]
                                                       Mmux_M_row_d4517
                                                       M_row_q_13
    -------------------------------------------------  ---------------------------
    Total                                     18.890ns (3.397ns logic, 15.493ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  1.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_0_2 (FF)
  Destination:          M_row_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.878ns (Levels of Logic = 12)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_0_2 to M_row_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.BQ       Tcko                  0.476   M_pos_q_5_4
                                                       position/M_pos_q_0_2
    SLICE_X7Y40.A3       net (fanout=13)       0.811   M_pos_q_0_2
    SLICE_X7Y40.A        Tilo                  0.259   _n5021<5>1
                                                       Maddsub_BUS_0293_PWR_1_o_MuLt_1677_OUT1_Madd_01
    SLICE_X0Y38.BX       net (fanout=5)        0.900   Maddsub_BUS_0293_PWR_1_o_MuLt_1677_OUT1_Madd_0
    SLICE_X0Y38.CMUX     Taxc                  0.376   Mmult_n2005_Madd1_cy[4]
                                                       Mmult_n2005_Madd1_cy<4>
    SLICE_X8Y35.B2       net (fanout=4)        1.882   Madd_n2006_Madd_lut[3]
    SLICE_X8Y35.B        Tilo                  0.254   _n3767<5>1
                                                       Madd_n2006_Madd_cy<3>11
    SLICE_X4Y37.D4       net (fanout=16)       1.104   Madd_n2006_Madd_cy[3]
    SLICE_X4Y37.D        Tilo                  0.254   N870
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o19_SW1
    SLICE_X5Y36.A6       net (fanout=1)        0.889   N870
    SLICE_X5Y36.A        Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1290_o21
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o24
    SLICE_X7Y32.A1       net (fanout=10)       1.189   M_row_q[48]_M_row_q[48]_AND_1290_o24
    SLICE_X7Y32.A        Tilo                  0.259   M_edge_detector_up_out212
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o25_1
    SLICE_X16Y22.C3      net (fanout=8)        2.585   M_row_q[48]_M_row_q[48]_AND_1290_o25
    SLICE_X16Y22.C       Tilo                  0.255   N1309
                                                       M_edge_detector_up_out2321
    SLICE_X14Y22.A1      net (fanout=5)        0.756   M_edge_detector_up_out232
    SLICE_X14Y22.A       Tilo                  0.235   Mmux_M_row_d455
                                                       M_edge_detector_up_out451
    SLICE_X14Y22.B6      net (fanout=4)        0.155   M_edge_detector_up_out_mmx_out5
    SLICE_X14Y22.B       Tilo                  0.235   Mmux_M_row_d455
                                                       M_edge_detector_left_out1361
    SLICE_X15Y35.B5      net (fanout=5)        1.205   M_edge_detector_left_out_mmx_out9
    SLICE_X15Y35.B       Tilo                  0.259   N1181
                                                       Mmux_M_row_d4514_SW1
    SLICE_X14Y25.A2      net (fanout=1)        2.436   N1306
    SLICE_X14Y25.A       Tilo                  0.235   Mmux_M_row_d4511
                                                       Mmux_M_row_d4515
    SLICE_X19Y20.D1      net (fanout=1)        1.237   Mmux_M_row_d4514
    SLICE_X19Y20.CLK     Tas                   0.373   M_row_q[13]
                                                       Mmux_M_row_d4517
                                                       M_row_q_13
    -------------------------------------------------  ---------------------------
    Total                                     18.878ns (3.729ns logic, 15.149ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  1.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_3_1 (FF)
  Destination:          M_row_q_41 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.876ns (Levels of Logic = 9)
  Clock Path Skew:      -0.059ns (0.685 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_3_1 to M_row_q_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.CMUX     Tshcko                0.518   M_pos_q_3_4
                                                       position/M_pos_q_3_1
    SLICE_X7Y43.B2       net (fanout=12)       1.868   M_pos_q_3_1
    SLICE_X7Y43.B        Tilo                  0.259   Sh15231
                                                       Madd_n2002_Madd_lut<0>1
    SLICE_X9Y35.D2       net (fanout=80)       1.638   Madd_n2002_Madd_lut[0]
    SLICE_X9Y35.D        Tilo                  0.259   Sh15032
                                                       Sh150321
    SLICE_X11Y41.B3      net (fanout=4)        1.840   Sh15032
    SLICE_X11Y41.B       Tilo                  0.259   Mmux_M_row_d3972
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o4
    SLICE_X11Y41.A3      net (fanout=1)        0.564   M_row_q[48]_M_row_q[48]_AND_1293_o4
    SLICE_X11Y41.A       Tilo                  0.259   Mmux_M_row_d3972
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o5
    SLICE_X14Y35.A2      net (fanout=9)        1.953   M_row_q[48]_M_row_q[48]_AND_1293_o5
    SLICE_X14Y35.A       Tilo                  0.235   Mmux_M_row_d3702
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o16_2
    SLICE_X21Y15.C2      net (fanout=13)       4.636   M_row_q[48]_M_row_q[48]_AND_1293_o161
    SLICE_X21Y15.C       Tilo                  0.259   N808
                                                       Mmux_M_row_d31621
    SLICE_X16Y21.A4      net (fanout=4)        1.134   Mmux_M_row_d3162
    SLICE_X16Y21.A       Tilo                  0.254   Mmux_M_row_d3245
                                                       M_edge_detector_left_out51
    SLICE_X20Y14.A6      net (fanout=3)        1.028   M_edge_detector_left_out_mmx_out102
    SLICE_X20Y14.A       Tilo                  0.254   button_cond_up/M_sync_out_inv
                                                       Mmux_M_row_d32415
    SLICE_X18Y20.C1      net (fanout=1)        1.310   Mmux_M_row_d32414
    SLICE_X18Y20.CLK     Tas                   0.349   M_row_q[41]
                                                       Mmux_M_row_d32417
                                                       M_row_q_41
    -------------------------------------------------  ---------------------------
    Total                                     18.876ns (2.905ns logic, 15.971ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  1.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_0_2 (FF)
  Destination:          M_row_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.872ns (Levels of Logic = 12)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_0_2 to M_row_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.BQ       Tcko                  0.476   M_pos_q_5_4
                                                       position/M_pos_q_0_2
    SLICE_X7Y42.A6       net (fanout=13)       1.242   M_pos_q_0_2
    SLICE_X7Y42.A        Tilo                  0.259   M_pos_q_1_4
                                                       GND_1_o_GND_1_o_sub_1632_OUT<3>1
    SLICE_X6Y43.DX       net (fanout=1)        1.192   GND_1_o_GND_1_o_sub_1632_OUT[3]
    SLICE_X6Y43.COUT     Tdxcy                 0.121   Mmult_n1995_Madd1_cy[4]
                                                       Mmult_n1995_Madd1_cy<4>
    SLICE_X6Y44.CIN      net (fanout=1)        0.003   Mmult_n1995_Madd1_cy[4]
    SLICE_X6Y44.AMUX     Tcina                 0.210   Madd_n1997_Madd_lut[5]
                                                       Mmult_n1995_Madd1_xor<5>
    SLICE_X8Y41.B1       net (fanout=57)       1.681   Madd_n1997_Madd_lut[5]
    SLICE_X8Y41.B        Tilo                  0.254   N1266
                                                       Madd_n2045_Madd_xor<5>11_1
    SLICE_X8Y40.D2       net (fanout=4)        0.776   Madd_n2045_Madd_xor<5>11
    SLICE_X8Y40.D        Tilo                  0.254   M_row_q[48]_M_row_q[48]_AND_1293_o3
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o3
    SLICE_X11Y41.A5      net (fanout=1)        0.592   M_row_q[48]_M_row_q[48]_AND_1293_o3
    SLICE_X11Y41.A       Tilo                  0.259   Mmux_M_row_d3972
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o5
    SLICE_X16Y32.A4      net (fanout=9)        2.243   M_row_q[48]_M_row_q[48]_AND_1293_o5
    SLICE_X16Y32.A       Tilo                  0.254   Mmux_M_row_d4151
                                                       M_row_q[48]_M_row_q[48]_AND_1293_o16_1
    SLICE_X12Y22.A2      net (fanout=25)       2.075   M_row_q[48]_M_row_q[48]_AND_1293_o16
    SLICE_X12Y22.A       Tilo                  0.254   Mmux_M_row_d453
                                                       _n420011_SW1
    SLICE_X14Y22.B1      net (fanout=1)        0.747   N1156
    SLICE_X14Y22.B       Tilo                  0.235   Mmux_M_row_d455
                                                       M_edge_detector_left_out1361
    SLICE_X15Y35.B5      net (fanout=5)        1.205   M_edge_detector_left_out_mmx_out9
    SLICE_X15Y35.B       Tilo                  0.259   N1181
                                                       Mmux_M_row_d4514_SW1
    SLICE_X14Y25.A2      net (fanout=1)        2.436   N1306
    SLICE_X14Y25.A       Tilo                  0.235   Mmux_M_row_d4511
                                                       Mmux_M_row_d4515
    SLICE_X19Y20.D1      net (fanout=1)        1.237   Mmux_M_row_d4514
    SLICE_X19Y20.CLK     Tas                   0.373   M_row_q[13]
                                                       Mmux_M_row_d4517
                                                       M_row_q_13
    -------------------------------------------------  ---------------------------
    Total                                     18.872ns (3.443ns logic, 15.429ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  1.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               position/M_pos_q_5_3 (FF)
  Destination:          M_row_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.870ns (Levels of Logic = 11)
  Clock Path Skew:      -0.061ns (0.685 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: position/M_pos_q_5_3 to M_row_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.CQ       Tcko                  0.476   M_pos_q_5_4
                                                       position/M_pos_q_5_3
    SLICE_X0Y38.C1       net (fanout=16)       1.843   M_pos_q_5_3
    SLICE_X0Y38.CMUX     Topcc                 0.495   Mmult_n2005_Madd1_cy[4]
                                                       Mmult_n2005_Madd1_lut<3>
                                                       Mmult_n2005_Madd1_cy<4>
    SLICE_X8Y35.B2       net (fanout=4)        1.882   Madd_n2006_Madd_lut[3]
    SLICE_X8Y35.B        Tilo                  0.254   _n3767<5>1
                                                       Madd_n2006_Madd_cy<3>11
    SLICE_X4Y37.D4       net (fanout=16)       1.104   Madd_n2006_Madd_cy[3]
    SLICE_X4Y37.D        Tilo                  0.254   N870
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o19_SW1
    SLICE_X5Y36.A6       net (fanout=1)        0.889   N870
    SLICE_X5Y36.A        Tilo                  0.259   M_row_q[48]_M_row_q[48]_AND_1290_o21
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o24
    SLICE_X7Y32.A1       net (fanout=10)       1.189   M_row_q[48]_M_row_q[48]_AND_1290_o24
    SLICE_X7Y32.A        Tilo                  0.259   M_edge_detector_up_out212
                                                       M_row_q[48]_M_row_q[48]_AND_1290_o25_1
    SLICE_X16Y22.C3      net (fanout=8)        2.585   M_row_q[48]_M_row_q[48]_AND_1290_o25
    SLICE_X16Y22.C       Tilo                  0.255   N1309
                                                       M_edge_detector_up_out2321
    SLICE_X14Y22.A1      net (fanout=5)        0.756   M_edge_detector_up_out232
    SLICE_X14Y22.A       Tilo                  0.235   Mmux_M_row_d455
                                                       M_edge_detector_up_out451
    SLICE_X14Y22.B6      net (fanout=4)        0.155   M_edge_detector_up_out_mmx_out5
    SLICE_X14Y22.B       Tilo                  0.235   Mmux_M_row_d455
                                                       M_edge_detector_left_out1361
    SLICE_X15Y35.B5      net (fanout=5)        1.205   M_edge_detector_left_out_mmx_out9
    SLICE_X15Y35.B       Tilo                  0.259   N1181
                                                       Mmux_M_row_d4514_SW1
    SLICE_X14Y25.A2      net (fanout=1)        2.436   N1306
    SLICE_X14Y25.A       Tilo                  0.235   Mmux_M_row_d4511
                                                       Mmux_M_row_d4515
    SLICE_X19Y20.D1      net (fanout=1)        1.237   Mmux_M_row_d4514
    SLICE_X19Y20.CLK     Tas                   0.373   M_row_q[13]
                                                       Mmux_M_row_d4517
                                                       M_row_q_13
    -------------------------------------------------  ---------------------------
    Total                                     18.870ns (3.589ns logic, 15.281ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_left/M_sync_out/CLK
  Logical resource: button_cond_select/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_left/M_sync_out/CLK
  Logical resource: button_cond_down/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_left/M_sync_out/CLK
  Logical resource: button_cond_up/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_left/M_sync_out/CLK
  Logical resource: button_cond_reset/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_left/M_sync_out/CLK
  Logical resource: button_cond_right/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_left/M_sync_out/CLK
  Logical resource: button_cond_left/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pos_q_2/CLK
  Logical resource: position/M_pos_q_0/CK
  Location pin: SLICE_X8Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pos_q_2/CLK
  Logical resource: position/M_pos_q_2/CK
  Location pin: SLICE_X8Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pos_q_5/CLK
  Logical resource: position/M_pos_q_5/CK
  Location pin: SLICE_X8Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_right/M_ctr_q[3]/CLK
  Logical resource: button_cond_right/M_ctr_q_0/CK
  Location pin: SLICE_X20Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_right/M_ctr_q[3]/CLK
  Logical resource: button_cond_right/M_ctr_q_1/CK
  Location pin: SLICE_X20Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_right/M_ctr_q[3]/CLK
  Logical resource: button_cond_right/M_ctr_q_2/CK
  Location pin: SLICE_X20Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_right/M_ctr_q[3]/CLK
  Logical resource: button_cond_right/M_ctr_q_3/CK
  Location pin: SLICE_X20Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_right/M_ctr_q[7]/CLK
  Logical resource: button_cond_right/M_ctr_q_4/CK
  Location pin: SLICE_X20Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_right/M_ctr_q[7]/CLK
  Logical resource: button_cond_right/M_ctr_q_5/CK
  Location pin: SLICE_X20Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_right/M_ctr_q[7]/CLK
  Logical resource: button_cond_right/M_ctr_q_6/CK
  Location pin: SLICE_X20Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_right/M_ctr_q[7]/CLK
  Logical resource: button_cond_right/M_ctr_q_7/CK
  Location pin: SLICE_X20Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_right/M_ctr_q[11]/CLK
  Logical resource: button_cond_right/M_ctr_q_8/CK
  Location pin: SLICE_X20Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_right/M_ctr_q[11]/CLK
  Logical resource: button_cond_right/M_ctr_q_9/CK
  Location pin: SLICE_X20Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_right/M_ctr_q[11]/CLK
  Logical resource: button_cond_right/M_ctr_q_10/CK
  Location pin: SLICE_X20Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_right/M_ctr_q[11]/CLK
  Logical resource: button_cond_right/M_ctr_q_11/CK
  Location pin: SLICE_X20Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_right/M_ctr_q[15]/CLK
  Logical resource: button_cond_right/M_ctr_q_12/CK
  Location pin: SLICE_X20Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_right/M_ctr_q[15]/CLK
  Logical resource: button_cond_right/M_ctr_q_13/CK
  Location pin: SLICE_X20Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_right/M_ctr_q[15]/CLK
  Logical resource: button_cond_right/M_ctr_q_14/CK
  Location pin: SLICE_X20Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_right/M_ctr_q[15]/CLK
  Logical resource: button_cond_right/M_ctr_q_15/CK
  Location pin: SLICE_X20Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_right/M_ctr_q[19]/CLK
  Logical resource: button_cond_right/M_ctr_q_16/CK
  Location pin: SLICE_X20Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_right/M_ctr_q[19]/CLK
  Logical resource: button_cond_right/M_ctr_q_17/CK
  Location pin: SLICE_X20Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_right/M_ctr_q[19]/CLK
  Logical resource: button_cond_right/M_ctr_q_18/CK
  Location pin: SLICE_X20Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_right/M_ctr_q[19]/CLK
  Logical resource: button_cond_right/M_ctr_q_19/CK
  Location pin: SLICE_X20Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.200|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 23775406 paths, 0 nets, and 15761 connections

Design statistics:
   Minimum period:  19.200ns{1}   (Maximum frequency:  52.083MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 06 13:08:27 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 240 MB



