Return-Path: <devicetree+bounces-314555-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by mail.lfdr.de with LMTP
	id 8SEwHsagOWr3vgcAu9opvQ
	(envelope-from <devicetree+bounces-314555-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Mon, 22 Jun 2026 22:53:26 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from tor.lore.kernel.org (tor.lore.kernel.org [IPv6:2600:3c04:e001:36c::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id DCE356B25E4
	for <lists+devicetree@lfdr.de>; Mon, 22 Jun 2026 22:53:25 +0200 (CEST)
Authentication-Results: mail.lfdr.de;
	dkim=pass header.d=Nvidia.com header.s=selector2 header.b=oT1Mcpvk;
	spf=pass (mail.lfdr.de: domain of "devicetree+bounces-314555-lists+devicetree=lfdr.de@vger.kernel.org" designates 2600:3c04:e001:36c::12fc:5321 as permitted sender) smtp.mailfrom="devicetree+bounces-314555-lists+devicetree=lfdr.de@vger.kernel.org";
	dmarc=pass (policy=reject) header.from=nvidia.com;
	arc=reject ("cv is fail on i=2")
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by tor.lore.kernel.org (Postfix) with ESMTP id E0D1B303E8EA
	for <lists+devicetree@lfdr.de>; Mon, 22 Jun 2026 20:53:24 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id E91C4364E85;
	Mon, 22 Jun 2026 20:53:22 +0000 (UTC)
X-Original-To: devicetree@vger.kernel.org
Received: from SJ2PR03CU001.outbound.protection.outlook.com (mail-westusazon11012020.outbound.protection.outlook.com [52.101.43.20])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id B7480364943;
	Mon, 22 Jun 2026 20:53:21 +0000 (UTC)
ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1782161602; cv=fail; b=X7frkjnE0mc/P3MWHanMQPfyqXnfWSZwLi759asPRLQHAoNgH3aNPUamMwlEko3xvouV3nkNzRPma2Tt1bnwRTZco9m4ComtId8przTM/ogFsIOcjG4KQX0J2Ld0jVGB+IP/m0vHebHnyXAmzaynpvUSOKeRCmt2ObHAbi+DRTk=
ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1782161602; c=relaxed/simple;
	bh=ihdQISteAhMw8OHVx9SRcQ6m7XViU2obo5btfIAzKfo=;
	h=Date:From:To:CC:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=MR5DPKruG6nKtkLk7Cqt/Qxtipak0zBXPOQtovipG0W/VDTx+PobX/7EzG6E8+Mpjl/qTIf6W4Di8EIucxNM65Ji79WfLXkLnPebCx/uHI29mMYf8XeyMaKAzScy/Bs8XiCCAvHOhuw9I6COSoXh99Bp/0HHm2wY2m23w/SY4p4=
ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=oT1Mcpvk; arc=fail smtp.client-ip=52.101.43.20
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=Lq5lIXk9Vb2boEYWmRO17HCPNJQkm02hKYrXp2fqNc9m/fD4OS721BEwYXsJ4BrNM9XZlq9IHO6/7+7dbZCU3yHV3zfhHOZmQmaJqhFl8yUZaMakTULYWrngMdctLGzWdhrcj7yEOG7WssTrILDw2q9bsjmRwSrocv6ykerzXIujKxBDoz/y2/fMPQFejt0RV1aTyBRhXdGAKOiHsIxV2Ort6rkx87RszyF4YjdJMI+yA5LZbqobNXiC427/7IgbMemk7YAdVKzjn7W9oxCzWszZpkQRnew3viLT/Kinhlg0mztbRRn3QJAKzdZydHaQFAKVOJaguE0weB/5laFfsA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=kkP/+vje+t/8D8XrwWE0R3ArA2HwQUf90ZaUTMgl7fk=;
 b=kXvIeL088dnikkq8nCazfNS/tJfLx5OQWTPGk9JLzU3Wo9UATgOP4wD2O09iVVP/dYRHC1PAjB+kETkSHGrk93WBdLYqR4wEGyFHRguklamvYLFFzPc9hMgLLz/SLM/y+mDI+Iv1BImlKVFcXDSED9669uYGiyInAN6sn2DEplRTT7c5MiAUmH9tXQw9bL+KZzRb5oV8WKbp+lvxJyfSlDcwf3ec2REqTFnkti5k8HN2/ZRycypNDDT6zn73AuAz15VaMmkkNXt9P8Mo6X4PhWPe3VzPvkvvwcMlUXqfu+L4MmfyvUX2tecGiXanxzVj1nPVsbs5b8bfwk09FQsO+A==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is
 216.228.118.233) smtp.rcpttodomain=8bytes.org smtp.mailfrom=nvidia.com;
 dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;
 dkim=none (message not signed); arc=none (0)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;
 s=selector2;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=kkP/+vje+t/8D8XrwWE0R3ArA2HwQUf90ZaUTMgl7fk=;
 b=oT1McpvkG8qMU3bbQM+xpww35fkkTN0y5o8dDkj3JWBQMG0NHW9DCkzQV5NguqoO1UDbqBo67KK2mVjXZYJcyFHNu5tMovVLgI+j8XirawI272nn2bwUiCncRStvQvGBb7hUAjJVSEnTO2L70f0C/Lpj017BTKA1x3641oPNJoK1yYuiqDGYtbB2/UCRZLoOokg9AJSptXbXw68ozXHHy0RGCpu6R4fo+U+X3XZnt0bX9K70zU1Y+y3Mlzhv5cQEL1JRNaFtJ/bHzi9uXp6l+8zsJtUHGp/VeoPVCFHA12+cDEVWx5eFzlkLo4gPiD89ma7DRjyUTEPPcFOweyY1mw==
Received: from SJ0PR03CA0034.namprd03.prod.outlook.com (2603:10b6:a03:33e::9)
 by LV3PR12MB9233.namprd12.prod.outlook.com (2603:10b6:408:194::15) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.139.11; Mon, 22 Jun
 2026 20:53:17 +0000
Received: from MWH0EPF000C6191.namprd02.prod.outlook.com
 (2603:10b6:a03:33e:cafe::18) by SJ0PR03CA0034.outlook.office365.com
 (2603:10b6:a03:33e::9) with Microsoft SMTP Server (version=TLS1_3,
 cipher=TLS_AES_256_GCM_SHA384) id 15.21.139.20 via Frontend Transport; Mon,
 22 Jun 2026 20:53:17 +0000
X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.118.233)
 smtp.mailfrom=nvidia.com; dkim=none (message not signed)
 header.d=none;dmarc=pass action=none header.from=nvidia.com;
Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates
 216.228.118.233 as permitted sender) receiver=protection.outlook.com;
 client-ip=216.228.118.233; helo=mail.nvidia.com; pr=C
Received: from mail.nvidia.com (216.228.118.233) by
 MWH0EPF000C6191.mail.protection.outlook.com (10.167.249.106) with Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.21.139.8 via Frontend Transport; Mon, 22 Jun 2026 20:53:17 +0000
Received: from drhqmail202.nvidia.com (10.126.190.181) by mail.nvidia.com
 (10.127.129.6) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 22 Jun
 2026 13:53:00 -0700
Received: from drhqmail201.nvidia.com (10.126.190.180) by
 drhqmail202.nvidia.com (10.126.190.181) with Microsoft SMTP Server
 (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.2.2562.20; Mon, 22 Jun 2026 13:53:00 -0700
Received: from nvidia.com (10.127.8.9) by mail.nvidia.com (10.126.190.180)
 with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20 via Frontend
 Transport; Mon, 22 Jun 2026 13:52:57 -0700
Date: Mon, 22 Jun 2026 13:52:56 -0700
From: Nicolin Chen <nicolinc@nvidia.com>
To: Ashish Mhetre <amhetre@nvidia.com>
CC: <joro@8bytes.org>, <will@kernel.org>, <robin.murphy@arm.com>,
	<robh@kernel.org>, <krzk+dt@kernel.org>, <conor+dt@kernel.org>,
	<jonathanh@nvidia.com>, <thierry.reding@kernel.org>, <iommu@lists.linux.dev>,
	<devicetree@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
	<linux-kernel@vger.kernel.org>
Subject: Re: [PATCH 1/2] dt-bindings: iommu: Fix interrupt type in example
Message-ID: <ajmgqHcbapz9lPg2@nvidia.com>
References: <20260622065410.2780215-1-amhetre@nvidia.com>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Disposition: inline
In-Reply-To: <20260622065410.2780215-1-amhetre@nvidia.com>
X-NV-OnPremToCloud: ExternallySecured
X-EOPAttributedMessage: 0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: MWH0EPF000C6191:EE_|LV3PR12MB9233:EE_
X-MS-Office365-Filtering-Correlation-Id: d5be43e7-f527-4b8f-5943-08ded0a04916
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam:
	BCL:0;ARA:13230040|82310400026|23010399003|1800799024|36860700016|376014|7416014|18002099003|22082099003|56012099006|6133799003|11063799006;
X-Microsoft-Antispam-Message-Info:
	mXeUrsSELpv1neQAzBIn1ArwuytRaHEl6mctHCP7PkeNgVAsnvP3HBTv0bAJn+38iGxADCemWNqEvd2dRLMrQLNLzoakKRLlUfgAJyRiLlv+wmaTCzlsMSh+3I/6302WTZ7u7jv1TBhLJxIiXg86L8zVb03hV8RhlMfPEEWRpSMxUvO4W7JUoUCJ9HDnZ1Fgz5ByKftvSkgNgN8sfNQA6abvA8nqNVl8nClqUAziqFE93m3rLHNwpj4WhgI+y4iz0WogdXLnu83EHczLgyCGcOJKt3/sZy5XvNAZNvAKghEBr902pTV9eRnw47403dG3Du2614JDnxTo4EbUxzGi0BYia647wW5XUHM8I53NG4qEyyJO+f+hQDBPd8oN1V08RSBXpd9qLh4ewucqKiAqN24wJpp9CskU1QgRnJfadOwp7bzc4Re6U99q+8oIHC2lW1THq0aokDgz3GtzXZF1mf96B6ky44HgGynrW9MXOGqNaVDjCTuKw/JZ4z20i7xmgLCBr6zSqriNBzjYaOrZq5JE0B5kS+99+Q6PJzFg7HXMtfMcL81dMt/KhwVW3xBQDCoBucB+UZVrd3YOXO4pnLK4bpL1Ru9FXjKrIidARQeR41TxtLIEjNad1UbP3NY6vaj4mCNXEUlH1rzHmoB8UeP1dgWEp2PljDVBxGhjLTelljOjbQ/pkAaNcX9a9oK0MAikzgWsYTgAk411s4rrJw==
X-Forefront-Antispam-Report:
	CIP:216.228.118.233;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc7edge2.nvidia.com;CAT:NONE;SFS:(13230040)(82310400026)(23010399003)(1800799024)(36860700016)(376014)(7416014)(18002099003)(22082099003)(56012099006)(6133799003)(11063799006);DIR:OUT;SFP:1101;
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	0kfg1B49iLBU8/C5+UXgoHgEFN29TVyWID0ugyRy19H5j590FeLDSXd3lA4AKzPZy1eDEF+8MTZnfj1XkegtIyYYSpYhHgX+BvGF49nY0gxr67nzjJC4uvuwcq5kStw7qJOyi6Cx7/FxfpGXKnYnLWdRlDHalTSLwLFEWSn0OxGi5nNL4GoZbwK5s8hdYg6bE5XCxE6j8p1xvvxdD/2gC/AyH5D1Tx0MtWZdON26RadI3M5+F/QMMRHx3UOwILVLO2KoIcC6FsM8zXGzX+ISK+XteVqDUW3PgNMXKZwplLSDLYaxCdhpTzVAJDQBD/NroUbgmrG8kq0JbrCq2FyxEsZ1nVAEtpGU0iEMa1Z/mA4h4N/kNa8EXItJqqa8R5MDx6OE0CX6prjf6nhc8NVmJuk2BrPqV5qa3XDNPz8UN4eCbRre0Qp1Dl3x0oCAuXJ3
X-OriginatorOrg: Nvidia.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Jun 2026 20:53:17.1716
 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: d5be43e7-f527-4b8f-5943-08ded0a04916
X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.118.233];Helo=[mail.nvidia.com]
X-MS-Exchange-CrossTenant-AuthSource:
	MWH0EPF000C6191.namprd02.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Anonymous
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: LV3PR12MB9233
X-Rspamd-Action: no action
X-Spamd-Result: default: False [-5.66 / 15.00];
	WHITELIST_DMARC(-7.00)[nvidia.com:D:+];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_REJECT(1.00)[cv is fail on i=2];
	DMARC_POLICY_ALLOW(-0.50)[nvidia.com,reject];
	R_DKIM_ALLOW(-0.20)[Nvidia.com:s=selector2];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c04:e001:36c::/64];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	TAGGED_FROM(0.00)[bounces-314555-lists,devicetree=lfdr.de];
	RCPT_COUNT_TWELVE(0.00)[13];
	MIME_TRACE(0.00)[0:+];
	FORGED_SENDER(0.00)[nicolinc@nvidia.com,devicetree@vger.kernel.org];
	FORWARDED(0.00)[lists@lfdr.de];
	FORGED_SENDER_MAILLIST(0.00)[];
	RCVD_TLS_LAST(0.00)[];
	FORGED_RECIPIENTS(0.00)[m:amhetre@nvidia.com,m:joro@8bytes.org,m:will@kernel.org,m:robin.murphy@arm.com,m:robh@kernel.org,m:krzk+dt@kernel.org,m:conor+dt@kernel.org,m:jonathanh@nvidia.com,m:thierry.reding@kernel.org,m:iommu@lists.linux.dev,m:devicetree@vger.kernel.org,m:linux-tegra@vger.kernel.org,m:linux-kernel@vger.kernel.org,m:krzk@kernel.org,m:conor@kernel.org,s:lists@lfdr.de];
	DBL_BLOCKED_OPENRESOLVER(0.00)[nvidia.com:email,nvidia.com:mid,nvidia.com:from_mime,vger.kernel.org:from_smtp,tor.lore.kernel.org:rdns,tor.lore.kernel.org:helo,Nvidia.com:dkim];
	MISSING_XM_UA(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	PRECEDENCE_BULK(0.00)[];
	FORGED_SENDER_FORWARDING(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[nicolinc@nvidia.com,devicetree@vger.kernel.org];
	FROM_HAS_DN(0.00)[];
	DKIM_TRACE(0.00)[Nvidia.com:+];
	ALIAS_RESOLVED(0.00)[];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	TO_DN_SOME(0.00)[];
	MID_RHS_MATCH_FROM(0.00)[];
	ASN(0.00)[asn:63949, ipnet:2600:3c04::/32, country:SG];
	TAGGED_RCPT(0.00)[devicetree,dt];
	RCVD_COUNT_SEVEN(0.00)[9]
X-Rspamd-Server: lfdr
X-Rspamd-Queue-Id: DCE356B25E4

On Mon, Jun 22, 2026 at 06:54:09AM +0000, Ashish Mhetre wrote:
> The CMDQV interrupt on Tegra264 is edge-triggered per the hardware
> interrupt documentation, but the binding example describes it as
> level-triggered. Correct the example to use IRQ_TYPE_EDGE_RISING so
> that it does not propagate the wrong trigger type.
> 
> Fixes: 8a59954192eb ("dt-bindings: iommu: Add NVIDIA Tegra CMDQV support")
> Reported-by: Nicolin Chen <nicolinc@nvidia.com>
> Signed-off-by: Ashish Mhetre <amhetre@nvidia.com>
 
Acked-by: Nicolin Chen <nicolinc@nvidia.com>

