Stress-driven 3D-IC placement with TSV keep-out zone and regularity study.	Krit Athikulwongse,Ashutosh Chakraborty,Jae-Seok Yang,David Z. Pan,Sung Kyu Lim	10.1109/ICCAD.2010.5654245
Early P/G grid voltage integrity verification.	Mehmet Avci,Farid N. Najm	10.1109/ICCAD.2010.5653904
Power grid correction using sensitivity analysis.	Meric Aydonat,Farid N. Najm	10.1109/ICCAD.2010.5653903
Reduction of interpolants for logic synthesis.	John D. Backes,Marc D. Riedel	10.1109/ICCAD.2010.5654209
SMATO: Simultaneous mask and target optimization for improving lithographic process window.	Shayak Banerjee,Kanak B. Agarwal,Michael Orshansky	10.1109/ICCAD.2010.5654341
Resilient microprocessor design for improving performance and energy efficiency.	Keith A. Bowman,James W. Tschanz	10.1109/ICCAD.2010.5654317
Flexible interpolation with local proof transformations.	Roberto Bruttomesso,Simone Rollini,Natasha Sharygina,Aliaksei Tsitovich	10.1109/ICCAD.2010.5654297
Design dependent process monitoring for back-end manufacturing cost reduction.	Tuck-Boon Chan,Aashish Pant,Lerong Cheng,Puneet Gupta 0001	10.1109/ICCAD.2010.5654280
Online selection of effective functional test programs based on novelty detection.	Po-Hsien Chang,Dragoljub Gagi Drmanac,Li-C. Wang	10.1109/ICCAD.2010.5653868
Post-placement power optimization with multi-bit flip-flops.	Yao-Tsung Chang,Chih-Cheng Hsu,Mark Po-Hung Lin,Yu-Wen Tsai,Sheng-Fong Chen	10.1109/ICCAD.2010.5654155
GLADE: A modern global router considering layer directives.	Yen-Jung Chang,Tsung-Hsien Lee,Ting-Chi Wang	10.1109/ICCAD.2010.5654094
Mathematical yield estimation for two-dimensional-redundancy memory arrays.	Mango Chia-Tso Chao,Ching-Yu Chin,Chen-Wei Lin	10.1109/ICCAD.2010.5654154
Scheduling of synchronous data flow models on scratchpad memory based embedded processors.	Weijia Che,Karam S. Chatha	10.1109/ICCAD.2010.5654150
Native-conflict-aware wire perturbation for double patterning technology.	Szu-Yu Chen,Yao-Wen Chang	10.1109/ICCAD.2010.5654200
MVP: Capture-power reduction with minimum-violations partitioning for delay testing.	Zhen Chen,Krishnendu Chakrabarty,Dong Xiang	10.1109/ICCAD.2010.5654124
Cost-effective integration of three-dimensional (3D) ICs emphasizing testing cost analysis.	Yibo Chen,Dimin Niu,Yuan Xie 0001,Krishnendu Chakrabarty	10.1109/ICCAD.2010.5653753
Memory access aware on-line voltage control for performance and energy optimization.	Xi Chen,Chi Xu,Robert P. Dick	10.1109/ICCAD.2010.5653631
Design method and test structure to characterize and repair TSV defect induced signal degradation in 3D system.	Minki Cho,Chang Liu 0034,Dae Hyun Kim 0004,Sung Kyu Lim,Saibal Mukhopadhyay	10.1109/ICCAD.2010.5654255
Novel binary linear programming for high performance clock mesh synthesis.	Minsik Cho,David Z. Pan,Ruchir Puri	10.1109/ICCAD.2010.5653737
Formal deadlock checking on high-level SystemC designs.	Chun-Nan Chou,Chang-Hong Hsu,Yueh-Tung Chao,Chung-Yang Huang	10.1109/ICCAD.2010.5653880
Bi-decomposition of large Boolean functions using blocking edge graphs.	Mihir R. Choudhury,Kartik Mohanram	10.1109/ICCAD.2010.5654210
Design-hierarchy aware mixed-size placement for routability optimization.	Yi-Lin Chuang,Gi-Joon Nam,Charles J. Alpert,Yao-Wen Chang,Jarrod A. Roy,Natarajan Viswanathan	10.1109/ICCAD.2010.5654234
Credit Borrow and Repay: Sharing DRAM with minimum latency and bandwidth guarantees.	Zefu Dai,Mark Jarvin,Jianwen Zhu	10.1109/ICCAD.2010.5654139
Phase equations for quasi-periodic oscillators.	Alper Demir 0001,Chenjie Gu,Jaijeet S. Roychowdhury	10.1109/ICCAD.2010.5654185
Reliability, thermal, and power modeling and optimization.	Robert P. Dick	10.1109/ICCAD.2010.5654140
Timing yield optimization via discrete gate sizing using globally-informed delay PDFs.	Shantanu Dutt,Huan Ren	10.1109/ICCAD.2010.5654205
Characterization of the worst-case current waveform excitations in general RLC-model power grid analysis.	Nestoras E. Evmorfopoulos,Maria-Aikaterini Rammou,George I. Stamoulis,John Moondanos	10.1109/ICCAD.2010.5653921
Redundant-wires-aware ECO timing and mask cost optimization.	Shao-Yun Fang,Tzuo-Fan Chien,Yao-Wen Chang	10.1109/ICCAD.2010.5653648
Fast thermal analysis on GPU for 3D-ICs with integrated microchannel cooling.	Zhuo Feng,Peng Li 0001	10.1109/ICCAD.2010.5653869
Efficient state space exploration: Interleaving stateless and state-based model checking.	Malay K. Ganai,Chao Wang 0001,Weihong Li	10.1109/ICCAD.2010.5653863
Process variation aware performance modeling and dynamic power management for multi-core systems.	Siddharth Garg,Diana Marculescu,Sebastian Herbert	10.1109/ICCAD.2010.5654293
System-level impact of chip-level failure mechanisms and screens.	Anne Gattiker	10.1109/ICCAD.2010.5654135
Design and manufacturing of organic RFID circuits: Coping with intrinsic parameter variations in organic devices by circuit design.	Jan Genoe,Kris Myny,Soeren Steudel,Paul Heremans	10.1109/ICCAD.2010.5653782
Design automation towards reliable analog integrated circuits.	Georges G. E. Gielen,Elie Maricau,Pieter De Wit	10.1109/ICCAD.2010.5654159
Symbolic system level reliability analysis.	Michael Glaß,Martin Lukasiewycz,Felix Reimann,Christian Haubelt,Jürgen Teich	10.1109/ICCAD.2010.5654134
Peak current reduction by simultaneous state replication and re-encoding.	Junjun Gu,Gang Qu 0001,Lin Yuan,Qiang Zhou 0001	10.1109/ICCAD.2010.5654204
Generalized nonlinear timing/phase macromodeling: Theory, numerical methods and applications.	Chenjie Gu,Jaijeet S. Roychowdhury	10.1109/ICCAD.2010.5654174
Polynomial datapath optimization using constraint solving and formal modelling.	Finn Haedicke,Bijan Alizadeh,Görschwin Fey,Masahiro Fujita,Rolf Drechsler	10.1109/ICCAD.2010.5654279
An energy and power-aware approach to high-level synthesis of asynchronous systems.	John Hansen,Montek Singh	10.1109/ICCAD.2010.5654169
Digitalization of mixed-signal functionality in nanometer technologies.	Stephan Henzler	10.1109/ICCAD.2010.5654170
Digital microfluidic biochips: A vision for functional diversity and more than moore.	Tsung-Yi Ho,Jun Zeng 0001,Krishnendu Chakrabarty	10.1109/ICCAD.2010.5654199
Unified analytical global placement for large-scale mixed-size circuit designs.	Meng-Kai Hsu,Yao-Wen Chang	10.1109/ICCAD.2010.5654240
Template-mask design methodology for double patterning technology.	Chin-Hsiung Hsu,Yao-Wen Chang,Sani R. Nassif	10.1109/ICCAD.2010.5654288
Characterizing the lifetime reliability of manycore processors with core-level redundancy.	Lin Huang 0002,Qiang Xu 0001	10.1109/ICCAD.2010.5654250
Obstacle-avoiding rectilinear Steiner minimum tree construction: An optimal approach.	Tao Huang 0016,Evangeline F. Y. Young	10.1109/ICCAD.2010.5654220
A network-flow based pin-count aware routing algorithm for broadcast electrode-addressing EWOD chips.	Tsung-Wei Huang,Shih-Yuan Yeh,Tsung-Yi Ho	10.1109/ICCAD.2010.5653715
SETS: Stochastic execution time scheduling for multicore systems by joint state space and Monte Carlo.	Nabeel Iqbal,Jörg Henkel	10.1109/ICCAD.2010.5654114
Fidelity metrics for estimation models.	Haris Javaid,Aleksandar Ignjatovic,Sri Parameswaran	10.1109/ICCAD.2010.5653959
A synthesis flow for digital signal processing with biomolecular reactions.	Hua Jiang,Aleksandra P. Kharam,Marc D. Riedel,Keshab K. Parhi	10.1109/ICCAD.2010.5654189
Yield enhancement for 3D-stacked memory by redundancy sharing across dies.	Li Jiang 0002,Rong Ye,Qiang Xu 0001	10.1109/ICCAD.2010.5654160
On power and fault-tolerance optimization in FPGA physical synthesis.	Manu Jose,Yu Hu 0002,Rupak Majumdar	10.1109/ICCAD.2010.5654149
Analysis and optimization of SRAM robustness for double patterning lithography.	Vivek Joshi,Kanak Agarwal,David T. Blaauw,Dennis Sylvester	10.1109/ICCAD.2010.5654105
Design-aware mask inspection.	Abde Ali Kagalwalla,Puneet Gupta 0001,Christopher J. Progler,Steve McDonald	10.1109/ICCAD.2010.5654304
Efficient trace-driven metaheuristics for optimization of networks-on-chip configurations.	Andrew B. Kahng,Bill Lin 0001,Kambiz Samadi,Rohit Sunkam Ramanujam	10.1109/ICCAD.2010.5654164
ESL solutions for low power design.	Sylvian Kaiser,Ilija Materic,Rabih Saade	10.1109/ICCAD.2010.5653615
Synthesis of an efficient controlling structure for post-silicon clock skew minimization.	Yu-Chien Kao,Hsuan-Ming Chou,Kun-Ting Tsai,Shih-Chieh Chang	10.1109/ICCAD.2010.5654274
Efficient arithmetic sum-of-product (SOP) based Multiple Constant Multiplication (MCM) for FFT.	Vinay Karkala,Joseph Wanstrath,Travis Lacour,Sunil P. Khatri	10.1109/ICCAD.2010.5654269
Sequential importance sampling for low-probability and high-dimensional SRAM yield analysis.	Kentaro Katayama,Shiho Hagiwara,Hiroshi Tsutsui,Hiroyuki Ochi,Takashi Sato	10.1109/ICCAD.2010.5654259
SimPL: An effective placement algorithm.	Myung-Chul Kim,Dongjin Lee,Igor L. Markov	10.1109/ICCAD.2010.5654229
Manufacturing and characteristics of low-voltage organic thin-film transistors.	Hagen Klauk,Ute Zschieschang	10.1109/ICCAD.2010.5653765
Unified theory of real-time task scheduling and dynamic voltage/frequency Scaling on MPSoCs.	Hessam Kooti,Eli Bozorgzadeh	10.1109/ICCAD.2010.5654119
Boolean matching of function vectors with strengthened learning.	Chih-Fan Lai,Jie-Hong R. Jiang,Kuo-Hua Wang	10.1109/ICCAD.2010.5654215
Recent research development in flip-chip routing.	Hsu-Chieh Lee,Yao-Wen Chang,Po-Wei Lee	10.1109/ICCAD.2010.5653698
In-place decomposition for robustness in FPGA.	Ju-Yueh Lee,Zhe Feng 0002,Lei He 0001	10.1109/ICCAD.2010.5654113
Low-power clock trees for CPUs.	Dongjin Lee,Myung-Chul Kim,Igor L. Markov	10.1109/ICCAD.2010.5653738
Simultaneous antenna avoidance and via optimization in layer assignment of multi-layer global routing.	Tsung-Hsien Lee,Ting-Chi Wang	10.1109/ICCAD.2010.5654184
Cross-layer error resilience for robust systems.	Larkhoon Leem,Hyungmin Cho,Hsiao-Heng Lee,Young Moon Kim,Yanjing Li,Subhasish Mitra	10.1109/ICCAD.2010.5654129
Maximum-information storage system: Concept, implementation and application.	Xin Li 0001	10.1109/ICCAD.2010.5653971
Fast statistical timing analysis of latch-controlled circuits for arbitrary clock periods.	Bing Li 0005,Ning Chen 0006,Ulf Schlichtmann	10.1109/ICCAD.2010.5653800
Hierarchical memory scheduling for multimedia MPSoCs.	Ye-Jyun Lin,Chia-Lin Yang,Tay-Jyi Lin,Jiao-Wei Huang,Naehyuck Chang	10.1109/ICCAD.2010.5654145
Clustering-based simultaneous task and voltage scheduling for NoC systems.	Yifang Liu,Yu Yang,Jiang Hu	10.1109/ICCAD.2010.5654180
Aging analysis at gate and macro cell level.	Dominik Lorenz,Martin Barke,Ulf Schlichtmann	10.1109/ICCAD.2010.5654309
Variation-aware layout-driven scheduling for performance yield optimization.	Gregory Lucas,Deming Chen	10.1109/ICCAD.2010.5654344
Fast and lossless graph division method for layout decomposition using SPQR-tree.	Wai-Shing Luk,Huiping Huang	10.1109/ICCAD.2010.5654108
Standards for System Level Design.	Laurent Maillet-Contoz	10.1109/ICCAD.2010.5653620
Testing methods for detecting stuck-open power switches in coarse-grain MTCMOS designs.	Szu-Pang Mu,Yi-Ming Wang,Hao-Yu Yang,Mango Chia-Tso Chao,Shi-Hao Chen,Chih-Mou Tseng,Tsung-Ying Tsai	10.1109/ICCAD.2010.5654118
Design of analog circuits using organic field-effect transistors.	Boris Murmann,Wei Xiong	10.1109/ICCAD.2010.5653805
Application specific processor design: Architectures, design methods and tools.	Achim Nohl,Frank Schirrmeister,Drew Taussig	10.1109/ICCAD.2010.5653632
Symbolic performance analysis of elastic systems.	Marc Galceran Oms,Jordi Cortadella,Michael Kishinevsky	10.1109/ICCAD.2010.5653886
Evaluation of using inductive/capacitive-coupling vertical interconnects in 3D network-on-chip.	Jin Ouyang,Jing Xie 0006,Matthew Poremba,Yuan Xie 0001	10.1109/ICCAD.2010.5653769
SPIRE: A retiming-based physical-synthesis transformation system.	David A. Papa,Smita Krishnaswamy,Igor L. Markov	10.1109/ICCAD.2010.5653647
Fast performance evaluation of fixed-point systems with un-smooth operators.	Karthick Parashar,Daniel Ménard,Romuald Rocher,Olivier Sentieys,David Novo,Francky Catthoor	10.1109/ICCAD.2010.5654064
Board driven I/O planning &amp; optimization.	John F. Park	10.1109/ICCAD.2010.5653704
Optimal algorithm for profile-based power gating: A compiler technique for reducing leakage on execution units in microprocessors.	Danbee Park,Jungseob Lee,Nam Sung Kim,Taewhan Kim	10.1109/ICCAD.2010.5653652
Through-silicon-via management during 3D physical design: When to add and how many?	Mohit Pathak,Young-Joon Lee,Thomas Moon,Sung Kyu Lim	10.1109/ICCAD.2010.5653703
Application-Aware diagnosis of runtime hardware faults.	Andrea Pellegrini,Valeria Bertacco	10.1109/ICCAD.2010.5653788
Combining optimistic and pessimistic DVS scheduling: An adaptive scheme and analysis.	Simon Perathoner,Kai Lampka,Nikolay Stoimenov,Lothar Thiele,Jian-Jia Chen	10.1109/ICCAD.2010.5654109
Misleading energy and performance claims in sub/near threshold digital systems.	Yu Pu,Xin Zhang 0025,Jim Huang,Atsushi Muramatsu,Masahiro Nomura,Koji Hirairi,Hidehiro Takata,Taro Sakurabayashi,Shinji Miyano,Makoto Takamiya,Takayasu Sakurai	10.1109/ICCAD.2010.5654219
Fast Poisson solvers for thermal analysis.	Haifeng Qian,Sachin S. Sapatnekar	10.1109/ICCAD.2010.5654249
Work-function variation induced fluctuation in bias-temperature-instability characteristics of emerging metal-gate devices and implications for digital design.	Seid Hadi Rasouli,Kazuhiko Endo,Kaustav Banerjee	10.1109/ICCAD.2010.5654260
Fuzzy control for enforcing energy efficiency in high-performance 3D systems.	Mohamed M. Sabry,Ayse K. Coskun,David Atienza	10.1109/ICCAD.2010.5654235
Analysis of precision for scaling the intermediate variables in fixed-point arithmetic circuits.	Omid Sarbishei,Katarzyna Radecka	10.1109/ICCAD.2010.5654270
Selective instruction set muting for energy-aware adaptive processors.	Muhammad Shafique 0001,Lars Bauer,Jörg Henkel	10.1109/ICCAD.2010.5653636
A simple implementation of determinant decision diagram.	Guoyong Shi	10.1109/ICCAD.2010.5654333
Modeling and design for beyond-the-die power integrity.	Yiyu Shi 0001,Lei He 0001	10.1109/ICCAD.2010.5653721
High variation-tolerant obstacle-avoiding clock mesh synthesis with symmetrical driving trees.	Xin-Wei Shih,Hsu-Chieh Lee,Kuan-Hsien Ho,Yao-Wen Chang	10.1109/ICCAD.2010.5653754
Trace signal selection to enhance timing and logic visibility in post-silicon validation.	Hamid Shojaei,Azadeh Davoodi	10.1109/ICCAD.2010.5654123
On behavioral model equivalence checking for large analog/mixed signal systems.	Amandeep Singh,Peng Li 0001	10.1109/ICCAD.2010.5651402
An algorithm for exploiting modeling error statistics to enable robust analog optimization.	Ashish Kumar Singh,Mario Lok,Kareem Ragab,Constantine Caramanis,Michael Orshansky	10.1109/ICCAD.2010.5654325
Design space exploration and performance evaluation at Electronic System Level for NoC-based MPSoC.	Sören Sonntag,Francisco Gilabert Villamón	10.1109/ICCAD.2010.5654090
3D-ICE: Fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling.	Arvind Sridhar,Alessandro Vincenzi,Martino Ruggiero,Thomas Brunschwiler,David Atienza	10.1109/ICCAD.2010.5653749
Transaction level modeling in practice: Motivation and introduction.	Guido Stehr,Josef Eckmuuller	10.1109/ICCAD.2010.5654095
Analog test metrics estimates with PPM accuracy.	Haralampos-G. D. Stratigopoulos,Salvador Mir	10.1109/ICCAD.2010.5654165
Variation tolerant sensing scheme of Spin-Transfer Torque Memory for yield improvement.	Zhenyu Sun 0001,Hai Li 0001,Yiran Chen 0001,Xiaobin Wang	10.1109/ICCAD.2010.5653720
A self-evolving design methodology for power efficient multi-core systems.	Jin Sun 0006,Rui Zheng,Jyothi Velamala,Yu Cao 0001,Roman L. Lysecky,Karthik Shankar,Janet Meiling Wang Roveda	10.1109/ICCAD.2010.5654175
New placement prediction and mitigation techniques for local routing congestion.	Taraneh Taghavi,Zhuo Li 0001,Charles J. Alpert,Gi-Joon Nam,Andrew D. Huber,Shyam Ramji	10.1109/ICCAD.2010.5654225
Design of large area electronics with organic transistors.	Makoto Takamiya,Koichi Ishida,Tsuyoshi Sekitani,Takao Someya,Takayasu Sakurai	10.1109/ICCAD.2010.5653787
A lower bound computation method for evaluation of statistical design techniques.	Vineeth Veetil,Dennis Sylvester,David T. Blaauw	10.1109/ICCAD.2010.5654194
3POr - Parallel projection based parameterized order reduction for multi-dimensional linear models.	Jorge Fernandez Villena,Luís Miguel Silveira	10.1109/ICCAD.2010.5653851
Analysis of circuit dynamic behavior with timed ternary decision diagram.	Lu Wan,Deming Chen	10.1109/ICCAD.2010.5653852
The fast optimal voltage partitioning algorithm for peak power density minimization.	Jia Wang,Shiyan Hu	10.1109/ICCAD.2010.5654144
PEDS: Passivity enforcement for descriptor systems via Hamiltonian-symplectic matrix pencil perturbation.	Yuanzhe Wang,Zheng Zhang 0005,Cheng-Kok Koh,Grantham K. H. Pang,Ngai Wong	10.1109/ICCAD.2010.5653885
Scalable segmentation-based malicious circuitry detection and diagnosis.	Sheng Wei 0001,Miodrag Potkonjak	10.1109/ICCAD.2010.5653770
HW/SW co-design of parallel systems.	Enno Wein	10.1109/ICCAD.2010.5653616
A scalable quantitative measure of IR-drop effects for scan pattern generation.	Meng-Fan Wu,Kun-Han Tsai,Wu-Tung Cheng,Hsin-Cheih Pan,Jiun-Lang Huang,Augusli Kifli	10.1109/ICCAD.2010.5654130
A robust functional ECO engine by SAT proof minimization and interpolation techniques.	Bo-Han Wu,Chun-Ju Yang,Chung-Yang Huang,Jie-Hong Roland Jiang	10.1109/ICCAD.2010.5654265
Local clock skew minimization using blockage-aware mixed tree-mesh clock network.	Linfu Xiao,Zigang Xiao,Zaichen Qian,Yan Jiang,Tao Huang 0016,Haitong Tian,Evangeline F. Y. Young	10.1109/ICCAD.2010.5653732
Practical placement and routing techniques for analog circuit designs.	Linfu Xiao,Evangeline F. Y. Young,Xiao-Yong He,Kong-Pang Pun	10.1109/ICCAD.2010.5654239
A hierarchical matrix inversion algorithm for vectorless power grid verification.	Xuanxing Xiong,Jia Wang	10.1109/ICCAD.2010.5654195
An auction based pre-processing technique to determine detour in global routing.	Yue Xu,Chris Chu	10.1109/ICCAD.2010.5654089
Stretching the limit of microarchitectural level leakage control with Adaptive Light-Weight Vth Hopping.	Hao Xu 0010,Wen-Ben Jone,Ranga Vemuri	10.1109/ICCAD.2010.5654230
Current shaping and multi-thread activation for fast and reliable power mode transition in multicore designs.	Hao Xu 0010,Ranga Vemuri,Wen-Ben Jone	10.1109/ICCAD.2010.5654224
Recent research development in PCB layout.	Tan Yan,Martin D. F. Wong	10.1109/ICCAD.2010.5654190
On the escape routing of differential pairs.	Tan Yan,Pei-Ci Wu,Qiang Ma 0002,Martin D. F. Wong	10.1109/ICCAD.2010.5654214
Structured analog circuit design and MOS transistor decomposition for high accuracy applications.	Bo Yang 0004,Qing Dong 0002,Jing Li 0072,Shigetoshi Nakatake	10.1109/ICCAD.2010.5654264
On-the-fly runtime adaptation for efficient execution of parallel multi-algorithm circuit simulation.	Xiaoji Ye,Peng Li 0001	10.1109/ICCAD.2010.5654179
Simulation of random telegraph Noise with 2-stage equivalent circuit.	Yun Ye,Chi-Chao Wang,Yu Cao 0001	10.1109/ICCAD.2010.5654254
Electrical characterization of RF TSV for 3D multi-core and heterogeneous ICs.	Le Yu,Haigang Yang,Tom T. Jing,Min Xu,Robert E. Geer,Wei Wang 0003	10.1109/ICCAD.2010.5654244
WISDOM: Wire spreading enhanced decomposition of masks in Double Patterning Lithography.	Kun Yuan,David Z. Pan	10.1109/ICCAD.2010.5654070
On timing-independent false path identification.	Feng Yuan,Qiang Xu 0001	10.1109/ICCAD.2010.5653847
Engineering a scalable Boolean matching based on EDA SaaS 2.0.	Chun Zhang,Yu Hu 0002,Lingli Wang,Lei He 0001,Jiarong Tong	10.1109/ICCAD.2010.5654275
Multi-Wafer Virtual Probe: Minimum-cost variation characterization by exploring wafer-to-wafer correlation.	Wangyang Zhang,Xin Li 0001,Emrah Acar,Frank Liu 0001,Rob A. Rutenbar	10.1109/ICCAD.2010.5654349
Active learning framework for post-silicon variation extraction and test cost reduction.	Cheng Zhuo,Kanak Agarwal,David T. Blaauw,Dennis Sylvester	10.1109/ICCAD.2010.5653806
2010 International Conference on Computer-Aided Design, ICCAD 2010, San Jose, CA, USA, November 7-11, 2010	Louis Scheffer,Joel R. Phillips,Alan J. Hu	
