/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Ultra(TM) in wire load mode
// Version   : T-2022.03-SP5
// Date      : Wed Dec 17 19:01:28 2025
/////////////////////////////////////////////////////////////


module RAM128 ( CLK, EN0, VGND, VPWR, A0, Di0, Do0, WE0 );
  input [6:0] A0;
  input [31:0] Di0;
  output [31:0] Do0;
  input [3:0] WE0;
  input CLK, EN0, VGND, VPWR;


endmodule

