############################################################
              Zynq Internal frequencies log
############################################################


PASSED 


Input Crystal Frequency:     33.333  MHz


PLL frequencies :

********************************************************************************
|                        |    ARM PLL     |   DDR_PLL     |   IO_PLL    |           
********************************************************************************
| Prog Multiplier        |            60            32            60    
| Frequency (MHz)        |      2000.000      1066.667      2000.000    
********************************************************************************



Zynq Peripherals Frequncies :
______________________________________________________________________________________________________________________________________________________

 |  Peripheral   |   Freq Requested (MHz)   |   Freq Achieved (MHz)   |   Clock source   |   Tolerance    |  Prog Divisor 1    |   Prog Divisor 2     
______________________________________________________________________________________________________________________________________________________
 | 
 |           cpu            666.667               666.667                 ARM_PLL             0.000(%)               3        
 | 
 |           ddr            533.333               533.333                 DDR_PLL             0.000(%)               2        
 | 
 |           dci             10.159                10.159                 DDR_PLL             0.003(%)              35               3        
 | 
 |          pcap            200.000               200.000                  IO_PLL             0.000(%)              10        
 | 
 |         fpga0             50.000                50.000                  IO_PLL             0.000(%)              40               1        
 | 
 |         fpga1             50.000                50.000                  IO_PLL             0.000(%)              40               1        
 | 
 |         fpga2             50.000                50.000                  IO_PLL             0.000(%)              40               1        
 | 
 |         fpga3             50.000                50.000                  IO_PLL             0.000(%)              40               1        
 | 
______________________________________________________________________________________________________________________________________________________
