`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 11/29/2021 01:57:13 PM
// Design Name: 
// Module Name: SecondRegister
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module SecondRegister();

output reg [31:0] ReadData1;
output reg [31:0] ReadData2;

input [4:0] ReadRegister1;
input [4:0] ReadRegister2;
input RegWrite;
input Reset;
input Clk;
input [31:0] WriteData;


//Needs a ton of work

endmodule
