/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [18:0] _03_;
  reg [2:0] _04_;
  wire [2:0] _05_;
  reg [5:0] _06_;
  wire [36:0] _07_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [9:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [9:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [10:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [15:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_73z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_80z = ~(celloutsig_0_34z & celloutsig_0_9z);
  assign celloutsig_1_3z = ~(celloutsig_1_1z & celloutsig_1_0z);
  assign celloutsig_0_16z = ~(celloutsig_0_14z & celloutsig_0_7z);
  assign celloutsig_0_24z = ~(celloutsig_0_4z & celloutsig_0_19z);
  assign celloutsig_0_40z = !(celloutsig_0_37z[2] ? celloutsig_0_11z[5] : celloutsig_0_14z);
  assign celloutsig_0_42z = !(_00_ ? celloutsig_0_19z : celloutsig_0_21z[1]);
  assign celloutsig_0_45z = !(celloutsig_0_11z[5] ? celloutsig_0_10z : celloutsig_0_28z);
  assign celloutsig_0_8z = !(celloutsig_0_7z ? celloutsig_0_2z[8] : _01_);
  assign celloutsig_1_6z = !(celloutsig_1_0z ? in_data[190] : celloutsig_1_1z);
  assign celloutsig_0_26z = !(celloutsig_0_5z ? celloutsig_0_9z : celloutsig_0_0z[2]);
  assign celloutsig_0_38z = ~(celloutsig_0_21z[2] | celloutsig_0_12z);
  assign celloutsig_0_44z = ~(celloutsig_0_43z[7] | celloutsig_0_37z[7]);
  assign celloutsig_1_1z = ~(in_data[173] | in_data[102]);
  assign celloutsig_1_2z = ~(in_data[134] | in_data[165]);
  assign celloutsig_1_8z = ~(celloutsig_1_1z | celloutsig_1_6z);
  assign celloutsig_0_79z = ~((celloutsig_0_29z | celloutsig_0_48z[4]) & celloutsig_0_73z);
  assign celloutsig_0_33z = celloutsig_0_2z[3] | ~(celloutsig_0_2z[0]);
  assign celloutsig_0_35z = celloutsig_0_14z | ~(celloutsig_0_4z);
  assign celloutsig_0_46z = celloutsig_0_40z | ~(celloutsig_0_32z);
  assign celloutsig_1_5z = celloutsig_1_0z | ~(celloutsig_1_2z);
  assign celloutsig_0_30z = celloutsig_0_16z | ~(celloutsig_0_12z);
  assign celloutsig_1_0z = in_data[156] | in_data[146];
  assign celloutsig_0_10z = celloutsig_0_0z[3] | celloutsig_0_4z;
  assign celloutsig_0_73z = ~(celloutsig_0_27z[4] ^ celloutsig_0_24z);
  assign celloutsig_1_4z = ~(in_data[107] ^ celloutsig_1_3z);
  assign celloutsig_0_17z = ~(celloutsig_0_14z ^ celloutsig_0_0z[0]);
  reg [2:0] _34_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _34_ <= 3'h0;
    else _34_ <= { celloutsig_0_2z[5], celloutsig_0_4z, celloutsig_0_5z };
  assign { _05_[2:1], _01_ } = _34_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _06_ <= 6'h00;
    else _06_ <= { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_8z };
  reg [36:0] _36_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _36_ <= 37'h0000000000;
    else _36_ <= { in_data[65:36], celloutsig_0_17z, _05_[2:1], _01_, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_8z };
  assign { _07_[36:24], _02_, _07_[22:0] } = _36_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 3'h0;
    else _04_ <= celloutsig_0_2z[2:0];
  reg [4:0] _38_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _38_ <= 5'h00;
    else _38_ <= celloutsig_0_11z[4:0];
  assign { _03_[9:8], _00_, _03_[6:5] } = _38_;
  assign celloutsig_1_19z = { celloutsig_1_17z[7:4], celloutsig_1_3z, celloutsig_1_8z } & { celloutsig_1_17z[6:2], celloutsig_1_18z };
  assign celloutsig_0_32z = in_data[47:43] > { celloutsig_0_5z, _05_[2:1], _01_, celloutsig_0_24z };
  assign celloutsig_0_4z = celloutsig_0_2z[10:6] > celloutsig_0_0z[6:2];
  assign celloutsig_1_10z = { in_data[137:122], celloutsig_1_1z, celloutsig_1_6z } <= { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_15z = { in_data[32:19], _04_, celloutsig_0_11z, celloutsig_0_12z, _05_[2:1], _01_, celloutsig_0_5z, celloutsig_0_1z } <= { in_data[87:66], celloutsig_0_7z, celloutsig_0_13z, _05_[2:1], _01_, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_0_22z = { _04_[2:1], celloutsig_0_8z, _04_, celloutsig_0_5z, celloutsig_0_4z } <= { celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_29z = { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_17z } <= { celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_25z };
  assign celloutsig_0_7z = celloutsig_0_0z[6:1] && { celloutsig_0_2z[6:2], celloutsig_0_5z };
  assign celloutsig_1_9z = { celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z } && { in_data[119], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_19z = { celloutsig_0_16z, celloutsig_0_4z, _05_[2:1], _01_ } && _07_[30:26];
  assign celloutsig_0_28z = { celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_4z } && { celloutsig_0_11z[6], celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_24z, _05_[2:1], _01_ };
  assign celloutsig_0_9z = celloutsig_0_0z[5:2] || { celloutsig_0_7z, _04_ };
  assign celloutsig_0_14z = { celloutsig_0_11z[4], celloutsig_0_11z, _04_, celloutsig_0_4z } < { in_data[83:77], _04_, celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_0_37z = { celloutsig_0_9z, celloutsig_0_29z, celloutsig_0_22z, celloutsig_0_33z, _05_[2:1], _01_, celloutsig_0_21z } % { 1'h1, celloutsig_0_19z, _03_[9:8], _00_, _03_[6:5], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_33z };
  assign celloutsig_0_27z = { celloutsig_0_23z, _04_, celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_26z } % { 1'h1, celloutsig_0_11z[2], celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_16z };
  assign celloutsig_0_48z = { _07_[26:24], _02_, _07_[22:20], celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_20z } % { 1'h1, celloutsig_0_38z, celloutsig_0_7z, celloutsig_0_38z, _05_[2:1], _01_, celloutsig_0_1z, celloutsig_0_46z, celloutsig_0_23z, celloutsig_0_46z, celloutsig_0_29z, celloutsig_0_30z, celloutsig_0_44z, celloutsig_0_9z, celloutsig_0_45z };
  assign celloutsig_0_20z = { celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_8z, _04_ } % { 1'h1, celloutsig_0_11z[4:0], celloutsig_0_16z };
  assign celloutsig_0_43z = _07_[5] ? { celloutsig_0_0z[5:0], celloutsig_0_41z, celloutsig_0_32z, celloutsig_0_42z, celloutsig_0_35z, celloutsig_0_33z } : { celloutsig_0_2z[6:0], celloutsig_0_40z, celloutsig_0_30z, celloutsig_0_30z, celloutsig_0_28z };
  assign celloutsig_0_21z = celloutsig_0_2z[2] ? { celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_19z } : in_data[32:30];
  assign celloutsig_0_41z = { celloutsig_0_36z, celloutsig_0_12z, celloutsig_0_38z, celloutsig_0_7z, celloutsig_0_32z, celloutsig_0_16z, celloutsig_0_19z } != { celloutsig_0_25z[6:1], celloutsig_0_5z };
  assign celloutsig_0_5z = { in_data[82], _04_ } != celloutsig_0_0z[5:2];
  assign celloutsig_1_18z = celloutsig_1_17z[6:3] != { celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[27:14] != { in_data[61:55], celloutsig_0_0z };
  assign celloutsig_0_12z = { _04_, _05_[2:1], _01_, celloutsig_0_8z, celloutsig_0_10z, _04_ } != { celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_1_17z = - { celloutsig_1_6z, celloutsig_1_2z, _06_, celloutsig_1_5z };
  assign celloutsig_0_2z = - { celloutsig_0_0z[3:0], celloutsig_0_0z };
  assign celloutsig_0_25z = - celloutsig_0_20z;
  assign celloutsig_0_13z = ~^ { celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_23z = ~^ { _04_, celloutsig_0_5z };
  assign celloutsig_0_36z = ^ { celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_28z, celloutsig_0_34z, celloutsig_0_15z };
  assign celloutsig_1_7z = ^ { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[76:70] <<< in_data[84:78];
  assign celloutsig_0_11z = celloutsig_0_2z[9:3] <<< celloutsig_0_0z;
  assign celloutsig_0_34z = ~((celloutsig_0_17z & _03_[8]) | _04_[2]);
  assign { _03_[18:10], _03_[7], _03_[4:0] } = { in_data[80:74], celloutsig_0_15z, celloutsig_0_5z, _00_, celloutsig_0_12z, celloutsig_0_26z, celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_32z };
  assign _05_[0] = _01_;
  assign _07_[23] = _02_;
  assign { out_data[128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_79z, celloutsig_0_80z };
endmodule
