# Projects
This folder contains all the projects I done in my frontend journey (Verilog® and SystemVerilog® HDLs).
<br>

Each Project has its own 
- dsrc (design source codes are here) 
- tsrc (test source codes are here) 
- docs (project description, block diagram and waveforms)

## Projects list 
concise list of my projects <br>

| **Name of the Project** | **Project tags** |
| --- | --- |
| 1 Multiplexer | - combi, <br> - param |
| 2 De-Multiplexer| - combi, <br> - param |

## tags abbreviations
- Project tags
    - empty - new / coding in process.
    - param - parameterised design. (not the design might not be optimised for your niche)
    - combi - combinational.
    - sequ - sequential.
    - pipe - pipelined.
    - more_in - contains more projects inside.
<br>

- Status tags
    - empty - new project / code in process.
    - dsrc - design source code files.
    - tsrc - testbench source code files.
    - doc -  documentations.
    - 


