xrun(64): 18.09-s011: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun(64)	18.09-s011: Started on Nov 14, 2021 at 17:02:49 CST
xrun
	-64bit
	-gui
	-access r
	extend.v
	extend_test.v
Recompiling... reason: file './extend_test.v' is newer than expected.
	expected: Sun Nov 14 16:59:00 2021
	actual:   Sun Nov 14 17:02:44 2021
file: extend_test.v
	module worklib.ext_tb:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		ext_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.ext_tb:v <0x04de7215>
			streams:   1, words:  1228
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		             Instances  Unique
		Modules:             3       3
		Registers:           2       2
		Scalar wires:        2       -
		Expanded wires:     16       1
		Vectored wires:      1       -
		Initial blocks:      1       1
		Cont. assignments:   1       2
	Writing initial simulation snapshot: worklib.ext_tb:v

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /vol/cadence2018/XCELIUM1809/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm ext_tb.in_tb ext_tb.out_tb ext_tb.sel_tb
Created probe 1
xcelium> run
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> ^C
xcelium> exit
TOOL:	xrun(64)	18.09-s011: Exiting on Nov 14, 2021 at 17:03:18 CST  (total: 00:00:29)
