AXI2WB
========

is a basic 64bit AXI4-lite to 32bit Wishbone bridge with single cycle support.
Intended as a CSR bridge.
Can be validated formally with formal checkers found in wb2axi project (https://github.com/ZipCPU/wb2axip).
