{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739784647965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739784647965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 17 17:30:47 2025 " "Processing started: Mon Feb 17 17:30:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739784647965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739784647965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off driver_board -c driver_board " "Command: quartus_map --read_settings_files=on --write_settings_files=off driver_board -c driver_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739784647965 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739784648096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739784648096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pwm_out.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_pwm_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pwm_out " "Found entity 1: tb_pwm_out" {  } { { "tb_pwm_out.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/tb_pwm_out.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739784654755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739784654755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ads7822.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_ads7822.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ads7822 " "Found entity 1: tb_ads7822" {  } { { "tb_ads7822.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/tb_ads7822.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739784654757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739784654757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/work_led.v 1 1 " "Found 1 design units, including 1 entities, in source file src/work_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 work_led " "Found entity 1: work_led" {  } { { "src/work_led.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/work_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739784654757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739784654757 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "volt_calc.v(62) " "Verilog HDL information at volt_calc.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "src/volt_calc.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/volt_calc.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1739784654757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/volt_calc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/volt_calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 volt_calc " "Found entity 1: volt_calc" {  } { { "src/volt_calc.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/volt_calc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739784654757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739784654757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verify_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verify_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 verify_rx " "Found entity 1: verify_rx" {  } { { "src/verify_rx.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/verify_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739784654757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739784654757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pwm_out.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pwm_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_out " "Found entity 1: pwm_out" {  } { { "src/pwm_out.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/pwm_out.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739784654757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739784654757 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mux12.v(64) " "Verilog HDL information at mux12.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "src/mux12.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/mux12.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1739784654757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux12.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux12.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux12 " "Found entity 1: mux12" {  } { { "src/mux12.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/mux12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739784654762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739784654762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fiber_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fiber_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiber_tx " "Found entity 1: fiber_tx" {  } { { "src/fiber_Tx.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/fiber_Tx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739784654762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739784654762 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 fiber_Rx.v(36) " "Verilog HDL Attribute warning at fiber_Rx.v(36): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "src/fiber_Rx.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/fiber_Rx.v" 36 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1739784654762 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 fiber_Rx.v(43) " "Verilog HDL Attribute warning at fiber_Rx.v(43): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "src/fiber_Rx.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/fiber_Rx.v" 43 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1739784654762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fiber_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fiber_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiber_rx " "Found entity 1: fiber_rx" {  } { { "src/fiber_Rx.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/fiber_Rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739784654762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739784654762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fiber_delay_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fiber_delay_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiber_delay_rx " "Found entity 1: fiber_delay_rx" {  } { { "src/fiber_delay_rx.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/fiber_delay_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739784654764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739784654764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/err_low_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file src/err_low_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 err_low_detect " "Found entity 1: err_low_detect" {  } { { "src/err_low_detect.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/err_low_detect.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739784654764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739784654764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/err_high_detect_unlock.v 1 1 " "Found 1 design units, including 1 entities, in source file src/err_high_detect_unlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 err_high_detect_unlock " "Found entity 1: err_high_detect_unlock" {  } { { "src/err_high_detect_unlock.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/err_high_detect_unlock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739784654764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739784654764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/err_high_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file src/err_high_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 err_high_detect " "Found entity 1: err_high_detect" {  } { { "src/err_high_detect.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/err_high_detect.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739784654764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739784654764 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 err_detect.v(48) " "Verilog HDL Attribute warning at err_detect.v(48): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "src/err_detect.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/err_detect.v" 48 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1739784654764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BypPowerErr byppowererr err_detect.v(37) " "Verilog HDL Declaration information at err_detect.v(37): object \"BypPowerErr\" differs only in case from object \"byppowererr\" in the same scope" {  } { { "src/err_detect.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/err_detect.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739784654764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/err_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file src/err_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 err_detect " "Found entity 1: err_detect" {  } { { "src/err_detect.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/err_detect.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739784654764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739784654764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/driver_board.v 1 1 " "Found 1 design units, including 1 entities, in source file src/driver_board.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver_board " "Found entity 1: driver_board" {  } { { "src/driver_board.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/driver_board.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739784654764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739784654764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/div_1us.v 1 1 " "Found 1 design units, including 1 entities, in source file src/div_1us.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_1us " "Found entity 1: div_1us" {  } { { "src/div_1us.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/div_1us.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739784654764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739784654764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bypdeal.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bypdeal.v" { { "Info" "ISGN_ENTITY_NAME" "1 BypDeal " "Found entity 1: BypDeal" {  } { { "src/BypDeal.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/BypDeal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739784654764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739784654764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ads7822.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ads7822.v" { { "Info" "ISGN_ENTITY_NAME" "1 ads7822 " "Found entity 1: ads7822" {  } { { "src/ads7822.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/ads7822.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739784654764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739784654764 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bypok_filt driver_board.v(192) " "Verilog HDL Implicit Net warning at driver_board.v(192): created implicit net for \"Bypok_filt\"" {  } { { "src/driver_board.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/driver_board.v" 192 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784654764 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "driver_board " "Elaborating entity \"driver_board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739784654806 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test\[2\] driver_board.v(92) " "Output port \"test\[2\]\" at driver_board.v(92) has no driver" {  } { { "src/driver_board.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/driver_board.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1739784654806 "|driver_board"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx2 driver_board.v(69) " "Output port \"tx2\" at driver_board.v(69) has no driver" {  } { { "src/driver_board.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/driver_board.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1739784654806 "|driver_board"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiber_rx fiber_rx:fiber_rx " "Elaborating entity \"fiber_rx\" for hierarchy \"fiber_rx:fiber_rx\"" {  } { { "src/driver_board.v" "fiber_rx" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/driver_board.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784654806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verify_rx fiber_rx:fiber_rx\|verify_rx:verify_rx " "Elaborating entity \"verify_rx\" for hierarchy \"fiber_rx:fiber_rx\|verify_rx:verify_rx\"" {  } { { "src/fiber_Rx.v" "verify_rx" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/fiber_Rx.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784654808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiber_delay_rx fiber_rx:fiber_rx\|fiber_delay_rx:fiber_delay_rx " "Elaborating entity \"fiber_delay_rx\" for hierarchy \"fiber_rx:fiber_rx\|fiber_delay_rx:fiber_delay_rx\"" {  } { { "src/fiber_Rx.v" "fiber_delay_rx" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/fiber_Rx.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784654808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiber_tx fiber_tx:fiber_tx " "Elaborating entity \"fiber_tx\" for hierarchy \"fiber_tx:fiber_tx\"" {  } { { "src/driver_board.v" "fiber_tx" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/driver_board.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784654810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BypDeal BypDeal:BypDeal " "Elaborating entity \"BypDeal\" for hierarchy \"BypDeal:BypDeal\"" {  } { { "src/driver_board.v" "BypDeal" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/driver_board.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784654811 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BypDeal.v(64) " "Verilog HDL assignment warning at BypDeal.v(64): truncated value with size 32 to match size of target (16)" {  } { { "src/BypDeal.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/BypDeal.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739784654811 "|driver_board|BypDeal:BypDeal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "err_high_detect err_high_detect:bypok_filt " "Elaborating entity \"err_high_detect\" for hierarchy \"err_high_detect:bypok_filt\"" {  } { { "src/driver_board.v" "bypok_filt" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/driver_board.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784654811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ads7822 ads7822:ads7822 " "Elaborating entity \"ads7822\" for hierarchy \"ads7822:ads7822\"" {  } { { "src/driver_board.v" "ads7822" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/driver_board.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784654812 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ad_dout_syn1 ads7822.v(27) " "Verilog HDL or VHDL warning at ads7822.v(27): object \"ad_dout_syn1\" assigned a value but never read" {  } { { "src/ads7822.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/ads7822.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739784654812 "|driver_board|ads7822:ads7822"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "volt_calc volt_calc:volt_calc " "Elaborating entity \"volt_calc\" for hierarchy \"volt_calc:volt_calc\"" {  } { { "src/driver_board.v" "volt_calc" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/driver_board.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784654812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_out pwm_out:pwm_out " "Elaborating entity \"pwm_out\" for hierarchy \"pwm_out:pwm_out\"" {  } { { "src/driver_board.v" "pwm_out" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/driver_board.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784654812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "err_detect err_detect:err_detect " "Elaborating entity \"err_detect\" for hierarchy \"err_detect:err_detect\"" {  } { { "src/driver_board.v" "err_detect" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/driver_board.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784654812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "err_high_detect_unlock err_detect:err_detect\|err_high_detect_unlock:hot1 " "Elaborating entity \"err_high_detect_unlock\" for hierarchy \"err_detect:err_detect\|err_high_detect_unlock:hot1\"" {  } { { "src/err_detect.v" "hot1" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/err_detect.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784654812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_1us div_1us:div_1us " "Elaborating entity \"div_1us\" for hierarchy \"div_1us:div_1us\"" {  } { { "src/driver_board.v" "div_1us" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/driver_board.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784654812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "work_led work_led:work_led " "Elaborating entity \"work_led\" for hierarchy \"work_led:work_led\"" {  } { { "src/driver_board.v" "work_led" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/driver_board.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784654812 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "volt_calc:volt_calc\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volt_calc:volt_calc\|Mult0\"" {  } { { "src/volt_calc.v" "Mult0" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/volt_calc.v" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739784655127 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1739784655127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "volt_calc:volt_calc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\"" {  } { { "src/volt_calc.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/volt_calc.v" 68 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784655149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "volt_calc:volt_calc\|lpm_mult:Mult0 " "Instantiated megafunction \"volt_calc:volt_calc\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739784655149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739784655149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739784655149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739784655149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739784655149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739784655149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739784655149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739784655149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739784655149 ""}  } { { "src/volt_calc.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/volt_calc.v" 68 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739784655149 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core volt_calc:volt_calc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus_intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "src/volt_calc.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/volt_calc.v" 68 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784655162 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder volt_calc:volt_calc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/quartus_intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "src/volt_calc.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/volt_calc.v" 68 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784655167 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] volt_calc:volt_calc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus_intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "src/volt_calc.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/volt_calc.v" 68 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784655179 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder volt_calc:volt_calc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\", which is child of megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus_intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 251 4 0 } } { "src/volt_calc.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/volt_calc.v" 68 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784655181 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:oflow_node volt_calc:volt_calc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\"" {  } { { "addcore.tdf" "" { Text "d:/quartus_intelfpga_lite/20.1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "src/volt_calc.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/volt_calc.v" 68 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784655191 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node volt_calc:volt_calc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\"" {  } { { "addcore.tdf" "" { Text "d:/quartus_intelfpga_lite/20.1/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "src/volt_calc.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/volt_calc.v" 68 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784655193 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|altshift:result_ext_latency_ffs volt_calc:volt_calc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus_intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 269 2 0 } } { "src/volt_calc.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/volt_calc.v" 68 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784655196 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|altshift:carry_ext_latency_ffs volt_calc:volt_calc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus_intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 271 2 0 } } { "src/volt_calc.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/volt_calc.v" 68 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784655196 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add volt_calc:volt_calc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus_intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "src/volt_calc.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/volt_calc.v" 68 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784655196 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] volt_calc:volt_calc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus_intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "src/volt_calc.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/volt_calc.v" 68 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784655196 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|addcore:adder volt_calc:volt_calc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|addcore:adder\", which is child of megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus_intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 251 4 0 } } { "src/volt_calc.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/volt_calc.v" 68 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784655201 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:oflow_node volt_calc:volt_calc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\"" {  } { { "addcore.tdf" "" { Text "d:/quartus_intelfpga_lite/20.1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "src/volt_calc.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/volt_calc.v" 68 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784655201 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node volt_calc:volt_calc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\"" {  } { { "addcore.tdf" "" { Text "d:/quartus_intelfpga_lite/20.1/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "src/volt_calc.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/volt_calc.v" 68 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784655201 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|altshift:result_ext_latency_ffs volt_calc:volt_calc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus_intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 269 2 0 } } { "src/volt_calc.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/volt_calc.v" 68 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784655201 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_calc:volt_calc\|lpm_mult:Mult0\|altshift:external_latency_ffs volt_calc:volt_calc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"volt_calc:volt_calc\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus_intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "src/volt_calc.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/volt_calc.v" 68 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739784655204 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "22 " "22 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1739784655295 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tx2 GND " "Pin \"tx2\" is stuck at GND" {  } { { "src/driver_board.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/driver_board.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739784655492 "|driver_board|tx2"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[2\] GND " "Pin \"test\[2\]\" is stuck at GND" {  } { { "src/driver_board.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/driver_board.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739784655492 "|driver_board|test[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1739784655492 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1739784655613 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Powerfall " "No output dependent on input pin \"Powerfall\"" {  } { { "src/driver_board.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/driver_board.v" 83 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739784655624 "|driver_board|Powerfall"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BypPowerErr " "No output dependent on input pin \"BypPowerErr\"" {  } { { "src/driver_board.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/driver_board.v" 84 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739784655624 "|driver_board|BypPowerErr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx2 " "No output dependent on input pin \"rx2\"" {  } { { "src/driver_board.v" "" { Text "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/driver_board.v" 70 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739784655624 "|driver_board|rx2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1739784655624 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "911 " "Implemented 911 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1739784655624 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1739784655624 ""} { "Info" "ICUT_CUT_TM_LCELLS" "874 " "Implemented 874 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1739784655624 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1739784655624 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/output_files/driver_board.map.smsg " "Generated suppressed messages file D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/output_files/driver_board.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739784655691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739784655725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 17 17:30:55 2025 " "Processing ended: Mon Feb 17 17:30:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739784655725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739784655725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739784655725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739784655725 ""}
