Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec  9 01:31:03 2019
| Host         : LAPTOP-9CDK2BBH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/r_reg[7]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: pclk_in_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 87 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)

 There are 87 register/latch pins with no clock driven by root clock pin: state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1587 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 7332 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.071        0.000                      0                16857        0.033        0.000                      0                16857        3.000        0.000                       0                  7319  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         27.071        0.000                      0                16857        0.131        0.000                      0                16857       19.230        0.000                       0                  7315  
  clkfbout_clk_wiz_0                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       27.075        0.000                      0                16857        0.131        0.000                      0                16857       19.230        0.000                       0                  7315  
  clkfbout_clk_wiz_0_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         27.071        0.000                      0                16857        0.033        0.000                      0                16857  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       27.071        0.000                      0                16857        0.033        0.000                      0                16857  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.071ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.747ns  (logic 1.624ns (12.741%)  route 11.123ns (87.259%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.656ns = ( 39.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.567    10.686    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X52Y11         LUT4 (Prop_lut4_I2_O)        0.097    10.783 r  bin_maze_filt/genblk1[13].inst/max[7]_i_18__12/O
                         net (fo=1, routed)           0.000    10.783    bin_maze_filt/genblk1[13].inst/max[7]_i_18__12_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.125 r  bin_maze_filt/genblk1[13].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.279    11.404    bin_maze_filt/genblk1[13].inst/max28_in
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.249    11.653 r  bin_maze_filt/genblk1[13].inst/max[7]_i_2__12/O
                         net (fo=4, routed)           0.757    12.409    bin_maze_filt/genblk1[13].inst/max19_out
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.506 r  bin_maze_filt/genblk1[13].inst/max[7]_i_1__12/O
                         net (fo=1, routed)           0.000    12.506    bin_maze_filt/genblk1[13].inst/max[7]_i_1__12_n_0
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.249    39.344    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[7]/C
                         clock pessimism              0.299    39.643    
                         clock uncertainty           -0.098    39.546    
    SLICE_X57Y16         FDRE (Setup_fdre_C_D)        0.032    39.578    bin_maze_filt/genblk1[13].inst/max_reg[7]
  -------------------------------------------------------------------
                         required time                         39.578    
                         arrival time                         -12.506    
  -------------------------------------------------------------------
                         slack                                 27.071    

Slack (MET) :             27.211ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.607ns  (logic 1.624ns (12.882%)  route 10.983ns (87.118%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.656ns = ( 39.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.567    10.686    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X52Y11         LUT4 (Prop_lut4_I2_O)        0.097    10.783 r  bin_maze_filt/genblk1[13].inst/max[7]_i_18__12/O
                         net (fo=1, routed)           0.000    10.783    bin_maze_filt/genblk1[13].inst/max[7]_i_18__12_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.125 r  bin_maze_filt/genblk1[13].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.279    11.404    bin_maze_filt/genblk1[13].inst/max28_in
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.249    11.653 r  bin_maze_filt/genblk1[13].inst/max[7]_i_2__12/O
                         net (fo=4, routed)           0.617    12.269    bin_maze_filt/genblk1[13].inst/max19_out
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.366 r  bin_maze_filt/genblk1[13].inst/max[6]_i_1__12/O
                         net (fo=1, routed)           0.000    12.366    bin_maze_filt/genblk1[13].inst/max[6]_i_1__12_n_0
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.249    39.344    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[6]/C
                         clock pessimism              0.299    39.643    
                         clock uncertainty           -0.098    39.546    
    SLICE_X57Y16         FDRE (Setup_fdre_C_D)        0.032    39.578    bin_maze_filt/genblk1[13].inst/max_reg[6]
  -------------------------------------------------------------------
                         required time                         39.578    
                         arrival time                         -12.366    
  -------------------------------------------------------------------
                         slack                                 27.211    

Slack (MET) :             27.217ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.600ns  (logic 1.624ns (12.889%)  route 10.976ns (87.111%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.655ns = ( 39.345 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.424    10.542    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X61Y12         LUT4 (Prop_lut4_I3_O)        0.097    10.639 r  bin_maze_filt/genblk1[13].inst/min[7]_i_19__13/O
                         net (fo=1, routed)           0.000    10.639    bin_maze_filt/genblk1[13].inst/min[7]_i_19__13_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.981 r  bin_maze_filt/genblk1[13].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.401    11.382    bin_maze_filt/genblk1[13].inst/min24_in
    SLICE_X60Y12         LUT2 (Prop_lut2_I0_O)        0.249    11.631 r  bin_maze_filt/genblk1[13].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.631    12.262    bin_maze_filt/genblk1[13].inst/min15_out
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.359 r  bin_maze_filt/genblk1[13].inst/min[4]_i_1__12/O
                         net (fo=1, routed)           0.000    12.359    bin_maze_filt/genblk1[13].inst/min[4]_i_1__12_n_0
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.250    39.345    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[4]/C
                         clock pessimism              0.299    39.644    
                         clock uncertainty           -0.098    39.547    
    SLICE_X59Y16         FDRE (Setup_fdre_C_D)        0.030    39.577    bin_maze_filt/genblk1[13].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.577    
                         arrival time                         -12.359    
  -------------------------------------------------------------------
                         slack                                 27.217    

Slack (MET) :             27.270ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[9].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.591ns  (logic 1.503ns (11.937%)  route 11.088ns (88.063%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.650ns = ( 39.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.385     2.486    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.097     2.583 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.583    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5_n_0
    SLICE_X62Y25         MUXF7 (Prop_muxf7_I1_O)      0.160     2.743 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.668     4.411    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X14Y25         LUT5 (Prop_lut5_I2_O)        0.215     4.626 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=286, routed)         6.444    11.070    bin_maze_filt/genblk1[9].inst/doutb[5]
    SLICE_X56Y48         LUT4 (Prop_lut4_I3_O)        0.097    11.167 r  bin_maze_filt/genblk1[9].inst/min[7]_i_15__9/O
                         net (fo=1, routed)           0.000    11.167    bin_maze_filt/genblk1[9].inst/min[7]_i_15__9_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.509 r  bin_maze_filt/genblk1[9].inst/min_reg[7]_i_5/CO[1]
                         net (fo=4, routed)           0.591    12.100    bin_maze_filt/genblk1[9].inst/min2
    SLICE_X56Y46         LUT6 (Prop_lut6_I4_O)        0.251    12.351 r  bin_maze_filt/genblk1[9].inst/min[4]_i_1__8/O
                         net (fo=1, routed)           0.000    12.351    bin_maze_filt/genblk1[9].inst/min[4]_i_1__8_n_0
    SLICE_X56Y46         FDRE                                         r  bin_maze_filt/genblk1[9].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.255    39.350    bin_maze_filt/genblk1[9].inst/clk_out1
    SLICE_X56Y46         FDRE                                         r  bin_maze_filt/genblk1[9].inst/min_reg[4]/C
                         clock pessimism              0.299    39.649    
                         clock uncertainty           -0.098    39.552    
    SLICE_X56Y46         FDRE (Setup_fdre_C_D)        0.069    39.621    bin_maze_filt/genblk1[9].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.621    
                         arrival time                         -12.351    
  -------------------------------------------------------------------
                         slack                                 27.270    

Slack (MET) :             27.292ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.527ns  (logic 1.624ns (12.964%)  route 10.903ns (87.036%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.656ns = ( 39.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.567    10.686    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X52Y11         LUT4 (Prop_lut4_I2_O)        0.097    10.783 r  bin_maze_filt/genblk1[13].inst/max[7]_i_18__12/O
                         net (fo=1, routed)           0.000    10.783    bin_maze_filt/genblk1[13].inst/max[7]_i_18__12_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.125 r  bin_maze_filt/genblk1[13].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.279    11.404    bin_maze_filt/genblk1[13].inst/max28_in
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.249    11.653 r  bin_maze_filt/genblk1[13].inst/max[7]_i_2__12/O
                         net (fo=4, routed)           0.537    12.190    bin_maze_filt/genblk1[13].inst/max19_out
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.287 r  bin_maze_filt/genblk1[13].inst/max[4]_i_1__12/O
                         net (fo=1, routed)           0.000    12.287    bin_maze_filt/genblk1[13].inst/max[4]_i_1__12_n_0
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.249    39.344    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[4]/C
                         clock pessimism              0.299    39.643    
                         clock uncertainty           -0.098    39.546    
    SLICE_X57Y16         FDRE (Setup_fdre_C_D)        0.033    39.579    bin_maze_filt/genblk1[13].inst/max_reg[4]
  -------------------------------------------------------------------
                         required time                         39.579    
                         arrival time                         -12.287    
  -------------------------------------------------------------------
                         slack                                 27.292    

Slack (MET) :             27.341ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.478ns  (logic 1.624ns (13.015%)  route 10.854ns (86.985%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.655ns = ( 39.345 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.424    10.542    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X61Y12         LUT4 (Prop_lut4_I3_O)        0.097    10.639 r  bin_maze_filt/genblk1[13].inst/min[7]_i_19__13/O
                         net (fo=1, routed)           0.000    10.639    bin_maze_filt/genblk1[13].inst/min[7]_i_19__13_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.981 r  bin_maze_filt/genblk1[13].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.401    11.382    bin_maze_filt/genblk1[13].inst/min24_in
    SLICE_X60Y12         LUT2 (Prop_lut2_I0_O)        0.249    11.631 r  bin_maze_filt/genblk1[13].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.509    12.140    bin_maze_filt/genblk1[13].inst/min15_out
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.237 r  bin_maze_filt/genblk1[13].inst/min[5]_i_1__12/O
                         net (fo=1, routed)           0.000    12.237    bin_maze_filt/genblk1[13].inst/min[5]_i_1__12_n_0
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.250    39.345    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[5]/C
                         clock pessimism              0.299    39.644    
                         clock uncertainty           -0.098    39.547    
    SLICE_X59Y16         FDRE (Setup_fdre_C_D)        0.032    39.579    bin_maze_filt/genblk1[13].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.579    
                         arrival time                         -12.237    
  -------------------------------------------------------------------
                         slack                                 27.341    

Slack (MET) :             27.386ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.430ns  (logic 1.624ns (13.066%)  route 10.806ns (86.934%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.656ns = ( 39.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.567    10.686    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X52Y11         LUT4 (Prop_lut4_I2_O)        0.097    10.783 r  bin_maze_filt/genblk1[13].inst/max[7]_i_18__12/O
                         net (fo=1, routed)           0.000    10.783    bin_maze_filt/genblk1[13].inst/max[7]_i_18__12_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.125 r  bin_maze_filt/genblk1[13].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.279    11.404    bin_maze_filt/genblk1[13].inst/max28_in
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.249    11.653 r  bin_maze_filt/genblk1[13].inst/max[7]_i_2__12/O
                         net (fo=4, routed)           0.440    12.092    bin_maze_filt/genblk1[13].inst/max19_out
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.189 r  bin_maze_filt/genblk1[13].inst/max[5]_i_1__12/O
                         net (fo=1, routed)           0.000    12.189    bin_maze_filt/genblk1[13].inst/max[5]_i_1__12_n_0
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.249    39.344    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[5]/C
                         clock pessimism              0.299    39.643    
                         clock uncertainty           -0.098    39.546    
    SLICE_X57Y16         FDRE (Setup_fdre_C_D)        0.030    39.576    bin_maze_filt/genblk1[13].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.576    
                         arrival time                         -12.189    
  -------------------------------------------------------------------
                         slack                                 27.386    

Slack (MET) :             27.420ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.400ns  (logic 1.624ns (13.097%)  route 10.776ns (86.903%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.655ns = ( 39.345 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.424    10.542    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X61Y12         LUT4 (Prop_lut4_I3_O)        0.097    10.639 r  bin_maze_filt/genblk1[13].inst/min[7]_i_19__13/O
                         net (fo=1, routed)           0.000    10.639    bin_maze_filt/genblk1[13].inst/min[7]_i_19__13_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.981 r  bin_maze_filt/genblk1[13].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.401    11.382    bin_maze_filt/genblk1[13].inst/min24_in
    SLICE_X60Y12         LUT2 (Prop_lut2_I0_O)        0.249    11.631 r  bin_maze_filt/genblk1[13].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.431    12.062    bin_maze_filt/genblk1[13].inst/min15_out
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.159 r  bin_maze_filt/genblk1[13].inst/min[7]_i_2__12/O
                         net (fo=1, routed)           0.000    12.159    bin_maze_filt/genblk1[13].inst/min[7]_i_2__12_n_0
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.250    39.345    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[7]/C
                         clock pessimism              0.299    39.644    
                         clock uncertainty           -0.098    39.547    
    SLICE_X59Y16         FDRE (Setup_fdre_C_D)        0.033    39.580    bin_maze_filt/genblk1[13].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.580    
                         arrival time                         -12.159    
  -------------------------------------------------------------------
                         slack                                 27.420    

Slack (MET) :             27.423ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.396ns  (logic 1.624ns (13.101%)  route 10.772ns (86.899%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.655ns = ( 39.345 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.424    10.542    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X61Y12         LUT4 (Prop_lut4_I3_O)        0.097    10.639 r  bin_maze_filt/genblk1[13].inst/min[7]_i_19__13/O
                         net (fo=1, routed)           0.000    10.639    bin_maze_filt/genblk1[13].inst/min[7]_i_19__13_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.981 r  bin_maze_filt/genblk1[13].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.401    11.382    bin_maze_filt/genblk1[13].inst/min24_in
    SLICE_X60Y12         LUT2 (Prop_lut2_I0_O)        0.249    11.631 r  bin_maze_filt/genblk1[13].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.427    12.058    bin_maze_filt/genblk1[13].inst/min15_out
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.155 r  bin_maze_filt/genblk1[13].inst/min[6]_i_1__12/O
                         net (fo=1, routed)           0.000    12.155    bin_maze_filt/genblk1[13].inst/min[6]_i_1__12_n_0
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.250    39.345    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[6]/C
                         clock pessimism              0.299    39.644    
                         clock uncertainty           -0.098    39.547    
    SLICE_X59Y16         FDRE (Setup_fdre_C_D)        0.032    39.579    bin_maze_filt/genblk1[13].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.579    
                         arrival time                         -12.155    
  -------------------------------------------------------------------
                         slack                                 27.423    

Slack (MET) :             27.444ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[9].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.420ns  (logic 1.503ns (12.102%)  route 10.917ns (87.898%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.650ns = ( 39.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.385     2.486    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.097     2.583 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.583    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5_n_0
    SLICE_X62Y25         MUXF7 (Prop_muxf7_I1_O)      0.160     2.743 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.668     4.411    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X14Y25         LUT5 (Prop_lut5_I2_O)        0.215     4.626 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=286, routed)         6.444    11.070    bin_maze_filt/genblk1[9].inst/doutb[5]
    SLICE_X56Y48         LUT4 (Prop_lut4_I3_O)        0.097    11.167 r  bin_maze_filt/genblk1[9].inst/min[7]_i_15__9/O
                         net (fo=1, routed)           0.000    11.167    bin_maze_filt/genblk1[9].inst/min[7]_i_15__9_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.509 r  bin_maze_filt/genblk1[9].inst/min_reg[7]_i_5/CO[1]
                         net (fo=4, routed)           0.420    11.929    bin_maze_filt/genblk1[9].inst/min2
    SLICE_X56Y46         LUT6 (Prop_lut6_I4_O)        0.251    12.180 r  bin_maze_filt/genblk1[9].inst/min[5]_i_1__8/O
                         net (fo=1, routed)           0.000    12.180    bin_maze_filt/genblk1[9].inst/min[5]_i_1__8_n_0
    SLICE_X56Y46         FDRE                                         r  bin_maze_filt/genblk1[9].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.255    39.350    bin_maze_filt/genblk1[9].inst/clk_out1
    SLICE_X56Y46         FDRE                                         r  bin_maze_filt/genblk1[9].inst/min_reg[5]/C
                         clock pessimism              0.299    39.649    
                         clock uncertainty           -0.098    39.552    
    SLICE_X56Y46         FDRE (Setup_fdre_C_D)        0.072    39.624    bin_maze_filt/genblk1[9].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.624    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                 27.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.565    -0.599    maze_solver/clk_out1
    SLICE_X51Y56         FDRE                                         r  maze_solver/queue_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  maze_solver/queue_reg[5][8]/Q
                         net (fo=1, routed)           0.079    -0.379    maze_solver/queue_reg[5]_58[8]
    SLICE_X50Y56         LUT5 (Prop_lut5_I0_O)        0.045    -0.334 r  maze_solver/queue[4][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    maze_solver/queue[4][8]_i_1_n_0
    SLICE_X50Y56         FDRE                                         r  maze_solver/queue_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.835    -0.838    maze_solver/clk_out1
    SLICE_X50Y56         FDRE                                         r  maze_solver/queue_reg[4][8]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X50Y56         FDRE (Hold_fdre_C_D)         0.121    -0.465    maze_solver/queue_reg[4][8]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[47][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[46][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.209ns (81.321%)  route 0.048ns (18.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.558    -0.606    maze_solver/clk_out1
    SLICE_X38Y71         FDRE                                         r  maze_solver/queue_reg[47][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  maze_solver/queue_reg[47][8]/Q
                         net (fo=1, routed)           0.048    -0.394    maze_solver/queue_reg[47]_16[8]
    SLICE_X39Y71         LUT5 (Prop_lut5_I0_O)        0.045    -0.349 r  maze_solver/queue[46][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.349    maze_solver/queue[46][8]_i_1_n_0
    SLICE_X39Y71         FDRE                                         r  maze_solver/queue_reg[46][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.828    -0.845    maze_solver/clk_out1
    SLICE_X39Y71         FDRE                                         r  maze_solver/queue_reg[46][8]/C
                         clock pessimism              0.252    -0.593    
    SLICE_X39Y71         FDRE (Hold_fdre_C_D)         0.092    -0.501    maze_solver/queue_reg[46][8]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[16][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[15][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (81.006%)  route 0.049ns (18.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.562    -0.602    maze_solver/clk_out1
    SLICE_X54Y60         FDRE                                         r  maze_solver/queue_reg[16][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  maze_solver/queue_reg[16][8]/Q
                         net (fo=1, routed)           0.049    -0.389    maze_solver/queue_reg[16]_47[8]
    SLICE_X55Y60         LUT5 (Prop_lut5_I0_O)        0.045    -0.344 r  maze_solver/queue[15][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    maze_solver/queue[15][8]_i_1_n_0
    SLICE_X55Y60         FDRE                                         r  maze_solver/queue_reg[15][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.832    -0.841    maze_solver/clk_out1
    SLICE_X55Y60         FDRE                                         r  maze_solver/queue_reg[15][8]/C
                         clock pessimism              0.252    -0.589    
    SLICE_X55Y60         FDRE (Hold_fdre_C_D)         0.092    -0.497    maze_solver/queue_reg[15][8]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[24][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[23][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (81.006%)  route 0.049ns (18.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.565    -0.599    maze_solver/clk_out1
    SLICE_X42Y62         FDRE                                         r  maze_solver/queue_reg[24][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  maze_solver/queue_reg[24][8]/Q
                         net (fo=1, routed)           0.049    -0.386    maze_solver/queue_reg[24]_39[8]
    SLICE_X43Y62         LUT5 (Prop_lut5_I0_O)        0.045    -0.341 r  maze_solver/queue[23][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    maze_solver/queue[23][8]_i_1_n_0
    SLICE_X43Y62         FDRE                                         r  maze_solver/queue_reg[23][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.834    -0.839    maze_solver/clk_out1
    SLICE_X43Y62         FDRE                                         r  maze_solver/queue_reg[23][8]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.092    -0.494    maze_solver/queue_reg[23][8]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[18][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[17][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.189ns (69.140%)  route 0.084ns (30.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.561    -0.603    maze_solver/clk_out1
    SLICE_X52Y62         FDRE                                         r  maze_solver/queue_reg[18][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  maze_solver/queue_reg[18][16]/Q
                         net (fo=1, routed)           0.084    -0.378    maze_solver/queue_reg[18]_45[16]
    SLICE_X53Y62         LUT3 (Prop_lut3_I0_O)        0.048    -0.330 r  maze_solver/queue[17][16]_i_2/O
                         net (fo=1, routed)           0.000    -0.330    maze_solver/queue[17][16]_i_2_n_0
    SLICE_X53Y62         FDRE                                         r  maze_solver/queue_reg[17][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.830    -0.843    maze_solver/clk_out1
    SLICE_X53Y62         FDRE                                         r  maze_solver/queue_reg[17][16]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X53Y62         FDRE (Hold_fdre_C_D)         0.107    -0.483    maze_solver/queue_reg[17][16]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 nolabel_line232/end_pos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            end_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.736%)  route 0.099ns (41.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.571    -0.593    nolabel_line232/clk_out1
    SLICE_X32Y54         FDRE                                         r  nolabel_line232/end_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  nolabel_line232/end_pos_reg[11]/Q
                         net (fo=1, routed)           0.099    -0.353    end_pos_out[11]
    SLICE_X31Y54         FDRE                                         r  end_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.842    -0.831    jdclk_OBUF
    SLICE_X31Y54         FDRE                                         r  end_pos_reg[11]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X31Y54         FDRE (Hold_fdre_C_D)         0.070    -0.507    end_pos_reg[11]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1_r_1045/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1_r_1046/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.827%)  route 0.099ns (41.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.627    -0.537    bin_maze_filt/clk_out1
    SLICE_X49Y33         FDRE                                         r  bin_maze_filt/genblk1_r_1045/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  bin_maze_filt/genblk1_r_1045/Q
                         net (fo=1, routed)           0.099    -0.297    bin_maze_filt/genblk1_r_1045_n_0
    SLICE_X47Y34         FDRE                                         r  bin_maze_filt/genblk1_r_1046/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.901    -0.772    bin_maze_filt/clk_out1
    SLICE_X47Y34         FDRE                                         r  bin_maze_filt/genblk1_r_1046/C
                         clock pessimism              0.251    -0.522    
    SLICE_X47Y34         FDRE (Hold_fdre_C_D)         0.070    -0.452    bin_maze_filt/genblk1_r_1046
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 bin_maze_filt/bin_dilation/pixel_buffer_reg_r_526_r/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/bin_dilation/pixel_buffer_reg_r_527_r/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.265%)  route 0.101ns (41.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.568    -0.596    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X40Y95         FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_526_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_526_r/Q
                         net (fo=1, routed)           0.101    -0.354    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_526_r_n_0
    SLICE_X39Y96         FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_527_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.840    -0.833    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X39Y96         FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_527_r/C
                         clock pessimism              0.253    -0.580    
    SLICE_X39Y96         FDRE (Hold_fdre_C_D)         0.070    -0.510    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_527_r
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 nolabel_line232/end_pos_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            end_pos_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.502%)  route 0.100ns (41.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.571    -0.593    nolabel_line232/clk_out1
    SLICE_X32Y54         FDRE                                         r  nolabel_line232/end_pos_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  nolabel_line232/end_pos_reg[12]/Q
                         net (fo=1, routed)           0.100    -0.352    end_pos_out[12]
    SLICE_X31Y54         FDRE                                         r  end_pos_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.842    -0.831    jdclk_OBUF
    SLICE_X31Y54         FDRE                                         r  end_pos_reg[12]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X31Y54         FDRE (Hold_fdre_C_D)         0.066    -0.511    end_pos_reg[12]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.509%)  route 0.104ns (42.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.628    -0.536    bin_maze_filt/genblk1[1].inst/v_div1/clk_out1
    SLICE_X35Y29         FDRE                                         r  bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[5]/Q
                         net (fo=2, routed)           0.104    -0.290    bin_maze_filt/genblk1[1].inst/v_div1/hsv_buffer[1]_1[5]
    SLICE_X37Y30         FDRE                                         r  bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.901    -0.772    bin_maze_filt/genblk1[1].inst/v_div1/clk_out1
    SLICE_X37Y30         FDRE                                         r  bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[6]/C
                         clock pessimism              0.252    -0.521    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.070    -0.451    bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[6]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y8      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y9      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y0      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y1      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X3Y12     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X3Y12     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X3Y13     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X3Y13     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y2      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y3      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X56Y71     bin_maze_filt/bin_dilation/pixel_buffer_reg[160]_srl32___bin_dilation_pixel_buffer_reg_r_158/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X56Y71     bin_maze_filt/bin_dilation/pixel_buffer_reg[192]_srl32___bin_dilation_pixel_buffer_reg_r_190/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X56Y71     bin_maze_filt/bin_dilation/pixel_buffer_reg[224]_srl32___bin_dilation_pixel_buffer_reg_r_222/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X56Y71     bin_maze_filt/bin_dilation/pixel_buffer_reg[256]_srl32___bin_dilation_pixel_buffer_reg_r_254/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X46Y74     bin_maze_filt/bin_dilation/pixel_buffer_reg[544]_srl32___bin_dilation_pixel_buffer_reg_r_542/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X46Y74     bin_maze_filt/bin_dilation/pixel_buffer_reg[576]_srl32___bin_dilation_pixel_buffer_reg_r_574/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X46Y74     bin_maze_filt/bin_dilation/pixel_buffer_reg[608]_srl32___bin_dilation_pixel_buffer_reg_r_606/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X46Y74     bin_maze_filt/bin_dilation/pixel_buffer_reg[640]_srl32___bin_dilation_pixel_buffer_reg_r_638/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X2Y20      bin_maze_filt/genblk1[14].inst/s_div1/quotient_reg[4]_srl5___bin_maze_filt_genblk1_r_1118/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X6Y34      bin_maze_filt/genblk1[2].inst/s_div1/quotient_reg[4]_srl5___bin_maze_filt_genblk1_r_986/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y80     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[100]_srl32___bin_dilation_pixel_buffer_reg_r_94/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y77     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1060]_srl32___bin_dilation_pixel_buffer_reg_r_94/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y77     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1092]_srl32___bin_dilation_pixel_buffer_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y77     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1124]_srl32___bin_dilation_pixel_buffer_reg_r_158/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y77     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1156]_srl32___bin_dilation_pixel_buffer_reg_r_190/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y80     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[132]_srl32___bin_dilation_pixel_buffer_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y80     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[164]_srl32___bin_dilation_pixel_buffer_reg_r_158/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y80     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[196]_srl32___bin_dilation_pixel_buffer_reg_r_190/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y79     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[228]_srl32___bin_dilation_pixel_buffer_reg_r_222/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y79     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[260]_srl32___bin_dilation_pixel_buffer_reg_r_254/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.075ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.747ns  (logic 1.624ns (12.741%)  route 11.123ns (87.259%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.656ns = ( 39.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.567    10.686    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X52Y11         LUT4 (Prop_lut4_I2_O)        0.097    10.783 r  bin_maze_filt/genblk1[13].inst/max[7]_i_18__12/O
                         net (fo=1, routed)           0.000    10.783    bin_maze_filt/genblk1[13].inst/max[7]_i_18__12_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.125 r  bin_maze_filt/genblk1[13].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.279    11.404    bin_maze_filt/genblk1[13].inst/max28_in
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.249    11.653 r  bin_maze_filt/genblk1[13].inst/max[7]_i_2__12/O
                         net (fo=4, routed)           0.757    12.409    bin_maze_filt/genblk1[13].inst/max19_out
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.506 r  bin_maze_filt/genblk1[13].inst/max[7]_i_1__12/O
                         net (fo=1, routed)           0.000    12.506    bin_maze_filt/genblk1[13].inst/max[7]_i_1__12_n_0
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.249    39.344    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[7]/C
                         clock pessimism              0.299    39.643    
                         clock uncertainty           -0.094    39.549    
    SLICE_X57Y16         FDRE (Setup_fdre_C_D)        0.032    39.581    bin_maze_filt/genblk1[13].inst/max_reg[7]
  -------------------------------------------------------------------
                         required time                         39.581    
                         arrival time                         -12.506    
  -------------------------------------------------------------------
                         slack                                 27.075    

Slack (MET) :             27.215ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.607ns  (logic 1.624ns (12.882%)  route 10.983ns (87.118%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.656ns = ( 39.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.567    10.686    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X52Y11         LUT4 (Prop_lut4_I2_O)        0.097    10.783 r  bin_maze_filt/genblk1[13].inst/max[7]_i_18__12/O
                         net (fo=1, routed)           0.000    10.783    bin_maze_filt/genblk1[13].inst/max[7]_i_18__12_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.125 r  bin_maze_filt/genblk1[13].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.279    11.404    bin_maze_filt/genblk1[13].inst/max28_in
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.249    11.653 r  bin_maze_filt/genblk1[13].inst/max[7]_i_2__12/O
                         net (fo=4, routed)           0.617    12.269    bin_maze_filt/genblk1[13].inst/max19_out
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.366 r  bin_maze_filt/genblk1[13].inst/max[6]_i_1__12/O
                         net (fo=1, routed)           0.000    12.366    bin_maze_filt/genblk1[13].inst/max[6]_i_1__12_n_0
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.249    39.344    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[6]/C
                         clock pessimism              0.299    39.643    
                         clock uncertainty           -0.094    39.549    
    SLICE_X57Y16         FDRE (Setup_fdre_C_D)        0.032    39.581    bin_maze_filt/genblk1[13].inst/max_reg[6]
  -------------------------------------------------------------------
                         required time                         39.581    
                         arrival time                         -12.366    
  -------------------------------------------------------------------
                         slack                                 27.215    

Slack (MET) :             27.220ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.600ns  (logic 1.624ns (12.889%)  route 10.976ns (87.111%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.655ns = ( 39.345 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.424    10.542    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X61Y12         LUT4 (Prop_lut4_I3_O)        0.097    10.639 r  bin_maze_filt/genblk1[13].inst/min[7]_i_19__13/O
                         net (fo=1, routed)           0.000    10.639    bin_maze_filt/genblk1[13].inst/min[7]_i_19__13_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.981 r  bin_maze_filt/genblk1[13].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.401    11.382    bin_maze_filt/genblk1[13].inst/min24_in
    SLICE_X60Y12         LUT2 (Prop_lut2_I0_O)        0.249    11.631 r  bin_maze_filt/genblk1[13].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.631    12.262    bin_maze_filt/genblk1[13].inst/min15_out
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.359 r  bin_maze_filt/genblk1[13].inst/min[4]_i_1__12/O
                         net (fo=1, routed)           0.000    12.359    bin_maze_filt/genblk1[13].inst/min[4]_i_1__12_n_0
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.250    39.345    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[4]/C
                         clock pessimism              0.299    39.644    
                         clock uncertainty           -0.094    39.550    
    SLICE_X59Y16         FDRE (Setup_fdre_C_D)        0.030    39.580    bin_maze_filt/genblk1[13].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.580    
                         arrival time                         -12.359    
  -------------------------------------------------------------------
                         slack                                 27.220    

Slack (MET) :             27.273ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[9].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.591ns  (logic 1.503ns (11.937%)  route 11.088ns (88.063%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.650ns = ( 39.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.385     2.486    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.097     2.583 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.583    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5_n_0
    SLICE_X62Y25         MUXF7 (Prop_muxf7_I1_O)      0.160     2.743 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.668     4.411    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X14Y25         LUT5 (Prop_lut5_I2_O)        0.215     4.626 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=286, routed)         6.444    11.070    bin_maze_filt/genblk1[9].inst/doutb[5]
    SLICE_X56Y48         LUT4 (Prop_lut4_I3_O)        0.097    11.167 r  bin_maze_filt/genblk1[9].inst/min[7]_i_15__9/O
                         net (fo=1, routed)           0.000    11.167    bin_maze_filt/genblk1[9].inst/min[7]_i_15__9_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.509 r  bin_maze_filt/genblk1[9].inst/min_reg[7]_i_5/CO[1]
                         net (fo=4, routed)           0.591    12.100    bin_maze_filt/genblk1[9].inst/min2
    SLICE_X56Y46         LUT6 (Prop_lut6_I4_O)        0.251    12.351 r  bin_maze_filt/genblk1[9].inst/min[4]_i_1__8/O
                         net (fo=1, routed)           0.000    12.351    bin_maze_filt/genblk1[9].inst/min[4]_i_1__8_n_0
    SLICE_X56Y46         FDRE                                         r  bin_maze_filt/genblk1[9].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.255    39.350    bin_maze_filt/genblk1[9].inst/clk_out1
    SLICE_X56Y46         FDRE                                         r  bin_maze_filt/genblk1[9].inst/min_reg[4]/C
                         clock pessimism              0.299    39.649    
                         clock uncertainty           -0.094    39.555    
    SLICE_X56Y46         FDRE (Setup_fdre_C_D)        0.069    39.624    bin_maze_filt/genblk1[9].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.624    
                         arrival time                         -12.351    
  -------------------------------------------------------------------
                         slack                                 27.273    

Slack (MET) :             27.295ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.527ns  (logic 1.624ns (12.964%)  route 10.903ns (87.036%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.656ns = ( 39.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.567    10.686    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X52Y11         LUT4 (Prop_lut4_I2_O)        0.097    10.783 r  bin_maze_filt/genblk1[13].inst/max[7]_i_18__12/O
                         net (fo=1, routed)           0.000    10.783    bin_maze_filt/genblk1[13].inst/max[7]_i_18__12_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.125 r  bin_maze_filt/genblk1[13].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.279    11.404    bin_maze_filt/genblk1[13].inst/max28_in
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.249    11.653 r  bin_maze_filt/genblk1[13].inst/max[7]_i_2__12/O
                         net (fo=4, routed)           0.537    12.190    bin_maze_filt/genblk1[13].inst/max19_out
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.287 r  bin_maze_filt/genblk1[13].inst/max[4]_i_1__12/O
                         net (fo=1, routed)           0.000    12.287    bin_maze_filt/genblk1[13].inst/max[4]_i_1__12_n_0
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.249    39.344    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[4]/C
                         clock pessimism              0.299    39.643    
                         clock uncertainty           -0.094    39.549    
    SLICE_X57Y16         FDRE (Setup_fdre_C_D)        0.033    39.582    bin_maze_filt/genblk1[13].inst/max_reg[4]
  -------------------------------------------------------------------
                         required time                         39.582    
                         arrival time                         -12.287    
  -------------------------------------------------------------------
                         slack                                 27.295    

Slack (MET) :             27.344ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.478ns  (logic 1.624ns (13.015%)  route 10.854ns (86.985%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.655ns = ( 39.345 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.424    10.542    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X61Y12         LUT4 (Prop_lut4_I3_O)        0.097    10.639 r  bin_maze_filt/genblk1[13].inst/min[7]_i_19__13/O
                         net (fo=1, routed)           0.000    10.639    bin_maze_filt/genblk1[13].inst/min[7]_i_19__13_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.981 r  bin_maze_filt/genblk1[13].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.401    11.382    bin_maze_filt/genblk1[13].inst/min24_in
    SLICE_X60Y12         LUT2 (Prop_lut2_I0_O)        0.249    11.631 r  bin_maze_filt/genblk1[13].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.509    12.140    bin_maze_filt/genblk1[13].inst/min15_out
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.237 r  bin_maze_filt/genblk1[13].inst/min[5]_i_1__12/O
                         net (fo=1, routed)           0.000    12.237    bin_maze_filt/genblk1[13].inst/min[5]_i_1__12_n_0
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.250    39.345    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[5]/C
                         clock pessimism              0.299    39.644    
                         clock uncertainty           -0.094    39.550    
    SLICE_X59Y16         FDRE (Setup_fdre_C_D)        0.032    39.582    bin_maze_filt/genblk1[13].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.582    
                         arrival time                         -12.237    
  -------------------------------------------------------------------
                         slack                                 27.344    

Slack (MET) :             27.390ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.430ns  (logic 1.624ns (13.066%)  route 10.806ns (86.934%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.656ns = ( 39.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.567    10.686    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X52Y11         LUT4 (Prop_lut4_I2_O)        0.097    10.783 r  bin_maze_filt/genblk1[13].inst/max[7]_i_18__12/O
                         net (fo=1, routed)           0.000    10.783    bin_maze_filt/genblk1[13].inst/max[7]_i_18__12_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.125 r  bin_maze_filt/genblk1[13].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.279    11.404    bin_maze_filt/genblk1[13].inst/max28_in
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.249    11.653 r  bin_maze_filt/genblk1[13].inst/max[7]_i_2__12/O
                         net (fo=4, routed)           0.440    12.092    bin_maze_filt/genblk1[13].inst/max19_out
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.189 r  bin_maze_filt/genblk1[13].inst/max[5]_i_1__12/O
                         net (fo=1, routed)           0.000    12.189    bin_maze_filt/genblk1[13].inst/max[5]_i_1__12_n_0
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.249    39.344    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[5]/C
                         clock pessimism              0.299    39.643    
                         clock uncertainty           -0.094    39.549    
    SLICE_X57Y16         FDRE (Setup_fdre_C_D)        0.030    39.579    bin_maze_filt/genblk1[13].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.579    
                         arrival time                         -12.189    
  -------------------------------------------------------------------
                         slack                                 27.390    

Slack (MET) :             27.423ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.400ns  (logic 1.624ns (13.097%)  route 10.776ns (86.903%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.655ns = ( 39.345 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.424    10.542    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X61Y12         LUT4 (Prop_lut4_I3_O)        0.097    10.639 r  bin_maze_filt/genblk1[13].inst/min[7]_i_19__13/O
                         net (fo=1, routed)           0.000    10.639    bin_maze_filt/genblk1[13].inst/min[7]_i_19__13_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.981 r  bin_maze_filt/genblk1[13].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.401    11.382    bin_maze_filt/genblk1[13].inst/min24_in
    SLICE_X60Y12         LUT2 (Prop_lut2_I0_O)        0.249    11.631 r  bin_maze_filt/genblk1[13].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.431    12.062    bin_maze_filt/genblk1[13].inst/min15_out
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.159 r  bin_maze_filt/genblk1[13].inst/min[7]_i_2__12/O
                         net (fo=1, routed)           0.000    12.159    bin_maze_filt/genblk1[13].inst/min[7]_i_2__12_n_0
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.250    39.345    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[7]/C
                         clock pessimism              0.299    39.644    
                         clock uncertainty           -0.094    39.550    
    SLICE_X59Y16         FDRE (Setup_fdre_C_D)        0.033    39.583    bin_maze_filt/genblk1[13].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.583    
                         arrival time                         -12.159    
  -------------------------------------------------------------------
                         slack                                 27.423    

Slack (MET) :             27.426ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.396ns  (logic 1.624ns (13.101%)  route 10.772ns (86.899%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.655ns = ( 39.345 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.424    10.542    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X61Y12         LUT4 (Prop_lut4_I3_O)        0.097    10.639 r  bin_maze_filt/genblk1[13].inst/min[7]_i_19__13/O
                         net (fo=1, routed)           0.000    10.639    bin_maze_filt/genblk1[13].inst/min[7]_i_19__13_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.981 r  bin_maze_filt/genblk1[13].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.401    11.382    bin_maze_filt/genblk1[13].inst/min24_in
    SLICE_X60Y12         LUT2 (Prop_lut2_I0_O)        0.249    11.631 r  bin_maze_filt/genblk1[13].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.427    12.058    bin_maze_filt/genblk1[13].inst/min15_out
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.155 r  bin_maze_filt/genblk1[13].inst/min[6]_i_1__12/O
                         net (fo=1, routed)           0.000    12.155    bin_maze_filt/genblk1[13].inst/min[6]_i_1__12_n_0
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.250    39.345    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[6]/C
                         clock pessimism              0.299    39.644    
                         clock uncertainty           -0.094    39.550    
    SLICE_X59Y16         FDRE (Setup_fdre_C_D)        0.032    39.582    bin_maze_filt/genblk1[13].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.582    
                         arrival time                         -12.155    
  -------------------------------------------------------------------
                         slack                                 27.426    

Slack (MET) :             27.447ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[9].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.420ns  (logic 1.503ns (12.102%)  route 10.917ns (87.898%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.650ns = ( 39.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.385     2.486    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.097     2.583 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.583    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5_n_0
    SLICE_X62Y25         MUXF7 (Prop_muxf7_I1_O)      0.160     2.743 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.668     4.411    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X14Y25         LUT5 (Prop_lut5_I2_O)        0.215     4.626 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=286, routed)         6.444    11.070    bin_maze_filt/genblk1[9].inst/doutb[5]
    SLICE_X56Y48         LUT4 (Prop_lut4_I3_O)        0.097    11.167 r  bin_maze_filt/genblk1[9].inst/min[7]_i_15__9/O
                         net (fo=1, routed)           0.000    11.167    bin_maze_filt/genblk1[9].inst/min[7]_i_15__9_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.509 r  bin_maze_filt/genblk1[9].inst/min_reg[7]_i_5/CO[1]
                         net (fo=4, routed)           0.420    11.929    bin_maze_filt/genblk1[9].inst/min2
    SLICE_X56Y46         LUT6 (Prop_lut6_I4_O)        0.251    12.180 r  bin_maze_filt/genblk1[9].inst/min[5]_i_1__8/O
                         net (fo=1, routed)           0.000    12.180    bin_maze_filt/genblk1[9].inst/min[5]_i_1__8_n_0
    SLICE_X56Y46         FDRE                                         r  bin_maze_filt/genblk1[9].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.255    39.350    bin_maze_filt/genblk1[9].inst/clk_out1
    SLICE_X56Y46         FDRE                                         r  bin_maze_filt/genblk1[9].inst/min_reg[5]/C
                         clock pessimism              0.299    39.649    
                         clock uncertainty           -0.094    39.555    
    SLICE_X56Y46         FDRE (Setup_fdre_C_D)        0.072    39.627    bin_maze_filt/genblk1[9].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.627    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                 27.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.565    -0.599    maze_solver/clk_out1
    SLICE_X51Y56         FDRE                                         r  maze_solver/queue_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  maze_solver/queue_reg[5][8]/Q
                         net (fo=1, routed)           0.079    -0.379    maze_solver/queue_reg[5]_58[8]
    SLICE_X50Y56         LUT5 (Prop_lut5_I0_O)        0.045    -0.334 r  maze_solver/queue[4][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    maze_solver/queue[4][8]_i_1_n_0
    SLICE_X50Y56         FDRE                                         r  maze_solver/queue_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.835    -0.838    maze_solver/clk_out1
    SLICE_X50Y56         FDRE                                         r  maze_solver/queue_reg[4][8]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X50Y56         FDRE (Hold_fdre_C_D)         0.121    -0.465    maze_solver/queue_reg[4][8]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[47][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[46][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.209ns (81.321%)  route 0.048ns (18.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.558    -0.606    maze_solver/clk_out1
    SLICE_X38Y71         FDRE                                         r  maze_solver/queue_reg[47][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  maze_solver/queue_reg[47][8]/Q
                         net (fo=1, routed)           0.048    -0.394    maze_solver/queue_reg[47]_16[8]
    SLICE_X39Y71         LUT5 (Prop_lut5_I0_O)        0.045    -0.349 r  maze_solver/queue[46][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.349    maze_solver/queue[46][8]_i_1_n_0
    SLICE_X39Y71         FDRE                                         r  maze_solver/queue_reg[46][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.828    -0.845    maze_solver/clk_out1
    SLICE_X39Y71         FDRE                                         r  maze_solver/queue_reg[46][8]/C
                         clock pessimism              0.252    -0.593    
    SLICE_X39Y71         FDRE (Hold_fdre_C_D)         0.092    -0.501    maze_solver/queue_reg[46][8]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[16][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[15][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (81.006%)  route 0.049ns (18.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.562    -0.602    maze_solver/clk_out1
    SLICE_X54Y60         FDRE                                         r  maze_solver/queue_reg[16][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  maze_solver/queue_reg[16][8]/Q
                         net (fo=1, routed)           0.049    -0.389    maze_solver/queue_reg[16]_47[8]
    SLICE_X55Y60         LUT5 (Prop_lut5_I0_O)        0.045    -0.344 r  maze_solver/queue[15][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    maze_solver/queue[15][8]_i_1_n_0
    SLICE_X55Y60         FDRE                                         r  maze_solver/queue_reg[15][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.832    -0.841    maze_solver/clk_out1
    SLICE_X55Y60         FDRE                                         r  maze_solver/queue_reg[15][8]/C
                         clock pessimism              0.252    -0.589    
    SLICE_X55Y60         FDRE (Hold_fdre_C_D)         0.092    -0.497    maze_solver/queue_reg[15][8]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[24][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[23][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (81.006%)  route 0.049ns (18.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.565    -0.599    maze_solver/clk_out1
    SLICE_X42Y62         FDRE                                         r  maze_solver/queue_reg[24][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  maze_solver/queue_reg[24][8]/Q
                         net (fo=1, routed)           0.049    -0.386    maze_solver/queue_reg[24]_39[8]
    SLICE_X43Y62         LUT5 (Prop_lut5_I0_O)        0.045    -0.341 r  maze_solver/queue[23][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    maze_solver/queue[23][8]_i_1_n_0
    SLICE_X43Y62         FDRE                                         r  maze_solver/queue_reg[23][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.834    -0.839    maze_solver/clk_out1
    SLICE_X43Y62         FDRE                                         r  maze_solver/queue_reg[23][8]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.092    -0.494    maze_solver/queue_reg[23][8]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[18][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[17][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.189ns (69.140%)  route 0.084ns (30.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.561    -0.603    maze_solver/clk_out1
    SLICE_X52Y62         FDRE                                         r  maze_solver/queue_reg[18][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  maze_solver/queue_reg[18][16]/Q
                         net (fo=1, routed)           0.084    -0.378    maze_solver/queue_reg[18]_45[16]
    SLICE_X53Y62         LUT3 (Prop_lut3_I0_O)        0.048    -0.330 r  maze_solver/queue[17][16]_i_2/O
                         net (fo=1, routed)           0.000    -0.330    maze_solver/queue[17][16]_i_2_n_0
    SLICE_X53Y62         FDRE                                         r  maze_solver/queue_reg[17][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.830    -0.843    maze_solver/clk_out1
    SLICE_X53Y62         FDRE                                         r  maze_solver/queue_reg[17][16]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X53Y62         FDRE (Hold_fdre_C_D)         0.107    -0.483    maze_solver/queue_reg[17][16]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 nolabel_line232/end_pos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            end_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.736%)  route 0.099ns (41.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.571    -0.593    nolabel_line232/clk_out1
    SLICE_X32Y54         FDRE                                         r  nolabel_line232/end_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  nolabel_line232/end_pos_reg[11]/Q
                         net (fo=1, routed)           0.099    -0.353    end_pos_out[11]
    SLICE_X31Y54         FDRE                                         r  end_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.842    -0.831    jdclk_OBUF
    SLICE_X31Y54         FDRE                                         r  end_pos_reg[11]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X31Y54         FDRE (Hold_fdre_C_D)         0.070    -0.507    end_pos_reg[11]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1_r_1045/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1_r_1046/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.827%)  route 0.099ns (41.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.627    -0.537    bin_maze_filt/clk_out1
    SLICE_X49Y33         FDRE                                         r  bin_maze_filt/genblk1_r_1045/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  bin_maze_filt/genblk1_r_1045/Q
                         net (fo=1, routed)           0.099    -0.297    bin_maze_filt/genblk1_r_1045_n_0
    SLICE_X47Y34         FDRE                                         r  bin_maze_filt/genblk1_r_1046/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.901    -0.772    bin_maze_filt/clk_out1
    SLICE_X47Y34         FDRE                                         r  bin_maze_filt/genblk1_r_1046/C
                         clock pessimism              0.251    -0.522    
    SLICE_X47Y34         FDRE (Hold_fdre_C_D)         0.070    -0.452    bin_maze_filt/genblk1_r_1046
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 bin_maze_filt/bin_dilation/pixel_buffer_reg_r_526_r/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/bin_dilation/pixel_buffer_reg_r_527_r/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.265%)  route 0.101ns (41.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.568    -0.596    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X40Y95         FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_526_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_526_r/Q
                         net (fo=1, routed)           0.101    -0.354    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_526_r_n_0
    SLICE_X39Y96         FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_527_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.840    -0.833    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X39Y96         FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_527_r/C
                         clock pessimism              0.253    -0.580    
    SLICE_X39Y96         FDRE (Hold_fdre_C_D)         0.070    -0.510    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_527_r
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 nolabel_line232/end_pos_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            end_pos_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.502%)  route 0.100ns (41.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.571    -0.593    nolabel_line232/clk_out1
    SLICE_X32Y54         FDRE                                         r  nolabel_line232/end_pos_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  nolabel_line232/end_pos_reg[12]/Q
                         net (fo=1, routed)           0.100    -0.352    end_pos_out[12]
    SLICE_X31Y54         FDRE                                         r  end_pos_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.842    -0.831    jdclk_OBUF
    SLICE_X31Y54         FDRE                                         r  end_pos_reg[12]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X31Y54         FDRE (Hold_fdre_C_D)         0.066    -0.511    end_pos_reg[12]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.509%)  route 0.104ns (42.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.628    -0.536    bin_maze_filt/genblk1[1].inst/v_div1/clk_out1
    SLICE_X35Y29         FDRE                                         r  bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[5]/Q
                         net (fo=2, routed)           0.104    -0.290    bin_maze_filt/genblk1[1].inst/v_div1/hsv_buffer[1]_1[5]
    SLICE_X37Y30         FDRE                                         r  bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.901    -0.772    bin_maze_filt/genblk1[1].inst/v_div1/clk_out1
    SLICE_X37Y30         FDRE                                         r  bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[6]/C
                         clock pessimism              0.252    -0.521    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.070    -0.451    bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[6]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y8      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y9      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y0      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y1      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X3Y12     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X3Y12     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X3Y13     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X3Y13     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y2      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y3      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X56Y71     bin_maze_filt/bin_dilation/pixel_buffer_reg[160]_srl32___bin_dilation_pixel_buffer_reg_r_158/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X56Y71     bin_maze_filt/bin_dilation/pixel_buffer_reg[192]_srl32___bin_dilation_pixel_buffer_reg_r_190/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X56Y71     bin_maze_filt/bin_dilation/pixel_buffer_reg[224]_srl32___bin_dilation_pixel_buffer_reg_r_222/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X56Y71     bin_maze_filt/bin_dilation/pixel_buffer_reg[256]_srl32___bin_dilation_pixel_buffer_reg_r_254/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X46Y74     bin_maze_filt/bin_dilation/pixel_buffer_reg[544]_srl32___bin_dilation_pixel_buffer_reg_r_542/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X46Y74     bin_maze_filt/bin_dilation/pixel_buffer_reg[576]_srl32___bin_dilation_pixel_buffer_reg_r_574/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X46Y74     bin_maze_filt/bin_dilation/pixel_buffer_reg[608]_srl32___bin_dilation_pixel_buffer_reg_r_606/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X46Y74     bin_maze_filt/bin_dilation/pixel_buffer_reg[640]_srl32___bin_dilation_pixel_buffer_reg_r_638/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X2Y20      bin_maze_filt/genblk1[14].inst/s_div1/quotient_reg[4]_srl5___bin_maze_filt_genblk1_r_1118/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X6Y34      bin_maze_filt/genblk1[2].inst/s_div1/quotient_reg[4]_srl5___bin_maze_filt_genblk1_r_986/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y80     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[100]_srl32___bin_dilation_pixel_buffer_reg_r_94/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y77     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1060]_srl32___bin_dilation_pixel_buffer_reg_r_94/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y77     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1092]_srl32___bin_dilation_pixel_buffer_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y77     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1124]_srl32___bin_dilation_pixel_buffer_reg_r_158/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y77     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1156]_srl32___bin_dilation_pixel_buffer_reg_r_190/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y80     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[132]_srl32___bin_dilation_pixel_buffer_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y80     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[164]_srl32___bin_dilation_pixel_buffer_reg_r_158/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y80     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[196]_srl32___bin_dilation_pixel_buffer_reg_r_190/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y79     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[228]_srl32___bin_dilation_pixel_buffer_reg_r_222/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y79     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[260]_srl32___bin_dilation_pixel_buffer_reg_r_254/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.071ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.747ns  (logic 1.624ns (12.741%)  route 11.123ns (87.259%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.656ns = ( 39.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.567    10.686    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X52Y11         LUT4 (Prop_lut4_I2_O)        0.097    10.783 r  bin_maze_filt/genblk1[13].inst/max[7]_i_18__12/O
                         net (fo=1, routed)           0.000    10.783    bin_maze_filt/genblk1[13].inst/max[7]_i_18__12_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.125 r  bin_maze_filt/genblk1[13].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.279    11.404    bin_maze_filt/genblk1[13].inst/max28_in
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.249    11.653 r  bin_maze_filt/genblk1[13].inst/max[7]_i_2__12/O
                         net (fo=4, routed)           0.757    12.409    bin_maze_filt/genblk1[13].inst/max19_out
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.506 r  bin_maze_filt/genblk1[13].inst/max[7]_i_1__12/O
                         net (fo=1, routed)           0.000    12.506    bin_maze_filt/genblk1[13].inst/max[7]_i_1__12_n_0
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.249    39.344    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[7]/C
                         clock pessimism              0.299    39.643    
                         clock uncertainty           -0.098    39.546    
    SLICE_X57Y16         FDRE (Setup_fdre_C_D)        0.032    39.578    bin_maze_filt/genblk1[13].inst/max_reg[7]
  -------------------------------------------------------------------
                         required time                         39.578    
                         arrival time                         -12.506    
  -------------------------------------------------------------------
                         slack                                 27.071    

Slack (MET) :             27.211ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.607ns  (logic 1.624ns (12.882%)  route 10.983ns (87.118%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.656ns = ( 39.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.567    10.686    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X52Y11         LUT4 (Prop_lut4_I2_O)        0.097    10.783 r  bin_maze_filt/genblk1[13].inst/max[7]_i_18__12/O
                         net (fo=1, routed)           0.000    10.783    bin_maze_filt/genblk1[13].inst/max[7]_i_18__12_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.125 r  bin_maze_filt/genblk1[13].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.279    11.404    bin_maze_filt/genblk1[13].inst/max28_in
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.249    11.653 r  bin_maze_filt/genblk1[13].inst/max[7]_i_2__12/O
                         net (fo=4, routed)           0.617    12.269    bin_maze_filt/genblk1[13].inst/max19_out
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.366 r  bin_maze_filt/genblk1[13].inst/max[6]_i_1__12/O
                         net (fo=1, routed)           0.000    12.366    bin_maze_filt/genblk1[13].inst/max[6]_i_1__12_n_0
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.249    39.344    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[6]/C
                         clock pessimism              0.299    39.643    
                         clock uncertainty           -0.098    39.546    
    SLICE_X57Y16         FDRE (Setup_fdre_C_D)        0.032    39.578    bin_maze_filt/genblk1[13].inst/max_reg[6]
  -------------------------------------------------------------------
                         required time                         39.578    
                         arrival time                         -12.366    
  -------------------------------------------------------------------
                         slack                                 27.211    

Slack (MET) :             27.217ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.600ns  (logic 1.624ns (12.889%)  route 10.976ns (87.111%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.655ns = ( 39.345 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.424    10.542    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X61Y12         LUT4 (Prop_lut4_I3_O)        0.097    10.639 r  bin_maze_filt/genblk1[13].inst/min[7]_i_19__13/O
                         net (fo=1, routed)           0.000    10.639    bin_maze_filt/genblk1[13].inst/min[7]_i_19__13_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.981 r  bin_maze_filt/genblk1[13].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.401    11.382    bin_maze_filt/genblk1[13].inst/min24_in
    SLICE_X60Y12         LUT2 (Prop_lut2_I0_O)        0.249    11.631 r  bin_maze_filt/genblk1[13].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.631    12.262    bin_maze_filt/genblk1[13].inst/min15_out
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.359 r  bin_maze_filt/genblk1[13].inst/min[4]_i_1__12/O
                         net (fo=1, routed)           0.000    12.359    bin_maze_filt/genblk1[13].inst/min[4]_i_1__12_n_0
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.250    39.345    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[4]/C
                         clock pessimism              0.299    39.644    
                         clock uncertainty           -0.098    39.547    
    SLICE_X59Y16         FDRE (Setup_fdre_C_D)        0.030    39.577    bin_maze_filt/genblk1[13].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.577    
                         arrival time                         -12.359    
  -------------------------------------------------------------------
                         slack                                 27.217    

Slack (MET) :             27.270ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[9].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.591ns  (logic 1.503ns (11.937%)  route 11.088ns (88.063%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.650ns = ( 39.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.385     2.486    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.097     2.583 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.583    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5_n_0
    SLICE_X62Y25         MUXF7 (Prop_muxf7_I1_O)      0.160     2.743 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.668     4.411    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X14Y25         LUT5 (Prop_lut5_I2_O)        0.215     4.626 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=286, routed)         6.444    11.070    bin_maze_filt/genblk1[9].inst/doutb[5]
    SLICE_X56Y48         LUT4 (Prop_lut4_I3_O)        0.097    11.167 r  bin_maze_filt/genblk1[9].inst/min[7]_i_15__9/O
                         net (fo=1, routed)           0.000    11.167    bin_maze_filt/genblk1[9].inst/min[7]_i_15__9_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.509 r  bin_maze_filt/genblk1[9].inst/min_reg[7]_i_5/CO[1]
                         net (fo=4, routed)           0.591    12.100    bin_maze_filt/genblk1[9].inst/min2
    SLICE_X56Y46         LUT6 (Prop_lut6_I4_O)        0.251    12.351 r  bin_maze_filt/genblk1[9].inst/min[4]_i_1__8/O
                         net (fo=1, routed)           0.000    12.351    bin_maze_filt/genblk1[9].inst/min[4]_i_1__8_n_0
    SLICE_X56Y46         FDRE                                         r  bin_maze_filt/genblk1[9].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.255    39.350    bin_maze_filt/genblk1[9].inst/clk_out1
    SLICE_X56Y46         FDRE                                         r  bin_maze_filt/genblk1[9].inst/min_reg[4]/C
                         clock pessimism              0.299    39.649    
                         clock uncertainty           -0.098    39.552    
    SLICE_X56Y46         FDRE (Setup_fdre_C_D)        0.069    39.621    bin_maze_filt/genblk1[9].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.621    
                         arrival time                         -12.351    
  -------------------------------------------------------------------
                         slack                                 27.270    

Slack (MET) :             27.292ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.527ns  (logic 1.624ns (12.964%)  route 10.903ns (87.036%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.656ns = ( 39.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.567    10.686    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X52Y11         LUT4 (Prop_lut4_I2_O)        0.097    10.783 r  bin_maze_filt/genblk1[13].inst/max[7]_i_18__12/O
                         net (fo=1, routed)           0.000    10.783    bin_maze_filt/genblk1[13].inst/max[7]_i_18__12_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.125 r  bin_maze_filt/genblk1[13].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.279    11.404    bin_maze_filt/genblk1[13].inst/max28_in
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.249    11.653 r  bin_maze_filt/genblk1[13].inst/max[7]_i_2__12/O
                         net (fo=4, routed)           0.537    12.190    bin_maze_filt/genblk1[13].inst/max19_out
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.287 r  bin_maze_filt/genblk1[13].inst/max[4]_i_1__12/O
                         net (fo=1, routed)           0.000    12.287    bin_maze_filt/genblk1[13].inst/max[4]_i_1__12_n_0
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.249    39.344    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[4]/C
                         clock pessimism              0.299    39.643    
                         clock uncertainty           -0.098    39.546    
    SLICE_X57Y16         FDRE (Setup_fdre_C_D)        0.033    39.579    bin_maze_filt/genblk1[13].inst/max_reg[4]
  -------------------------------------------------------------------
                         required time                         39.579    
                         arrival time                         -12.287    
  -------------------------------------------------------------------
                         slack                                 27.292    

Slack (MET) :             27.341ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.478ns  (logic 1.624ns (13.015%)  route 10.854ns (86.985%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.655ns = ( 39.345 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.424    10.542    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X61Y12         LUT4 (Prop_lut4_I3_O)        0.097    10.639 r  bin_maze_filt/genblk1[13].inst/min[7]_i_19__13/O
                         net (fo=1, routed)           0.000    10.639    bin_maze_filt/genblk1[13].inst/min[7]_i_19__13_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.981 r  bin_maze_filt/genblk1[13].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.401    11.382    bin_maze_filt/genblk1[13].inst/min24_in
    SLICE_X60Y12         LUT2 (Prop_lut2_I0_O)        0.249    11.631 r  bin_maze_filt/genblk1[13].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.509    12.140    bin_maze_filt/genblk1[13].inst/min15_out
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.237 r  bin_maze_filt/genblk1[13].inst/min[5]_i_1__12/O
                         net (fo=1, routed)           0.000    12.237    bin_maze_filt/genblk1[13].inst/min[5]_i_1__12_n_0
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.250    39.345    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[5]/C
                         clock pessimism              0.299    39.644    
                         clock uncertainty           -0.098    39.547    
    SLICE_X59Y16         FDRE (Setup_fdre_C_D)        0.032    39.579    bin_maze_filt/genblk1[13].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.579    
                         arrival time                         -12.237    
  -------------------------------------------------------------------
                         slack                                 27.341    

Slack (MET) :             27.386ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.430ns  (logic 1.624ns (13.066%)  route 10.806ns (86.934%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.656ns = ( 39.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.567    10.686    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X52Y11         LUT4 (Prop_lut4_I2_O)        0.097    10.783 r  bin_maze_filt/genblk1[13].inst/max[7]_i_18__12/O
                         net (fo=1, routed)           0.000    10.783    bin_maze_filt/genblk1[13].inst/max[7]_i_18__12_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.125 r  bin_maze_filt/genblk1[13].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.279    11.404    bin_maze_filt/genblk1[13].inst/max28_in
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.249    11.653 r  bin_maze_filt/genblk1[13].inst/max[7]_i_2__12/O
                         net (fo=4, routed)           0.440    12.092    bin_maze_filt/genblk1[13].inst/max19_out
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.189 r  bin_maze_filt/genblk1[13].inst/max[5]_i_1__12/O
                         net (fo=1, routed)           0.000    12.189    bin_maze_filt/genblk1[13].inst/max[5]_i_1__12_n_0
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.249    39.344    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[5]/C
                         clock pessimism              0.299    39.643    
                         clock uncertainty           -0.098    39.546    
    SLICE_X57Y16         FDRE (Setup_fdre_C_D)        0.030    39.576    bin_maze_filt/genblk1[13].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.576    
                         arrival time                         -12.189    
  -------------------------------------------------------------------
                         slack                                 27.386    

Slack (MET) :             27.420ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.400ns  (logic 1.624ns (13.097%)  route 10.776ns (86.903%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.655ns = ( 39.345 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.424    10.542    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X61Y12         LUT4 (Prop_lut4_I3_O)        0.097    10.639 r  bin_maze_filt/genblk1[13].inst/min[7]_i_19__13/O
                         net (fo=1, routed)           0.000    10.639    bin_maze_filt/genblk1[13].inst/min[7]_i_19__13_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.981 r  bin_maze_filt/genblk1[13].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.401    11.382    bin_maze_filt/genblk1[13].inst/min24_in
    SLICE_X60Y12         LUT2 (Prop_lut2_I0_O)        0.249    11.631 r  bin_maze_filt/genblk1[13].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.431    12.062    bin_maze_filt/genblk1[13].inst/min15_out
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.159 r  bin_maze_filt/genblk1[13].inst/min[7]_i_2__12/O
                         net (fo=1, routed)           0.000    12.159    bin_maze_filt/genblk1[13].inst/min[7]_i_2__12_n_0
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.250    39.345    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[7]/C
                         clock pessimism              0.299    39.644    
                         clock uncertainty           -0.098    39.547    
    SLICE_X59Y16         FDRE (Setup_fdre_C_D)        0.033    39.580    bin_maze_filt/genblk1[13].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.580    
                         arrival time                         -12.159    
  -------------------------------------------------------------------
                         slack                                 27.420    

Slack (MET) :             27.423ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.396ns  (logic 1.624ns (13.101%)  route 10.772ns (86.899%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.655ns = ( 39.345 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.424    10.542    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X61Y12         LUT4 (Prop_lut4_I3_O)        0.097    10.639 r  bin_maze_filt/genblk1[13].inst/min[7]_i_19__13/O
                         net (fo=1, routed)           0.000    10.639    bin_maze_filt/genblk1[13].inst/min[7]_i_19__13_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.981 r  bin_maze_filt/genblk1[13].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.401    11.382    bin_maze_filt/genblk1[13].inst/min24_in
    SLICE_X60Y12         LUT2 (Prop_lut2_I0_O)        0.249    11.631 r  bin_maze_filt/genblk1[13].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.427    12.058    bin_maze_filt/genblk1[13].inst/min15_out
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.155 r  bin_maze_filt/genblk1[13].inst/min[6]_i_1__12/O
                         net (fo=1, routed)           0.000    12.155    bin_maze_filt/genblk1[13].inst/min[6]_i_1__12_n_0
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.250    39.345    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[6]/C
                         clock pessimism              0.299    39.644    
                         clock uncertainty           -0.098    39.547    
    SLICE_X59Y16         FDRE (Setup_fdre_C_D)        0.032    39.579    bin_maze_filt/genblk1[13].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.579    
                         arrival time                         -12.155    
  -------------------------------------------------------------------
                         slack                                 27.423    

Slack (MET) :             27.444ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[9].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.420ns  (logic 1.503ns (12.102%)  route 10.917ns (87.898%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.650ns = ( 39.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.385     2.486    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.097     2.583 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.583    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5_n_0
    SLICE_X62Y25         MUXF7 (Prop_muxf7_I1_O)      0.160     2.743 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.668     4.411    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X14Y25         LUT5 (Prop_lut5_I2_O)        0.215     4.626 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=286, routed)         6.444    11.070    bin_maze_filt/genblk1[9].inst/doutb[5]
    SLICE_X56Y48         LUT4 (Prop_lut4_I3_O)        0.097    11.167 r  bin_maze_filt/genblk1[9].inst/min[7]_i_15__9/O
                         net (fo=1, routed)           0.000    11.167    bin_maze_filt/genblk1[9].inst/min[7]_i_15__9_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.509 r  bin_maze_filt/genblk1[9].inst/min_reg[7]_i_5/CO[1]
                         net (fo=4, routed)           0.420    11.929    bin_maze_filt/genblk1[9].inst/min2
    SLICE_X56Y46         LUT6 (Prop_lut6_I4_O)        0.251    12.180 r  bin_maze_filt/genblk1[9].inst/min[5]_i_1__8/O
                         net (fo=1, routed)           0.000    12.180    bin_maze_filt/genblk1[9].inst/min[5]_i_1__8_n_0
    SLICE_X56Y46         FDRE                                         r  bin_maze_filt/genblk1[9].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.255    39.350    bin_maze_filt/genblk1[9].inst/clk_out1
    SLICE_X56Y46         FDRE                                         r  bin_maze_filt/genblk1[9].inst/min_reg[5]/C
                         clock pessimism              0.299    39.649    
                         clock uncertainty           -0.098    39.552    
    SLICE_X56Y46         FDRE (Setup_fdre_C_D)        0.072    39.624    bin_maze_filt/genblk1[9].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.624    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                 27.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.565    -0.599    maze_solver/clk_out1
    SLICE_X51Y56         FDRE                                         r  maze_solver/queue_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  maze_solver/queue_reg[5][8]/Q
                         net (fo=1, routed)           0.079    -0.379    maze_solver/queue_reg[5]_58[8]
    SLICE_X50Y56         LUT5 (Prop_lut5_I0_O)        0.045    -0.334 r  maze_solver/queue[4][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    maze_solver/queue[4][8]_i_1_n_0
    SLICE_X50Y56         FDRE                                         r  maze_solver/queue_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.835    -0.838    maze_solver/clk_out1
    SLICE_X50Y56         FDRE                                         r  maze_solver/queue_reg[4][8]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X50Y56         FDRE (Hold_fdre_C_D)         0.121    -0.368    maze_solver/queue_reg[4][8]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[47][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[46][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.209ns (81.321%)  route 0.048ns (18.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.558    -0.606    maze_solver/clk_out1
    SLICE_X38Y71         FDRE                                         r  maze_solver/queue_reg[47][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  maze_solver/queue_reg[47][8]/Q
                         net (fo=1, routed)           0.048    -0.394    maze_solver/queue_reg[47]_16[8]
    SLICE_X39Y71         LUT5 (Prop_lut5_I0_O)        0.045    -0.349 r  maze_solver/queue[46][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.349    maze_solver/queue[46][8]_i_1_n_0
    SLICE_X39Y71         FDRE                                         r  maze_solver/queue_reg[46][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.828    -0.845    maze_solver/clk_out1
    SLICE_X39Y71         FDRE                                         r  maze_solver/queue_reg[46][8]/C
                         clock pessimism              0.252    -0.593    
                         clock uncertainty            0.098    -0.496    
    SLICE_X39Y71         FDRE (Hold_fdre_C_D)         0.092    -0.404    maze_solver/queue_reg[46][8]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[16][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[15][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (81.006%)  route 0.049ns (18.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.562    -0.602    maze_solver/clk_out1
    SLICE_X54Y60         FDRE                                         r  maze_solver/queue_reg[16][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  maze_solver/queue_reg[16][8]/Q
                         net (fo=1, routed)           0.049    -0.389    maze_solver/queue_reg[16]_47[8]
    SLICE_X55Y60         LUT5 (Prop_lut5_I0_O)        0.045    -0.344 r  maze_solver/queue[15][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    maze_solver/queue[15][8]_i_1_n_0
    SLICE_X55Y60         FDRE                                         r  maze_solver/queue_reg[15][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.832    -0.841    maze_solver/clk_out1
    SLICE_X55Y60         FDRE                                         r  maze_solver/queue_reg[15][8]/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.098    -0.492    
    SLICE_X55Y60         FDRE (Hold_fdre_C_D)         0.092    -0.400    maze_solver/queue_reg[15][8]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[24][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[23][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (81.006%)  route 0.049ns (18.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.565    -0.599    maze_solver/clk_out1
    SLICE_X42Y62         FDRE                                         r  maze_solver/queue_reg[24][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  maze_solver/queue_reg[24][8]/Q
                         net (fo=1, routed)           0.049    -0.386    maze_solver/queue_reg[24]_39[8]
    SLICE_X43Y62         LUT5 (Prop_lut5_I0_O)        0.045    -0.341 r  maze_solver/queue[23][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    maze_solver/queue[23][8]_i_1_n_0
    SLICE_X43Y62         FDRE                                         r  maze_solver/queue_reg[23][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.834    -0.839    maze_solver/clk_out1
    SLICE_X43Y62         FDRE                                         r  maze_solver/queue_reg[23][8]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.092    -0.397    maze_solver/queue_reg[23][8]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[18][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[17][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.189ns (69.140%)  route 0.084ns (30.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.561    -0.603    maze_solver/clk_out1
    SLICE_X52Y62         FDRE                                         r  maze_solver/queue_reg[18][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  maze_solver/queue_reg[18][16]/Q
                         net (fo=1, routed)           0.084    -0.378    maze_solver/queue_reg[18]_45[16]
    SLICE_X53Y62         LUT3 (Prop_lut3_I0_O)        0.048    -0.330 r  maze_solver/queue[17][16]_i_2/O
                         net (fo=1, routed)           0.000    -0.330    maze_solver/queue[17][16]_i_2_n_0
    SLICE_X53Y62         FDRE                                         r  maze_solver/queue_reg[17][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.830    -0.843    maze_solver/clk_out1
    SLICE_X53Y62         FDRE                                         r  maze_solver/queue_reg[17][16]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X53Y62         FDRE (Hold_fdre_C_D)         0.107    -0.386    maze_solver/queue_reg[17][16]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line232/end_pos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            end_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.736%)  route 0.099ns (41.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.571    -0.593    nolabel_line232/clk_out1
    SLICE_X32Y54         FDRE                                         r  nolabel_line232/end_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  nolabel_line232/end_pos_reg[11]/Q
                         net (fo=1, routed)           0.099    -0.353    end_pos_out[11]
    SLICE_X31Y54         FDRE                                         r  end_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.842    -0.831    jdclk_OBUF
    SLICE_X31Y54         FDRE                                         r  end_pos_reg[11]/C
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.098    -0.480    
    SLICE_X31Y54         FDRE (Hold_fdre_C_D)         0.070    -0.410    end_pos_reg[11]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1_r_1045/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1_r_1046/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.827%)  route 0.099ns (41.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.627    -0.537    bin_maze_filt/clk_out1
    SLICE_X49Y33         FDRE                                         r  bin_maze_filt/genblk1_r_1045/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  bin_maze_filt/genblk1_r_1045/Q
                         net (fo=1, routed)           0.099    -0.297    bin_maze_filt/genblk1_r_1045_n_0
    SLICE_X47Y34         FDRE                                         r  bin_maze_filt/genblk1_r_1046/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.901    -0.772    bin_maze_filt/clk_out1
    SLICE_X47Y34         FDRE                                         r  bin_maze_filt/genblk1_r_1046/C
                         clock pessimism              0.251    -0.522    
                         clock uncertainty            0.098    -0.424    
    SLICE_X47Y34         FDRE (Hold_fdre_C_D)         0.070    -0.354    bin_maze_filt/genblk1_r_1046
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bin_maze_filt/bin_dilation/pixel_buffer_reg_r_526_r/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/bin_dilation/pixel_buffer_reg_r_527_r/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.265%)  route 0.101ns (41.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.568    -0.596    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X40Y95         FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_526_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_526_r/Q
                         net (fo=1, routed)           0.101    -0.354    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_526_r_n_0
    SLICE_X39Y96         FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_527_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.840    -0.833    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X39Y96         FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_527_r/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.098    -0.483    
    SLICE_X39Y96         FDRE (Hold_fdre_C_D)         0.070    -0.413    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_527_r
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 nolabel_line232/end_pos_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            end_pos_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.502%)  route 0.100ns (41.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.571    -0.593    nolabel_line232/clk_out1
    SLICE_X32Y54         FDRE                                         r  nolabel_line232/end_pos_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  nolabel_line232/end_pos_reg[12]/Q
                         net (fo=1, routed)           0.100    -0.352    end_pos_out[12]
    SLICE_X31Y54         FDRE                                         r  end_pos_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.842    -0.831    jdclk_OBUF
    SLICE_X31Y54         FDRE                                         r  end_pos_reg[12]/C
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.098    -0.480    
    SLICE_X31Y54         FDRE (Hold_fdre_C_D)         0.066    -0.414    end_pos_reg[12]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.509%)  route 0.104ns (42.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.628    -0.536    bin_maze_filt/genblk1[1].inst/v_div1/clk_out1
    SLICE_X35Y29         FDRE                                         r  bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[5]/Q
                         net (fo=2, routed)           0.104    -0.290    bin_maze_filt/genblk1[1].inst/v_div1/hsv_buffer[1]_1[5]
    SLICE_X37Y30         FDRE                                         r  bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.901    -0.772    bin_maze_filt/genblk1[1].inst/v_div1/clk_out1
    SLICE_X37Y30         FDRE                                         r  bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[6]/C
                         clock pessimism              0.252    -0.521    
                         clock uncertainty            0.098    -0.423    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.070    -0.353    bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[6]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.071ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.747ns  (logic 1.624ns (12.741%)  route 11.123ns (87.259%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.656ns = ( 39.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.567    10.686    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X52Y11         LUT4 (Prop_lut4_I2_O)        0.097    10.783 r  bin_maze_filt/genblk1[13].inst/max[7]_i_18__12/O
                         net (fo=1, routed)           0.000    10.783    bin_maze_filt/genblk1[13].inst/max[7]_i_18__12_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.125 r  bin_maze_filt/genblk1[13].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.279    11.404    bin_maze_filt/genblk1[13].inst/max28_in
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.249    11.653 r  bin_maze_filt/genblk1[13].inst/max[7]_i_2__12/O
                         net (fo=4, routed)           0.757    12.409    bin_maze_filt/genblk1[13].inst/max19_out
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.506 r  bin_maze_filt/genblk1[13].inst/max[7]_i_1__12/O
                         net (fo=1, routed)           0.000    12.506    bin_maze_filt/genblk1[13].inst/max[7]_i_1__12_n_0
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.249    39.344    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[7]/C
                         clock pessimism              0.299    39.643    
                         clock uncertainty           -0.098    39.546    
    SLICE_X57Y16         FDRE (Setup_fdre_C_D)        0.032    39.578    bin_maze_filt/genblk1[13].inst/max_reg[7]
  -------------------------------------------------------------------
                         required time                         39.578    
                         arrival time                         -12.506    
  -------------------------------------------------------------------
                         slack                                 27.071    

Slack (MET) :             27.211ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.607ns  (logic 1.624ns (12.882%)  route 10.983ns (87.118%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.656ns = ( 39.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.567    10.686    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X52Y11         LUT4 (Prop_lut4_I2_O)        0.097    10.783 r  bin_maze_filt/genblk1[13].inst/max[7]_i_18__12/O
                         net (fo=1, routed)           0.000    10.783    bin_maze_filt/genblk1[13].inst/max[7]_i_18__12_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.125 r  bin_maze_filt/genblk1[13].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.279    11.404    bin_maze_filt/genblk1[13].inst/max28_in
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.249    11.653 r  bin_maze_filt/genblk1[13].inst/max[7]_i_2__12/O
                         net (fo=4, routed)           0.617    12.269    bin_maze_filt/genblk1[13].inst/max19_out
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.366 r  bin_maze_filt/genblk1[13].inst/max[6]_i_1__12/O
                         net (fo=1, routed)           0.000    12.366    bin_maze_filt/genblk1[13].inst/max[6]_i_1__12_n_0
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.249    39.344    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[6]/C
                         clock pessimism              0.299    39.643    
                         clock uncertainty           -0.098    39.546    
    SLICE_X57Y16         FDRE (Setup_fdre_C_D)        0.032    39.578    bin_maze_filt/genblk1[13].inst/max_reg[6]
  -------------------------------------------------------------------
                         required time                         39.578    
                         arrival time                         -12.366    
  -------------------------------------------------------------------
                         slack                                 27.211    

Slack (MET) :             27.217ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.600ns  (logic 1.624ns (12.889%)  route 10.976ns (87.111%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.655ns = ( 39.345 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.424    10.542    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X61Y12         LUT4 (Prop_lut4_I3_O)        0.097    10.639 r  bin_maze_filt/genblk1[13].inst/min[7]_i_19__13/O
                         net (fo=1, routed)           0.000    10.639    bin_maze_filt/genblk1[13].inst/min[7]_i_19__13_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.981 r  bin_maze_filt/genblk1[13].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.401    11.382    bin_maze_filt/genblk1[13].inst/min24_in
    SLICE_X60Y12         LUT2 (Prop_lut2_I0_O)        0.249    11.631 r  bin_maze_filt/genblk1[13].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.631    12.262    bin_maze_filt/genblk1[13].inst/min15_out
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.359 r  bin_maze_filt/genblk1[13].inst/min[4]_i_1__12/O
                         net (fo=1, routed)           0.000    12.359    bin_maze_filt/genblk1[13].inst/min[4]_i_1__12_n_0
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.250    39.345    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[4]/C
                         clock pessimism              0.299    39.644    
                         clock uncertainty           -0.098    39.547    
    SLICE_X59Y16         FDRE (Setup_fdre_C_D)        0.030    39.577    bin_maze_filt/genblk1[13].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.577    
                         arrival time                         -12.359    
  -------------------------------------------------------------------
                         slack                                 27.217    

Slack (MET) :             27.270ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[9].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.591ns  (logic 1.503ns (11.937%)  route 11.088ns (88.063%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.650ns = ( 39.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.385     2.486    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.097     2.583 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.583    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5_n_0
    SLICE_X62Y25         MUXF7 (Prop_muxf7_I1_O)      0.160     2.743 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.668     4.411    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X14Y25         LUT5 (Prop_lut5_I2_O)        0.215     4.626 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=286, routed)         6.444    11.070    bin_maze_filt/genblk1[9].inst/doutb[5]
    SLICE_X56Y48         LUT4 (Prop_lut4_I3_O)        0.097    11.167 r  bin_maze_filt/genblk1[9].inst/min[7]_i_15__9/O
                         net (fo=1, routed)           0.000    11.167    bin_maze_filt/genblk1[9].inst/min[7]_i_15__9_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.509 r  bin_maze_filt/genblk1[9].inst/min_reg[7]_i_5/CO[1]
                         net (fo=4, routed)           0.591    12.100    bin_maze_filt/genblk1[9].inst/min2
    SLICE_X56Y46         LUT6 (Prop_lut6_I4_O)        0.251    12.351 r  bin_maze_filt/genblk1[9].inst/min[4]_i_1__8/O
                         net (fo=1, routed)           0.000    12.351    bin_maze_filt/genblk1[9].inst/min[4]_i_1__8_n_0
    SLICE_X56Y46         FDRE                                         r  bin_maze_filt/genblk1[9].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.255    39.350    bin_maze_filt/genblk1[9].inst/clk_out1
    SLICE_X56Y46         FDRE                                         r  bin_maze_filt/genblk1[9].inst/min_reg[4]/C
                         clock pessimism              0.299    39.649    
                         clock uncertainty           -0.098    39.552    
    SLICE_X56Y46         FDRE (Setup_fdre_C_D)        0.069    39.621    bin_maze_filt/genblk1[9].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.621    
                         arrival time                         -12.351    
  -------------------------------------------------------------------
                         slack                                 27.270    

Slack (MET) :             27.292ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.527ns  (logic 1.624ns (12.964%)  route 10.903ns (87.036%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.656ns = ( 39.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.567    10.686    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X52Y11         LUT4 (Prop_lut4_I2_O)        0.097    10.783 r  bin_maze_filt/genblk1[13].inst/max[7]_i_18__12/O
                         net (fo=1, routed)           0.000    10.783    bin_maze_filt/genblk1[13].inst/max[7]_i_18__12_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.125 r  bin_maze_filt/genblk1[13].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.279    11.404    bin_maze_filt/genblk1[13].inst/max28_in
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.249    11.653 r  bin_maze_filt/genblk1[13].inst/max[7]_i_2__12/O
                         net (fo=4, routed)           0.537    12.190    bin_maze_filt/genblk1[13].inst/max19_out
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.287 r  bin_maze_filt/genblk1[13].inst/max[4]_i_1__12/O
                         net (fo=1, routed)           0.000    12.287    bin_maze_filt/genblk1[13].inst/max[4]_i_1__12_n_0
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.249    39.344    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[4]/C
                         clock pessimism              0.299    39.643    
                         clock uncertainty           -0.098    39.546    
    SLICE_X57Y16         FDRE (Setup_fdre_C_D)        0.033    39.579    bin_maze_filt/genblk1[13].inst/max_reg[4]
  -------------------------------------------------------------------
                         required time                         39.579    
                         arrival time                         -12.287    
  -------------------------------------------------------------------
                         slack                                 27.292    

Slack (MET) :             27.341ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.478ns  (logic 1.624ns (13.015%)  route 10.854ns (86.985%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.655ns = ( 39.345 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.424    10.542    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X61Y12         LUT4 (Prop_lut4_I3_O)        0.097    10.639 r  bin_maze_filt/genblk1[13].inst/min[7]_i_19__13/O
                         net (fo=1, routed)           0.000    10.639    bin_maze_filt/genblk1[13].inst/min[7]_i_19__13_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.981 r  bin_maze_filt/genblk1[13].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.401    11.382    bin_maze_filt/genblk1[13].inst/min24_in
    SLICE_X60Y12         LUT2 (Prop_lut2_I0_O)        0.249    11.631 r  bin_maze_filt/genblk1[13].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.509    12.140    bin_maze_filt/genblk1[13].inst/min15_out
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.237 r  bin_maze_filt/genblk1[13].inst/min[5]_i_1__12/O
                         net (fo=1, routed)           0.000    12.237    bin_maze_filt/genblk1[13].inst/min[5]_i_1__12_n_0
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.250    39.345    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[5]/C
                         clock pessimism              0.299    39.644    
                         clock uncertainty           -0.098    39.547    
    SLICE_X59Y16         FDRE (Setup_fdre_C_D)        0.032    39.579    bin_maze_filt/genblk1[13].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.579    
                         arrival time                         -12.237    
  -------------------------------------------------------------------
                         slack                                 27.341    

Slack (MET) :             27.386ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.430ns  (logic 1.624ns (13.066%)  route 10.806ns (86.934%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.656ns = ( 39.344 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.567    10.686    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X52Y11         LUT4 (Prop_lut4_I2_O)        0.097    10.783 r  bin_maze_filt/genblk1[13].inst/max[7]_i_18__12/O
                         net (fo=1, routed)           0.000    10.783    bin_maze_filt/genblk1[13].inst/max[7]_i_18__12_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.125 r  bin_maze_filt/genblk1[13].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.279    11.404    bin_maze_filt/genblk1[13].inst/max28_in
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.249    11.653 r  bin_maze_filt/genblk1[13].inst/max[7]_i_2__12/O
                         net (fo=4, routed)           0.440    12.092    bin_maze_filt/genblk1[13].inst/max19_out
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.189 r  bin_maze_filt/genblk1[13].inst/max[5]_i_1__12/O
                         net (fo=1, routed)           0.000    12.189    bin_maze_filt/genblk1[13].inst/max[5]_i_1__12_n_0
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.249    39.344    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X57Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/max_reg[5]/C
                         clock pessimism              0.299    39.643    
                         clock uncertainty           -0.098    39.546    
    SLICE_X57Y16         FDRE (Setup_fdre_C_D)        0.030    39.576    bin_maze_filt/genblk1[13].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.576    
                         arrival time                         -12.189    
  -------------------------------------------------------------------
                         slack                                 27.386    

Slack (MET) :             27.420ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.400ns  (logic 1.624ns (13.097%)  route 10.776ns (86.903%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.655ns = ( 39.345 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.424    10.542    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X61Y12         LUT4 (Prop_lut4_I3_O)        0.097    10.639 r  bin_maze_filt/genblk1[13].inst/min[7]_i_19__13/O
                         net (fo=1, routed)           0.000    10.639    bin_maze_filt/genblk1[13].inst/min[7]_i_19__13_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.981 r  bin_maze_filt/genblk1[13].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.401    11.382    bin_maze_filt/genblk1[13].inst/min24_in
    SLICE_X60Y12         LUT2 (Prop_lut2_I0_O)        0.249    11.631 r  bin_maze_filt/genblk1[13].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.431    12.062    bin_maze_filt/genblk1[13].inst/min15_out
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.159 r  bin_maze_filt/genblk1[13].inst/min[7]_i_2__12/O
                         net (fo=1, routed)           0.000    12.159    bin_maze_filt/genblk1[13].inst/min[7]_i_2__12_n_0
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.250    39.345    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[7]/C
                         clock pessimism              0.299    39.644    
                         clock uncertainty           -0.098    39.547    
    SLICE_X59Y16         FDRE (Setup_fdre_C_D)        0.033    39.580    bin_maze_filt/genblk1[13].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.580    
                         arrival time                         -12.159    
  -------------------------------------------------------------------
                         slack                                 27.420    

Slack (MET) :             27.423ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.396ns  (logic 1.624ns (13.101%)  route 10.772ns (86.899%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.655ns = ( 39.345 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.247     2.348    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.097     2.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.445    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X62Y26         MUXF7 (Prop_muxf7_I1_O)      0.186     2.631 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.272     3.903    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.215     4.118 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=286, routed)         6.424    10.542    bin_maze_filt/genblk1[13].inst/doutb[9]
    SLICE_X61Y12         LUT4 (Prop_lut4_I3_O)        0.097    10.639 r  bin_maze_filt/genblk1[13].inst/min[7]_i_19__13/O
                         net (fo=1, routed)           0.000    10.639    bin_maze_filt/genblk1[13].inst/min[7]_i_19__13_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.981 r  bin_maze_filt/genblk1[13].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.401    11.382    bin_maze_filt/genblk1[13].inst/min24_in
    SLICE_X60Y12         LUT2 (Prop_lut2_I0_O)        0.249    11.631 r  bin_maze_filt/genblk1[13].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.427    12.058    bin_maze_filt/genblk1[13].inst/min15_out
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.097    12.155 r  bin_maze_filt/genblk1[13].inst/min[6]_i_1__12/O
                         net (fo=1, routed)           0.000    12.155    bin_maze_filt/genblk1[13].inst/min[6]_i_1__12_n_0
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.250    39.345    bin_maze_filt/genblk1[13].inst/clk_out1
    SLICE_X59Y16         FDRE                                         r  bin_maze_filt/genblk1[13].inst/min_reg[6]/C
                         clock pessimism              0.299    39.644    
                         clock uncertainty           -0.098    39.547    
    SLICE_X59Y16         FDRE (Setup_fdre_C_D)        0.032    39.579    bin_maze_filt/genblk1[13].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.579    
                         arrival time                         -12.155    
  -------------------------------------------------------------------
                         slack                                 27.423    

Slack (MET) :             27.444ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[9].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.420ns  (logic 1.503ns (12.102%)  route 10.917ns (87.898%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.650ns = ( 39.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.377    -0.240    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y10         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.341     0.101 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=45, routed)          2.385     2.486    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.097     2.583 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.583    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5_n_0
    SLICE_X62Y25         MUXF7 (Prop_muxf7_I1_O)      0.160     2.743 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.668     4.411    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X14Y25         LUT5 (Prop_lut5_I2_O)        0.215     4.626 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=286, routed)         6.444    11.070    bin_maze_filt/genblk1[9].inst/doutb[5]
    SLICE_X56Y48         LUT4 (Prop_lut4_I3_O)        0.097    11.167 r  bin_maze_filt/genblk1[9].inst/min[7]_i_15__9/O
                         net (fo=1, routed)           0.000    11.167    bin_maze_filt/genblk1[9].inst/min[7]_i_15__9_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    11.509 r  bin_maze_filt/genblk1[9].inst/min_reg[7]_i_5/CO[1]
                         net (fo=4, routed)           0.420    11.929    bin_maze_filt/genblk1[9].inst/min2
    SLICE_X56Y46         LUT6 (Prop_lut6_I4_O)        0.251    12.180 r  bin_maze_filt/genblk1[9].inst/min[5]_i_1__8/O
                         net (fo=1, routed)           0.000    12.180    bin_maze_filt/genblk1[9].inst/min[5]_i_1__8_n_0
    SLICE_X56Y46         FDRE                                         r  bin_maze_filt/genblk1[9].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.255    39.350    bin_maze_filt/genblk1[9].inst/clk_out1
    SLICE_X56Y46         FDRE                                         r  bin_maze_filt/genblk1[9].inst/min_reg[5]/C
                         clock pessimism              0.299    39.649    
                         clock uncertainty           -0.098    39.552    
    SLICE_X56Y46         FDRE (Setup_fdre_C_D)        0.072    39.624    bin_maze_filt/genblk1[9].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.624    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                 27.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.565    -0.599    maze_solver/clk_out1
    SLICE_X51Y56         FDRE                                         r  maze_solver/queue_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  maze_solver/queue_reg[5][8]/Q
                         net (fo=1, routed)           0.079    -0.379    maze_solver/queue_reg[5]_58[8]
    SLICE_X50Y56         LUT5 (Prop_lut5_I0_O)        0.045    -0.334 r  maze_solver/queue[4][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    maze_solver/queue[4][8]_i_1_n_0
    SLICE_X50Y56         FDRE                                         r  maze_solver/queue_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.835    -0.838    maze_solver/clk_out1
    SLICE_X50Y56         FDRE                                         r  maze_solver/queue_reg[4][8]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X50Y56         FDRE (Hold_fdre_C_D)         0.121    -0.368    maze_solver/queue_reg[4][8]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[47][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[46][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.209ns (81.321%)  route 0.048ns (18.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.558    -0.606    maze_solver/clk_out1
    SLICE_X38Y71         FDRE                                         r  maze_solver/queue_reg[47][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  maze_solver/queue_reg[47][8]/Q
                         net (fo=1, routed)           0.048    -0.394    maze_solver/queue_reg[47]_16[8]
    SLICE_X39Y71         LUT5 (Prop_lut5_I0_O)        0.045    -0.349 r  maze_solver/queue[46][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.349    maze_solver/queue[46][8]_i_1_n_0
    SLICE_X39Y71         FDRE                                         r  maze_solver/queue_reg[46][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.828    -0.845    maze_solver/clk_out1
    SLICE_X39Y71         FDRE                                         r  maze_solver/queue_reg[46][8]/C
                         clock pessimism              0.252    -0.593    
                         clock uncertainty            0.098    -0.496    
    SLICE_X39Y71         FDRE (Hold_fdre_C_D)         0.092    -0.404    maze_solver/queue_reg[46][8]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[16][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[15][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (81.006%)  route 0.049ns (18.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.562    -0.602    maze_solver/clk_out1
    SLICE_X54Y60         FDRE                                         r  maze_solver/queue_reg[16][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  maze_solver/queue_reg[16][8]/Q
                         net (fo=1, routed)           0.049    -0.389    maze_solver/queue_reg[16]_47[8]
    SLICE_X55Y60         LUT5 (Prop_lut5_I0_O)        0.045    -0.344 r  maze_solver/queue[15][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    maze_solver/queue[15][8]_i_1_n_0
    SLICE_X55Y60         FDRE                                         r  maze_solver/queue_reg[15][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.832    -0.841    maze_solver/clk_out1
    SLICE_X55Y60         FDRE                                         r  maze_solver/queue_reg[15][8]/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.098    -0.492    
    SLICE_X55Y60         FDRE (Hold_fdre_C_D)         0.092    -0.400    maze_solver/queue_reg[15][8]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[24][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[23][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (81.006%)  route 0.049ns (18.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.565    -0.599    maze_solver/clk_out1
    SLICE_X42Y62         FDRE                                         r  maze_solver/queue_reg[24][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  maze_solver/queue_reg[24][8]/Q
                         net (fo=1, routed)           0.049    -0.386    maze_solver/queue_reg[24]_39[8]
    SLICE_X43Y62         LUT5 (Prop_lut5_I0_O)        0.045    -0.341 r  maze_solver/queue[23][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    maze_solver/queue[23][8]_i_1_n_0
    SLICE_X43Y62         FDRE                                         r  maze_solver/queue_reg[23][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.834    -0.839    maze_solver/clk_out1
    SLICE_X43Y62         FDRE                                         r  maze_solver/queue_reg[23][8]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.092    -0.397    maze_solver/queue_reg[23][8]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[18][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[17][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.189ns (69.140%)  route 0.084ns (30.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.561    -0.603    maze_solver/clk_out1
    SLICE_X52Y62         FDRE                                         r  maze_solver/queue_reg[18][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  maze_solver/queue_reg[18][16]/Q
                         net (fo=1, routed)           0.084    -0.378    maze_solver/queue_reg[18]_45[16]
    SLICE_X53Y62         LUT3 (Prop_lut3_I0_O)        0.048    -0.330 r  maze_solver/queue[17][16]_i_2/O
                         net (fo=1, routed)           0.000    -0.330    maze_solver/queue[17][16]_i_2_n_0
    SLICE_X53Y62         FDRE                                         r  maze_solver/queue_reg[17][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.830    -0.843    maze_solver/clk_out1
    SLICE_X53Y62         FDRE                                         r  maze_solver/queue_reg[17][16]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X53Y62         FDRE (Hold_fdre_C_D)         0.107    -0.386    maze_solver/queue_reg[17][16]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line232/end_pos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            end_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.736%)  route 0.099ns (41.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.571    -0.593    nolabel_line232/clk_out1
    SLICE_X32Y54         FDRE                                         r  nolabel_line232/end_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  nolabel_line232/end_pos_reg[11]/Q
                         net (fo=1, routed)           0.099    -0.353    end_pos_out[11]
    SLICE_X31Y54         FDRE                                         r  end_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.842    -0.831    jdclk_OBUF
    SLICE_X31Y54         FDRE                                         r  end_pos_reg[11]/C
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.098    -0.480    
    SLICE_X31Y54         FDRE (Hold_fdre_C_D)         0.070    -0.410    end_pos_reg[11]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1_r_1045/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1_r_1046/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.827%)  route 0.099ns (41.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.627    -0.537    bin_maze_filt/clk_out1
    SLICE_X49Y33         FDRE                                         r  bin_maze_filt/genblk1_r_1045/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  bin_maze_filt/genblk1_r_1045/Q
                         net (fo=1, routed)           0.099    -0.297    bin_maze_filt/genblk1_r_1045_n_0
    SLICE_X47Y34         FDRE                                         r  bin_maze_filt/genblk1_r_1046/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.901    -0.772    bin_maze_filt/clk_out1
    SLICE_X47Y34         FDRE                                         r  bin_maze_filt/genblk1_r_1046/C
                         clock pessimism              0.251    -0.522    
                         clock uncertainty            0.098    -0.424    
    SLICE_X47Y34         FDRE (Hold_fdre_C_D)         0.070    -0.354    bin_maze_filt/genblk1_r_1046
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bin_maze_filt/bin_dilation/pixel_buffer_reg_r_526_r/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/bin_dilation/pixel_buffer_reg_r_527_r/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.265%)  route 0.101ns (41.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.568    -0.596    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X40Y95         FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_526_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_526_r/Q
                         net (fo=1, routed)           0.101    -0.354    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_526_r_n_0
    SLICE_X39Y96         FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_527_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.840    -0.833    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X39Y96         FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_527_r/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.098    -0.483    
    SLICE_X39Y96         FDRE (Hold_fdre_C_D)         0.070    -0.413    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_527_r
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 nolabel_line232/end_pos_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            end_pos_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.502%)  route 0.100ns (41.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.571    -0.593    nolabel_line232/clk_out1
    SLICE_X32Y54         FDRE                                         r  nolabel_line232/end_pos_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  nolabel_line232/end_pos_reg[12]/Q
                         net (fo=1, routed)           0.100    -0.352    end_pos_out[12]
    SLICE_X31Y54         FDRE                                         r  end_pos_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.842    -0.831    jdclk_OBUF
    SLICE_X31Y54         FDRE                                         r  end_pos_reg[12]/C
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.098    -0.480    
    SLICE_X31Y54         FDRE (Hold_fdre_C_D)         0.066    -0.414    end_pos_reg[12]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.509%)  route 0.104ns (42.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.628    -0.536    bin_maze_filt/genblk1[1].inst/v_div1/clk_out1
    SLICE_X35Y29         FDRE                                         r  bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[5]/Q
                         net (fo=2, routed)           0.104    -0.290    bin_maze_filt/genblk1[1].inst/v_div1/hsv_buffer[1]_1[5]
    SLICE_X37Y30         FDRE                                         r  bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.901    -0.772    bin_maze_filt/genblk1[1].inst/v_div1/clk_out1
    SLICE_X37Y30         FDRE                                         r  bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[6]/C
                         clock pessimism              0.252    -0.521    
                         clock uncertainty            0.098    -0.423    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.070    -0.353    bin_maze_filt/genblk1[1].inst/v_div1/quotient_reg[6]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.063    





