 
set ::env(PROJECT_NAME) camellia_pipelining_256
set ::env(DESIGN_TOP) camellia256
set ::env(DESIGN_DIR)  RTL_Benchmark/VHDL/camellia-vhdl/rtl/pipelining/camellia256
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/camellia-vhdl/rtl/pipelining/camellia256/camellia256.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design


