Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov  1 11:09:44 2021
| Host         : LAPTOP-JSV7HJ63 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325tl-ffg676
| Speed File   : -2L  PRODUCTION 1.09 2013-11-03
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (6800)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1155)
5. checking no_input_delay (15)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6800)
---------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[13]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[5]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[13]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[5]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[13]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[5]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[13]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[5]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[13]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[5]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1155)
---------------------------------------------------
 There are 1155 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.426    -2289.067                    417                 7438       -0.133       -0.674                      6                 7438        1.100        0.000                       0                  3137  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.214        0.000                       0                     3  
  clkout0           4.146        0.000                      0                   14        0.350        0.000                      0                   14        3.890        0.000                       0                   272  
  clkout2          31.994        0.000                      0                  298        0.067        0.000                      0                  298       19.095        0.000                       0                   162  
  clkout3          33.451        0.000                      0                 5163        0.149        0.000                      0                 5163       49.500        0.000                       0                  2699  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -7.073    -1165.910                    409                  594        0.358        0.000                      0                  594  
clkout3       clkout0           -10.426    -1822.609                    197                  197        1.581        0.000                      0                  197  
clkout0       clkout2             4.876        0.000                      0                   12        0.107        0.000                      0                   12  
clkout3       clkout2            15.520        0.000                      0                  135        0.185        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 43.420        0.000                      0                 1336       -0.133       -0.674                      6                 1336  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.786         5.000       3.214      BUFGCTRL_X0Y9    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.848ns (32.261%)  route 3.880ns (67.739%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 8.299 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.508    -1.588    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y221        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y221        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084    -0.504 f  vga/data_buf_reg_0_3_18_23/RAMC/O
                         net (fo=1, routed)           2.373     1.869    vga/U12/number0[22]
    SLICE_X67Y232        LUT6 (Prop_lut6_I3_O)        0.189     2.058 f  vga/U12/ascii_code[6]_i_58/O
                         net (fo=1, routed)           0.000     2.058    vga/U12/ascii_code[6]_i_58_n_0
    SLICE_X67Y232        MUXF7 (Prop_muxf7_I0_O)      0.190     2.248 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=4, routed)           0.529     2.777    vga/U12/number__0[2]
    SLICE_X68Y235        LUT3 (Prop_lut3_I1_O)        0.175     2.952 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.374     3.326    vga/U12/num2str1
    SLICE_X68Y238        LUT5 (Prop_lut5_I4_O)        0.070     3.396 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.248     3.644    vga/U12/ascii_code[2]_i_5_n_0
    SLICE_X71Y238        LUT5 (Prop_lut5_I2_O)        0.070     3.714 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.357     4.070    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X73Y238        LUT4 (Prop_lut4_I0_O)        0.070     4.140 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     4.140    vga/U12_n_185
    SLICE_X73Y238        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.320     8.299    vga/CLK_OUT1
    SLICE_X73Y238        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.002     8.297    
                         clock uncertainty           -0.066     8.231    
    SLICE_X73Y238        FDRE (Setup_fdre_C_D)        0.056     8.287    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          8.287    
                         arrival time                          -4.140    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.203ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.848ns (32.584%)  route 3.824ns (67.416%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 8.299 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.508    -1.588    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y221        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y221        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084    -0.504 f  vga/data_buf_reg_0_3_18_23/RAMC/O
                         net (fo=1, routed)           2.373     1.869    vga/U12/number0[22]
    SLICE_X67Y232        LUT6 (Prop_lut6_I3_O)        0.189     2.058 f  vga/U12/ascii_code[6]_i_58/O
                         net (fo=1, routed)           0.000     2.058    vga/U12/ascii_code[6]_i_58_n_0
    SLICE_X67Y232        MUXF7 (Prop_muxf7_I0_O)      0.190     2.248 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=4, routed)           0.529     2.777    vga/U12/number__0[2]
    SLICE_X68Y235        LUT3 (Prop_lut3_I1_O)        0.175     2.952 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.356     3.308    vga/U12/num2str1
    SLICE_X73Y235        LUT2 (Prop_lut2_I0_O)        0.070     3.378 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.247     3.625    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X73Y237        LUT6 (Prop_lut6_I3_O)        0.070     3.695 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.319     4.014    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X72Y238        LUT4 (Prop_lut4_I0_O)        0.070     4.084 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     4.084    vga/U12_n_183
    SLICE_X72Y238        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.320     8.299    vga/CLK_OUT1
    SLICE_X72Y238        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.002     8.297    
                         clock uncertainty           -0.066     8.231    
    SLICE_X72Y238        FDRE (Setup_fdre_C_D)        0.056     8.287    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          8.287    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                  4.203    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 1.848ns (32.904%)  route 3.768ns (67.096%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns = ( 8.300 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.508    -1.588    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y221        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y221        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084    -0.504 f  vga/data_buf_reg_0_3_18_23/RAMC/O
                         net (fo=1, routed)           2.373     1.869    vga/U12/number0[22]
    SLICE_X67Y232        LUT6 (Prop_lut6_I3_O)        0.189     2.058 f  vga/U12/ascii_code[6]_i_58/O
                         net (fo=1, routed)           0.000     2.058    vga/U12/ascii_code[6]_i_58_n_0
    SLICE_X67Y232        MUXF7 (Prop_muxf7_I0_O)      0.190     2.248 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=4, routed)           0.529     2.777    vga/U12/number__0[2]
    SLICE_X68Y235        LUT3 (Prop_lut3_I1_O)        0.175     2.952 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.598     3.550    vga/U12/num2str1
    SLICE_X72Y239        LUT4 (Prop_lut4_I3_O)        0.070     3.620 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.132     3.752    vga/U12/ascii_code[1]_i_5_n_0
    SLICE_X72Y239        LUT5 (Prop_lut5_I2_O)        0.070     3.822 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.136     3.958    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X72Y239        LUT4 (Prop_lut4_I0_O)        0.070     4.028 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     4.028    vga/U12_n_186
    SLICE_X72Y239        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.321     8.300    vga/CLK_OUT1
    SLICE_X72Y239        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.002     8.298    
                         clock uncertainty           -0.066     8.232    
    SLICE_X72Y239        FDRE (Setup_fdre_C_D)        0.057     8.289    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -4.028    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 1.848ns (33.125%)  route 3.731ns (66.875%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns = ( 8.300 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.508    -1.588    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y221        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y221        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084    -0.504 f  vga/data_buf_reg_0_3_18_23/RAMC/O
                         net (fo=1, routed)           2.373     1.869    vga/U12/number0[22]
    SLICE_X67Y232        LUT6 (Prop_lut6_I3_O)        0.189     2.058 f  vga/U12/ascii_code[6]_i_58/O
                         net (fo=1, routed)           0.000     2.058    vga/U12/ascii_code[6]_i_58_n_0
    SLICE_X67Y232        MUXF7 (Prop_muxf7_I0_O)      0.190     2.248 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=4, routed)           0.529     2.777    vga/U12/number__0[2]
    SLICE_X68Y235        LUT3 (Prop_lut3_I1_O)        0.175     2.952 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.498     3.450    vga/U12/num2str1
    SLICE_X71Y239        LUT6 (Prop_lut6_I5_O)        0.070     3.520 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.208     3.728    vga/U12/ascii_code[3]_i_5_n_0
    SLICE_X71Y239        LUT5 (Prop_lut5_I2_O)        0.070     3.798 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.123     3.921    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X71Y239        LUT4 (Prop_lut4_I0_O)        0.070     3.991 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     3.991    vga/U12_n_184
    SLICE_X71Y239        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.321     8.300    vga/CLK_OUT1
    SLICE_X71Y239        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.002     8.298    
                         clock uncertainty           -0.066     8.232    
    SLICE_X71Y239        FDRE (Setup_fdre_C_D)        0.057     8.289    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -3.991    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 1.778ns (32.501%)  route 3.693ns (67.499%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns = ( 8.300 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.508    -1.588    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y221        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y221        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084    -0.504 f  vga/data_buf_reg_0_3_18_23/RAMC/O
                         net (fo=1, routed)           2.373     1.869    vga/U12/number0[22]
    SLICE_X67Y232        LUT6 (Prop_lut6_I3_O)        0.189     2.058 f  vga/U12/ascii_code[6]_i_58/O
                         net (fo=1, routed)           0.000     2.058    vga/U12/ascii_code[6]_i_58_n_0
    SLICE_X67Y232        MUXF7 (Prop_muxf7_I0_O)      0.190     2.248 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=4, routed)           0.529     2.777    vga/U12/number__0[2]
    SLICE_X68Y235        LUT3 (Prop_lut3_I1_O)        0.175     2.952 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.451     3.403    vga/U12/num2str1
    SLICE_X73Y236        LUT6 (Prop_lut6_I0_O)        0.070     3.473 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.339     3.813    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X73Y239        LUT5 (Prop_lut5_I0_O)        0.070     3.883 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.883    vga/U12_n_187
    SLICE_X73Y239        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.321     8.300    vga/CLK_OUT1
    SLICE_X73Y239        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.002     8.298    
                         clock uncertainty           -0.066     8.232    
    SLICE_X73Y239        FDRE (Setup_fdre_C_D)        0.057     8.289    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.417ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 1.848ns (33.603%)  route 3.651ns (66.397%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 8.296 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.508    -1.588    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y221        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y221        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084    -0.504 f  vga/data_buf_reg_0_3_18_23/RAMC/O
                         net (fo=1, routed)           2.373     1.869    vga/U12/number0[22]
    SLICE_X67Y232        LUT6 (Prop_lut6_I3_O)        0.189     2.058 f  vga/U12/ascii_code[6]_i_58/O
                         net (fo=1, routed)           0.000     2.058    vga/U12/ascii_code[6]_i_58_n_0
    SLICE_X67Y232        MUXF7 (Prop_muxf7_I0_O)      0.190     2.248 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=4, routed)           0.529     2.777    vga/U12/number__0[2]
    SLICE_X68Y235        LUT3 (Prop_lut3_I1_O)        0.175     2.952 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.356     3.308    vga/U12/num2str1
    SLICE_X73Y235        LUT2 (Prop_lut2_I0_O)        0.070     3.378 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.138     3.516    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X73Y235        LUT6 (Prop_lut6_I2_O)        0.070     3.586 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.255     3.841    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X74Y235        LUT4 (Prop_lut4_I0_O)        0.070     3.911 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     3.911    vga/U12_n_182
    SLICE_X74Y235        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.317     8.296    vga/CLK_OUT1
    SLICE_X74Y235        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.002     8.294    
                         clock uncertainty           -0.066     8.228    
    SLICE_X74Y235        FDRE (Setup_fdre_C_D)        0.101     8.329    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -3.911    
  -------------------------------------------------------------------
                         slack                                  4.417    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 1.778ns (32.543%)  route 3.686ns (67.457%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 8.296 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.508    -1.588    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y221        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y221        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084    -0.504 r  vga/data_buf_reg_0_3_18_23/RAMC/O
                         net (fo=1, routed)           2.373     1.869    vga/U12/number0[22]
    SLICE_X67Y232        LUT6 (Prop_lut6_I3_O)        0.189     2.058 r  vga/U12/ascii_code[6]_i_58/O
                         net (fo=1, routed)           0.000     2.058    vga/U12/ascii_code[6]_i_58_n_0
    SLICE_X67Y232        MUXF7 (Prop_muxf7_I0_O)      0.190     2.248 r  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=4, routed)           0.529     2.777    vga/U12/number__0[2]
    SLICE_X68Y235        LUT3 (Prop_lut3_I1_O)        0.175     2.952 f  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.550     3.502    vga/U12/num2str1
    SLICE_X72Y235        LUT6 (Prop_lut6_I1_O)        0.070     3.572 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.234     3.806    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X74Y235        LUT5 (Prop_lut5_I0_O)        0.070     3.876 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     3.876    vga/U12_n_181
    SLICE_X74Y235        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.317     8.296    vga/CLK_OUT1
    SLICE_X74Y235        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.002     8.294    
                         clock uncertainty           -0.066     8.228    
    SLICE_X74Y235        FDRE (Setup_fdre_C_D)        0.102     8.330    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          8.330    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                  4.454    

Slack (MET) :             7.885ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.389ns (27.627%)  route 1.019ns (72.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 8.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.668ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.428    -1.668    vga/CLK_OUT1
    SLICE_X74Y235        FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y235        FDRE (Prop_fdre_C_Q)         0.389    -1.279 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           1.019    -0.260    vga/FONT_8X16/ADDR[13]
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.360     8.340    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.002     8.337    
                         clock uncertainty           -0.066     8.271    
    RAMB18_X2Y94         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.646     7.625    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.625    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  7.885    

Slack (MET) :             7.946ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.338ns (25.156%)  route 1.006ns (74.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 8.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.664ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.432    -1.664    vga/CLK_OUT1
    SLICE_X73Y239        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y239        FDRE (Prop_fdre_C_Q)         0.338    -1.326 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           1.006    -0.320    vga/FONT_8X16/ADDR[7]
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.360     8.340    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.002     8.337    
                         clock uncertainty           -0.066     8.271    
    RAMB18_X2Y94         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.646     7.625    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.625    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  7.946    

Slack (MET) :             7.970ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.389ns (29.395%)  route 0.934ns (70.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 8.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.668ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.428    -1.668    vga/CLK_OUT1
    SLICE_X74Y235        FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y235        FDRE (Prop_fdre_C_Q)         0.389    -1.279 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.934    -0.345    vga/FONT_8X16/ADDR[12]
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.360     8.340    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.002     8.337    
                         clock uncertainty           -0.066     8.271    
    RAMB18_X2Y94         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.646     7.625    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.625    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  7.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.132ns (22.748%)  route 0.448ns (77.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.701    -0.800    vga/CLK_OUT1
    SLICE_X72Y238        FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y238        FDRE (Prop_fdre_C_Q)         0.132    -0.668 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.448    -0.220    vga/FONT_8X16/ADDR[11]
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.019    -0.960    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.231    -0.729    
    RAMB18_X2Y94         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.159    -0.570    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.132ns (22.640%)  route 0.451ns (77.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.701    -0.800    vga/CLK_OUT1
    SLICE_X73Y238        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y238        FDRE (Prop_fdre_C_Q)         0.132    -0.668 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.451    -0.217    vga/FONT_8X16/ADDR[9]
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.019    -0.960    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.231    -0.729    
    RAMB18_X2Y94         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.159    -0.570    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.132ns (22.529%)  route 0.454ns (77.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.701    -0.800    vga/CLK_OUT1
    SLICE_X71Y239        FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y239        FDRE (Prop_fdre_C_Q)         0.132    -0.668 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.454    -0.215    vga/FONT_8X16/ADDR[10]
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.019    -0.960    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.231    -0.729    
    RAMB18_X2Y94         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.159    -0.570    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.132ns (22.130%)  route 0.464ns (77.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.701    -0.800    vga/CLK_OUT1
    SLICE_X72Y239        FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y239        FDRE (Prop_fdre_C_Q)         0.132    -0.668 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.464    -0.204    vga/FONT_8X16/ADDR[8]
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.019    -0.960    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.231    -0.729    
    RAMB18_X2Y94         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.159    -0.570    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.149ns (23.600%)  route 0.482ns (76.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.697    -0.804    vga/CLK_OUT1
    SLICE_X74Y235        FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y235        FDRE (Prop_fdre_C_Q)         0.149    -0.655 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.482    -0.173    vga/FONT_8X16/ADDR[12]
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.019    -0.960    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.231    -0.729    
    RAMB18_X2Y94         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.159    -0.570    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.132ns (20.735%)  route 0.505ns (79.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.701    -0.800    vga/CLK_OUT1
    SLICE_X73Y239        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y239        FDRE (Prop_fdre_C_Q)         0.132    -0.668 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.505    -0.164    vga/FONT_8X16/ADDR[7]
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.019    -0.960    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.231    -0.729    
    RAMB18_X2Y94         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.159    -0.570    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 vga/strdata_reg[49]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.346ns (43.104%)  route 0.457ns (56.896%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.004ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.702    -0.799    vga/CLK_OUT1
    SLICE_X81Y238        FDSE                                         r  vga/strdata_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y238        FDSE (Prop_fdse_C_Q)         0.132    -0.667 r  vga/strdata_reg[49]/Q
                         net (fo=1, routed)           0.103    -0.564    vga/U12/strdata[43]
    SLICE_X80Y238        LUT6 (Prop_lut6_I0_O)        0.035    -0.529 r  vga/U12/ascii_code[1]_i_10/O
                         net (fo=1, routed)           0.000    -0.529    vga/U12/ascii_code[1]_i_10_n_0
    SLICE_X80Y238        MUXF7 (Prop_muxf7_I0_O)      0.061    -0.468 r  vga/U12/ascii_code_reg[1]_i_4/O
                         net (fo=1, routed)           0.288    -0.180    vga/U12/ascii_code0[1]
    SLICE_X72Y239        LUT5 (Prop_lut5_I1_O)        0.083    -0.097 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.065    -0.032    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X72Y239        LUT4 (Prop_lut4_I0_O)        0.035     0.003 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.003    vga/U12_n_186
    SLICE_X72Y239        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.975    -1.004    vga/CLK_OUT1
    SLICE_X72Y239        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.473    -0.530    
    SLICE_X72Y239        FDRE (Hold_fdre_C_D)         0.102    -0.428    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.149ns (21.976%)  route 0.529ns (78.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.697    -0.804    vga/CLK_OUT1
    SLICE_X74Y235        FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y235        FDRE (Prop_fdre_C_Q)         0.149    -0.655 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.529    -0.126    vga/FONT_8X16/ADDR[13]
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.019    -0.960    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.231    -0.729    
    RAMB18_X2Y94         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.159    -0.570    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 vga/strdata_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.358ns (36.952%)  route 0.611ns (63.048%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.004ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    -0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.700    -0.801    vga/CLK_OUT1
    SLICE_X82Y236        FDRE                                         r  vga/strdata_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y236        FDRE (Prop_fdre_C_Q)         0.149    -0.652 r  vga/strdata_reg[42]/Q
                         net (fo=1, routed)           0.176    -0.477    vga/U12/strdata[37]
    SLICE_X78Y236        LUT6 (Prop_lut6_I3_O)        0.035    -0.442 r  vga/U12/ascii_code[2]_i_11/O
                         net (fo=1, routed)           0.000    -0.442    vga/U12/ascii_code[2]_i_11_n_0
    SLICE_X78Y236        MUXF7 (Prop_muxf7_I1_O)      0.056    -0.386 r  vga/U12/ascii_code_reg[2]_i_4/O
                         net (fo=1, routed)           0.269    -0.117    vga/U12/ascii_code0[2]
    SLICE_X71Y238        LUT5 (Prop_lut5_I1_O)        0.083    -0.034 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.167     0.132    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X73Y238        LUT4 (Prop_lut4_I0_O)        0.035     0.167 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.167    vga/U12_n_185
    SLICE_X73Y238        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.975    -1.004    vga/CLK_OUT1
    SLICE_X73Y238        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.473    -0.530    
    SLICE_X73Y238        FDRE (Hold_fdre_C_D)         0.102    -0.428    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 vga/strdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.347ns (32.671%)  route 0.715ns (67.329%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.004ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    -0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.700    -0.801    vga/CLK_OUT1
    SLICE_X80Y235        FDRE                                         r  vga/strdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y235        FDRE (Prop_fdre_C_Q)         0.132    -0.669 f  vga/strdata_reg[24]/Q
                         net (fo=1, routed)           0.174    -0.495    vga/U12/strdata[21]
    SLICE_X80Y236        LUT6 (Prop_lut6_I0_O)        0.035    -0.460 f  vga/U12/ascii_code[0]_inv_i_16/O
                         net (fo=1, routed)           0.000    -0.460    vga/U12/ascii_code[0]_inv_i_16_n_0
    SLICE_X80Y236        MUXF7 (Prop_muxf7_I1_O)      0.062    -0.398 f  vga/U12/ascii_code_reg[0]_inv_i_6/O
                         net (fo=1, routed)           0.373    -0.026    vga/U12/ascii_code0[0]
    SLICE_X73Y236        LUT6 (Prop_lut6_I4_O)        0.083     0.057 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.168     0.226    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X73Y239        LUT5 (Prop_lut5_I0_O)        0.035     0.261 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.261    vga/U12_n_187
    SLICE_X73Y239        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.975    -1.004    vga/CLK_OUT1
    SLICE_X73Y239        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism              0.473    -0.530    
    SLICE_X73Y239        FDRE (Hold_fdre_C_D)         0.102    -0.428    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.689    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.685         10.000      7.315      RAMB18_X2Y94     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.786         10.000      8.214      BUFGCTRL_X0Y1    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X73Y239    vga/ascii_code_reg[0]_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X72Y239    vga/ascii_code_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X73Y238    vga/ascii_code_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X71Y239    vga/ascii_code_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X72Y238    vga/ascii_code_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X74Y235    vga/ascii_code_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X74Y235    vga/ascii_code_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X38Y226    vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X38Y226    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X38Y226    vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X38Y226    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X38Y226    vga/data_buf_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X38Y226    vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.110         5.000       3.890      SLICE_X38Y226    vga/data_buf_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.110         5.000       3.890      SLICE_X38Y226    vga/data_buf_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X22Y221    vga/data_buf_reg_0_3_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X22Y221    vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X38Y226    vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X38Y226    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X38Y226    vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X38Y226    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X38Y226    vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X38Y226    vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.110         5.000       3.890      SLICE_X38Y226    vga/data_buf_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.110         5.000       3.890      SLICE_X38Y226    vga/data_buf_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X38Y227    vga/data_buf_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X38Y227    vga/data_buf_reg_0_3_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       31.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.994ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.732ns  (logic 0.843ns (10.903%)  route 6.889ns (89.097%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 38.294 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.438    -1.658    vga/U12/CLK_OUT3
    SLICE_X64Y205        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y205        FDRE (Prop_fdre_C_Q)         0.338    -1.320 r  vga/U12/h_count_reg[3]/Q
                         net (fo=495, routed)         2.067     0.747    vga/U12/Q[1]
    SLICE_X65Y226        LUT6 (Prop_lut6_I1_O)        0.070     0.817 r  vga/U12/data_buf_reg_0_3_0_5_i_120/O
                         net (fo=4, routed)           0.454     1.271    vga/U12/data_buf_reg_0_3_0_5_i_120_n_0
    SLICE_X67Y228        LUT5 (Prop_lut5_I3_O)        0.070     1.341 f  vga/U12/data_buf_reg_0_3_0_5_i_75/O
                         net (fo=33, routed)          1.499     2.840    vga/U12/data_buf_reg_0_3_0_5_i_75_n_0
    SLICE_X73Y237        LUT6 (Prop_lut6_I0_O)        0.070     2.910 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=2, routed)           0.658     3.568    vga/U12/ascii_code[6]_i_15_n_0
    SLICE_X72Y237        LUT6 (Prop_lut6_I5_O)        0.070     3.638 r  vga/U12/R[3]_i_20/O
                         net (fo=2, routed)           0.322     3.961    vga/U12/p_42_in
    SLICE_X70Y237        LUT6 (Prop_lut6_I0_O)        0.070     4.031 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.539     4.570    vga/U12/dout643_out
    SLICE_X71Y237        LUT6 (Prop_lut6_I5_O)        0.070     4.640 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.745     5.385    vga/U12/dout1
    SLICE_X65Y231        LUT5 (Prop_lut5_I4_O)        0.085     5.470 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.604     6.074    vga/U12/G[3]_i_1_n_0
    SLICE_X65Y231        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.315    38.294    vga/U12/CLK_OUT3
    SLICE_X65Y231        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.002    38.292    
                         clock uncertainty           -0.081    38.211    
    SLICE_X65Y231        FDRE (Setup_fdre_C_D)       -0.142    38.069    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.069    
                         arrival time                          -6.074    
  -------------------------------------------------------------------
                         slack                                 31.994    

Slack (MET) :             32.127ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.600ns  (logic 0.843ns (11.093%)  route 6.757ns (88.907%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 38.294 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.438    -1.658    vga/U12/CLK_OUT3
    SLICE_X64Y205        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y205        FDRE (Prop_fdre_C_Q)         0.338    -1.320 r  vga/U12/h_count_reg[3]/Q
                         net (fo=495, routed)         2.067     0.747    vga/U12/Q[1]
    SLICE_X65Y226        LUT6 (Prop_lut6_I1_O)        0.070     0.817 r  vga/U12/data_buf_reg_0_3_0_5_i_120/O
                         net (fo=4, routed)           0.454     1.271    vga/U12/data_buf_reg_0_3_0_5_i_120_n_0
    SLICE_X67Y228        LUT5 (Prop_lut5_I3_O)        0.070     1.341 f  vga/U12/data_buf_reg_0_3_0_5_i_75/O
                         net (fo=33, routed)          1.499     2.840    vga/U12/data_buf_reg_0_3_0_5_i_75_n_0
    SLICE_X73Y237        LUT6 (Prop_lut6_I0_O)        0.070     2.910 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=2, routed)           0.658     3.568    vga/U12/ascii_code[6]_i_15_n_0
    SLICE_X72Y237        LUT6 (Prop_lut6_I5_O)        0.070     3.638 r  vga/U12/R[3]_i_20/O
                         net (fo=2, routed)           0.322     3.961    vga/U12/p_42_in
    SLICE_X70Y237        LUT6 (Prop_lut6_I0_O)        0.070     4.031 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.539     4.570    vga/U12/dout643_out
    SLICE_X71Y237        LUT6 (Prop_lut6_I5_O)        0.070     4.640 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.745     5.385    vga/U12/dout1
    SLICE_X65Y231        LUT5 (Prop_lut5_I4_O)        0.085     5.470 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.472     5.942    vga/U12/G[3]_i_1_n_0
    SLICE_X65Y231        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.315    38.294    vga/U12/CLK_OUT3
    SLICE_X65Y231        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.002    38.292    
                         clock uncertainty           -0.081    38.211    
    SLICE_X65Y231        FDRE (Setup_fdre_C_D)       -0.142    38.069    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         38.069    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                 32.127    

Slack (MET) :             32.218ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 0.840ns (11.182%)  route 6.672ns (88.818%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 38.294 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.438    -1.658    vga/U12/CLK_OUT3
    SLICE_X64Y205        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y205        FDRE (Prop_fdre_C_Q)         0.338    -1.320 r  vga/U12/h_count_reg[3]/Q
                         net (fo=495, routed)         2.067     0.747    vga/U12/Q[1]
    SLICE_X65Y226        LUT6 (Prop_lut6_I1_O)        0.070     0.817 r  vga/U12/data_buf_reg_0_3_0_5_i_120/O
                         net (fo=4, routed)           0.454     1.271    vga/U12/data_buf_reg_0_3_0_5_i_120_n_0
    SLICE_X67Y228        LUT5 (Prop_lut5_I3_O)        0.070     1.341 f  vga/U12/data_buf_reg_0_3_0_5_i_75/O
                         net (fo=33, routed)          1.499     2.840    vga/U12/data_buf_reg_0_3_0_5_i_75_n_0
    SLICE_X73Y237        LUT6 (Prop_lut6_I0_O)        0.070     2.910 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=2, routed)           0.658     3.568    vga/U12/ascii_code[6]_i_15_n_0
    SLICE_X72Y237        LUT6 (Prop_lut6_I5_O)        0.070     3.638 r  vga/U12/R[3]_i_20/O
                         net (fo=2, routed)           0.322     3.961    vga/U12/p_42_in
    SLICE_X70Y237        LUT6 (Prop_lut6_I0_O)        0.070     4.031 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.539     4.570    vga/U12/dout643_out
    SLICE_X71Y237        LUT6 (Prop_lut6_I5_O)        0.070     4.640 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.744     5.384    vga/U12/dout1
    SLICE_X65Y231        LUT2 (Prop_lut2_I0_O)        0.082     5.466 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.388     5.854    vga/U12/R[3]_i_1_n_0
    SLICE_X67Y231        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.315    38.294    vga/U12/CLK_OUT3
    SLICE_X67Y231        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.002    38.292    
                         clock uncertainty           -0.081    38.211    
    SLICE_X67Y231        FDRE (Setup_fdre_C_D)       -0.139    38.072    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         38.072    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                 32.218    

Slack (MET) :             32.349ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.380ns  (logic 0.840ns (11.381%)  route 6.540ns (88.619%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 38.294 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.438    -1.658    vga/U12/CLK_OUT3
    SLICE_X64Y205        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y205        FDRE (Prop_fdre_C_Q)         0.338    -1.320 r  vga/U12/h_count_reg[3]/Q
                         net (fo=495, routed)         2.067     0.747    vga/U12/Q[1]
    SLICE_X65Y226        LUT6 (Prop_lut6_I1_O)        0.070     0.817 r  vga/U12/data_buf_reg_0_3_0_5_i_120/O
                         net (fo=4, routed)           0.454     1.271    vga/U12/data_buf_reg_0_3_0_5_i_120_n_0
    SLICE_X67Y228        LUT5 (Prop_lut5_I3_O)        0.070     1.341 f  vga/U12/data_buf_reg_0_3_0_5_i_75/O
                         net (fo=33, routed)          1.499     2.840    vga/U12/data_buf_reg_0_3_0_5_i_75_n_0
    SLICE_X73Y237        LUT6 (Prop_lut6_I0_O)        0.070     2.910 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=2, routed)           0.658     3.568    vga/U12/ascii_code[6]_i_15_n_0
    SLICE_X72Y237        LUT6 (Prop_lut6_I5_O)        0.070     3.638 r  vga/U12/R[3]_i_20/O
                         net (fo=2, routed)           0.322     3.961    vga/U12/p_42_in
    SLICE_X70Y237        LUT6 (Prop_lut6_I0_O)        0.070     4.031 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.539     4.570    vga/U12/dout643_out
    SLICE_X71Y237        LUT6 (Prop_lut6_I5_O)        0.070     4.640 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.744     5.384    vga/U12/dout1
    SLICE_X65Y231        LUT2 (Prop_lut2_I0_O)        0.082     5.466 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.257     5.722    vga/U12/R[3]_i_1_n_0
    SLICE_X67Y231        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.315    38.294    vga/U12/CLK_OUT3
    SLICE_X67Y231        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.002    38.292    
                         clock uncertainty           -0.081    38.211    
    SLICE_X67Y231        FDRE (Setup_fdre_C_D)       -0.139    38.072    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.072    
                         arrival time                          -5.722    
  -------------------------------------------------------------------
                         slack                                 32.349    

Slack (MET) :             32.470ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.828ns (11.228%)  route 6.546ns (88.772%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 38.294 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.438    -1.658    vga/U12/CLK_OUT3
    SLICE_X64Y205        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y205        FDRE (Prop_fdre_C_Q)         0.338    -1.320 r  vga/U12/h_count_reg[3]/Q
                         net (fo=495, routed)         2.067     0.747    vga/U12/Q[1]
    SLICE_X65Y226        LUT6 (Prop_lut6_I1_O)        0.070     0.817 r  vga/U12/data_buf_reg_0_3_0_5_i_120/O
                         net (fo=4, routed)           0.454     1.271    vga/U12/data_buf_reg_0_3_0_5_i_120_n_0
    SLICE_X67Y228        LUT5 (Prop_lut5_I3_O)        0.070     1.341 f  vga/U12/data_buf_reg_0_3_0_5_i_75/O
                         net (fo=33, routed)          1.499     2.840    vga/U12/data_buf_reg_0_3_0_5_i_75_n_0
    SLICE_X73Y237        LUT6 (Prop_lut6_I0_O)        0.070     2.910 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=2, routed)           0.658     3.568    vga/U12/ascii_code[6]_i_15_n_0
    SLICE_X72Y237        LUT6 (Prop_lut6_I5_O)        0.070     3.638 r  vga/U12/R[3]_i_20/O
                         net (fo=2, routed)           0.322     3.961    vga/U12/p_42_in
    SLICE_X70Y237        LUT6 (Prop_lut6_I0_O)        0.070     4.031 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.539     4.570    vga/U12/dout643_out
    SLICE_X71Y237        LUT6 (Prop_lut6_I5_O)        0.070     4.640 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.745     5.385    vga/U12/dout1
    SLICE_X65Y231        LUT5 (Prop_lut5_I4_O)        0.070     5.455 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.262     5.716    vga/U12/B[2]_i_1_n_0
    SLICE_X65Y231        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.315    38.294    vga/U12/CLK_OUT3
    SLICE_X65Y231        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.002    38.292    
                         clock uncertainty           -0.081    38.211    
    SLICE_X65Y231        FDRE (Setup_fdre_C_D)       -0.024    38.187    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         38.187    
                         arrival time                          -5.716    
  -------------------------------------------------------------------
                         slack                                 32.470    

Slack (MET) :             33.563ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/h_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 0.606ns (10.378%)  route 5.233ns (89.622%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 38.307 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.438    -1.658    vga/U12/CLK_OUT3
    SLICE_X64Y205        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y205        FDRE (Prop_fdre_C_Q)         0.338    -1.320 r  vga/U12/h_count_reg[3]/Q
                         net (fo=495, routed)         3.036     1.716    vga/U12/Q[1]
    SLICE_X66Y226        LUT5 (Prop_lut5_I4_O)        0.077     1.793 r  vga/U12/h_count[9]_i_3/O
                         net (fo=6, routed)           0.691     2.484    vga/U12/h_count[9]_i_3_n_0
    SLICE_X69Y227        LUT6 (Prop_lut6_I0_O)        0.191     2.675 r  vga/U12/h_count[9]_i_1/O
                         net (fo=10, routed)          1.507     4.181    vga/U12/h_count[9]_i_1_n_0
    SLICE_X57Y204        FDRE                                         r  vga/U12/h_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.328    38.307    vga/U12/CLK_OUT3
    SLICE_X57Y204        FDRE                                         r  vga/U12/h_count_reg[2]/C
                         clock pessimism             -0.002    38.305    
                         clock uncertainty           -0.081    38.224    
    SLICE_X57Y204        FDRE (Setup_fdre_C_R)       -0.479    37.745    vga/U12/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.745    
                         arrival time                          -4.181    
  -------------------------------------------------------------------
                         slack                                 33.563    

Slack (MET) :             33.616ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/h_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 0.606ns (10.407%)  route 5.217ns (89.593%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 38.305 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.438    -1.658    vga/U12/CLK_OUT3
    SLICE_X64Y205        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y205        FDRE (Prop_fdre_C_Q)         0.338    -1.320 r  vga/U12/h_count_reg[3]/Q
                         net (fo=495, routed)         3.036     1.716    vga/U12/Q[1]
    SLICE_X66Y226        LUT5 (Prop_lut5_I4_O)        0.077     1.793 r  vga/U12/h_count[9]_i_3/O
                         net (fo=6, routed)           0.691     2.484    vga/U12/h_count[9]_i_3_n_0
    SLICE_X69Y227        LUT6 (Prop_lut6_I0_O)        0.191     2.675 r  vga/U12/h_count[9]_i_1/O
                         net (fo=10, routed)          1.490     4.165    vga/U12/h_count[9]_i_1_n_0
    SLICE_X64Y205        FDRE                                         r  vga/U12/h_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.326    38.305    vga/U12/CLK_OUT3
    SLICE_X64Y205        FDRE                                         r  vga/U12/h_count_reg[3]/C
                         clock pessimism              0.037    38.342    
                         clock uncertainty           -0.081    38.261    
    SLICE_X64Y205        FDRE (Setup_fdre_C_R)       -0.479    37.782    vga/U12/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.782    
                         arrival time                          -4.165    
  -------------------------------------------------------------------
                         slack                                 33.616    

Slack (MET) :             33.822ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/h_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 0.606ns (10.866%)  route 4.971ns (89.134%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.696ns = ( 38.304 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.438    -1.658    vga/U12/CLK_OUT3
    SLICE_X64Y205        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y205        FDRE (Prop_fdre_C_Q)         0.338    -1.320 r  vga/U12/h_count_reg[3]/Q
                         net (fo=495, routed)         3.036     1.716    vga/U12/Q[1]
    SLICE_X66Y226        LUT5 (Prop_lut5_I4_O)        0.077     1.793 r  vga/U12/h_count[9]_i_3/O
                         net (fo=6, routed)           0.691     2.484    vga/U12/h_count[9]_i_3_n_0
    SLICE_X69Y227        LUT6 (Prop_lut6_I0_O)        0.191     2.675 r  vga/U12/h_count[9]_i_1/O
                         net (fo=10, routed)          1.244     3.919    vga/U12/h_count[9]_i_1_n_0
    SLICE_X59Y209        FDRE                                         r  vga/U12/h_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.325    38.304    vga/U12/CLK_OUT3
    SLICE_X59Y209        FDRE                                         r  vga/U12/h_count_reg[4]/C
                         clock pessimism             -0.002    38.302    
                         clock uncertainty           -0.081    38.221    
    SLICE_X59Y209        FDRE (Setup_fdre_C_R)       -0.479    37.742    vga/U12/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.742    
                         arrival time                          -3.919    
  -------------------------------------------------------------------
                         slack                                 33.822    

Slack (MET) :             33.857ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 0.606ns (10.928%)  route 4.939ns (89.072%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 38.307 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.438    -1.658    vga/U12/CLK_OUT3
    SLICE_X64Y205        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y205        FDRE (Prop_fdre_C_Q)         0.338    -1.320 r  vga/U12/h_count_reg[3]/Q
                         net (fo=495, routed)         3.036     1.716    vga/U12/Q[1]
    SLICE_X66Y226        LUT5 (Prop_lut5_I4_O)        0.077     1.793 r  vga/U12/h_count[9]_i_3/O
                         net (fo=6, routed)           0.691     2.484    vga/U12/h_count[9]_i_3_n_0
    SLICE_X69Y227        LUT6 (Prop_lut6_I0_O)        0.191     2.675 r  vga/U12/h_count[9]_i_1/O
                         net (fo=10, routed)          1.212     3.887    vga/U12/h_count[9]_i_1_n_0
    SLICE_X53Y205        FDRE                                         r  vga/U12/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.328    38.307    vga/U12/CLK_OUT3
    SLICE_X53Y205        FDRE                                         r  vga/U12/h_count_reg[1]/C
                         clock pessimism             -0.002    38.305    
                         clock uncertainty           -0.081    38.224    
    SLICE_X53Y205        FDRE (Setup_fdre_C_R)       -0.479    37.745    vga/U12/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.745    
                         arrival time                          -3.887    
  -------------------------------------------------------------------
                         slack                                 33.857    

Slack (MET) :             33.961ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 0.614ns (10.386%)  route 5.298ns (89.614%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 38.294 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.666ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.430    -1.666    vga/U12/CLK_OUT3
    SLICE_X68Y235        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y235        FDRE (Prop_fdre_C_Q)         0.310    -1.356 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          1.142    -0.214    vga/U12/PRow[3]
    SLICE_X68Y235        LUT5 (Prop_lut5_I0_O)        0.164    -0.050 r  vga/U12/code_if[31]_i_5/O
                         net (fo=315, routed)         1.986     1.935    vga/U12/v_count_reg[3]_1
    SLICE_X68Y216        LUT6 (Prop_lut6_I0_O)        0.070     2.005 f  vga/U12/G[3]_i_3/O
                         net (fo=96, routed)          1.772     3.778    vga/U12/v_count_reg[8]_15
    SLICE_X65Y231        LUT4 (Prop_lut4_I3_O)        0.070     3.848 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.398     4.246    vga/U12/B[1]_i_1_n_0
    SLICE_X67Y231        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.315    38.294    vga/U12/CLK_OUT3
    SLICE_X67Y231        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.008    38.302    
                         clock uncertainty           -0.081    38.221    
    SLICE_X67Y231        FDRE (Setup_fdre_C_D)       -0.014    38.207    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         38.207    
                         arrival time                          -4.246    
  -------------------------------------------------------------------
                         slack                                 33.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.116ns (51.007%)  route 0.111ns (48.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.975ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.730    -0.772    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X67Y132        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y132        FDSE (Prop_fdse_C_Q)         0.116    -0.656 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.111    -0.545    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X66Y132        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.004    -0.975    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X66Y132        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.216    -0.759    
    SLICE_X66Y132        SRL16E (Hold_srl16e_CLK_D)
                                                      0.147    -0.612    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.116ns (50.755%)  route 0.113ns (49.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.975ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.730    -0.772    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X67Y132        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y132        FDSE (Prop_fdse_C_Q)         0.116    -0.656 r  DISPLAY/P2S_SEG/buff_reg[31]/Q
                         net (fo=1, routed)           0.113    -0.544    DISPLAY/P2S_SEG/buff__0[31]
    SLICE_X66Y132        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.004    -0.975    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X66Y132        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.216    -0.759    
    SLICE_X66Y132        SRL16E (Hold_srl16e_CLK_D)
                                                      0.144    -0.615    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.116ns (51.030%)  route 0.111ns (48.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.730    -0.772    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X67Y132        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y132        FDSE (Prop_fdse_C_Q)         0.116    -0.656 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.111    -0.545    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X66Y131        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.003    -0.976    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X66Y131        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.217    -0.759    
    SLICE_X66Y131        SRL16E (Hold_srl16e_CLK_D)
                                                      0.136    -0.623    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.116ns (51.028%)  route 0.111ns (48.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.975ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.730    -0.772    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X67Y132        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y132        FDSE (Prop_fdse_C_Q)         0.116    -0.656 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.111    -0.545    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X66Y132        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.004    -0.975    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X66Y132        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.216    -0.759    
    SLICE_X66Y132        SRL16E (Hold_srl16e_CLK_D)
                                                      0.136    -0.623    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.132ns (42.929%)  route 0.175ns (57.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.729    -0.773    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X67Y131        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDSE (Prop_fdse_C_Q)         0.132    -0.641 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.175    -0.466    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X66Y131        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.003    -0.976    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X66Y131        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.216    -0.760    
    SLICE_X66Y131        SRL16E (Hold_srl16e_CLK_D)
                                                      0.189    -0.571    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.116ns (33.030%)  route 0.235ns (66.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.729    -0.773    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X67Y131        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDSE (Prop_fdse_C_Q)         0.116    -0.657 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.235    -0.422    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X66Y131        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.003    -0.976    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X66Y131        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.216    -0.760    
    SLICE_X66Y131        SRL16E (Hold_srl16e_CLK_D)
                                                      0.217    -0.543    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.116ns (40.297%)  route 0.172ns (59.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.729    -0.773    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X67Y131        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDSE (Prop_fdse_C_Q)         0.116    -0.657 r  DISPLAY/P2S_SEG/buff_reg[15]/Q
                         net (fo=1, routed)           0.172    -0.485    DISPLAY/P2S_SEG/buff__0[15]
    SLICE_X66Y131        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.003    -0.976    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X66Y131        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.216    -0.760    
    SLICE_X66Y131        SRL16E (Hold_srl16e_CLK_D)
                                                      0.143    -0.617    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg_r_0/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_1/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.149ns (57.077%)  route 0.112ns (42.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.731    -0.771    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X66Y133        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y133        FDRE (Prop_fdre_C_Q)         0.149    -0.622 r  DISPLAY/P2S_SEG/buff_reg_r_0/Q
                         net (fo=1, routed)           0.112    -0.510    DISPLAY/P2S_SEG/buff_reg_r_0_n_0
    SLICE_X67Y133        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.005    -0.974    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X67Y133        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_1/C
                         clock pessimism              0.216    -0.758    
    SLICE_X67Y133        FDRE (Hold_fdre_C_D)         0.075    -0.683    DISPLAY/P2S_SEG/buff_reg_r_1
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.184ns (32.472%)  route 0.383ns (67.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.973ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.736    -0.766    BTN_SCAN/CLK_OUT3
    SLICE_X86Y137        FDRE                                         r  BTN_SCAN/result_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y137        FDRE (Prop_fdre_C_Q)         0.149    -0.617 r  BTN_SCAN/result_reg[19]/Q
                         net (fo=2, routed)           0.383    -0.235    DISPLAY/P2S_LED/buff_reg[14]_0
    SLICE_X70Y137        LUT5 (Prop_lut5_I2_O)        0.035    -0.200 r  DISPLAY/P2S_LED/buff[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    DISPLAY/P2S_LED/buff[14]_i_1_n_0
    SLICE_X70Y137        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.007    -0.973    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X70Y137        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/C
                         clock pessimism              0.469    -0.504    
    SLICE_X70Y137        FDRE (Hold_fdre_C_D)         0.131    -0.373    DISPLAY/P2S_LED/buff_reg[14]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.167ns (57.176%)  route 0.125ns (42.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.975ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    -0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.732    -0.770    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X63Y132        FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y132        FDRE (Prop_fdre_C_Q)         0.132    -0.638 r  DISPLAY/P2S_SEG/data_count_reg[4]/Q
                         net (fo=3, routed)           0.125    -0.513    DISPLAY/P2S_SEG/sel0[4]
    SLICE_X63Y131        LUT6 (Prop_lut6_I2_O)        0.035    -0.478 r  DISPLAY/P2S_SEG/data_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.478    DISPLAY/P2S_SEG/data_count[5]_i_2_n_0
    SLICE_X63Y131        FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.005    -0.975    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X63Y131        FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                         clock pessimism              0.218    -0.757    
    SLICE_X63Y131        FDRE (Hold_fdre_C_D)         0.102    -0.655    DISPLAY/P2S_SEG/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.786         40.000      38.214     BUFGCTRL_X0Y2    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X87Y134    BTN_SCAN/FSM_onehot_btn_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y134    BTN_SCAN/FSM_onehot_btn_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y134    BTN_SCAN/FSM_onehot_btn_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y134    BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y134    BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X67Y231    vga/U12/G_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y231    vga/U12/G_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y231    vga/U12/G_reg[3]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X66Y131    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X66Y131    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X66Y132    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X66Y132    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X66Y132    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X66Y131    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X66Y131    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X66Y132    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X66Y132    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X66Y132    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X66Y131    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X66Y131    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X66Y131    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X66Y131    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X66Y132    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X66Y132    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X66Y132    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X66Y132    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X66Y132    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X66Y132    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       33.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.451ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[101][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        16.253ns  (logic 1.850ns (11.382%)  route 14.403ns (88.618%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.816ns = ( 100.816 - 100.000 ) 
    Source Clock Delay      (SCD):    1.052ns = ( 51.052 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.954    48.858    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.928 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    49.523    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.616 f  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.436    51.052    core/data_ram/debug_clk
    SLICE_X64Y208        FDRE                                         r  core/data_ram/data_reg[101][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y208        FDRE (Prop_fdre_C_Q)         0.344    51.396 r  core/data_ram/data_reg[101][5]/Q
                         net (fo=5, routed)           1.723    53.119    core/data_ram/data_reg[101]_25[5]
    SLICE_X46Y220        LUT6 (Prop_lut6_I0_O)        0.070    53.189 r  core/data_ram/i___235_i_47/O
                         net (fo=1, routed)           0.000    53.189    core/data_ram/i___235_i_47_n_0
    SLICE_X46Y220        MUXF7 (Prop_muxf7_I0_O)      0.174    53.363 r  core/data_ram/i___235_i_21/O
                         net (fo=1, routed)           0.000    53.363    core/data_ram/i___235_i_21_n_0
    SLICE_X46Y220        MUXF8 (Prop_muxf8_I0_O)      0.072    53.435 r  core/data_ram/i___235_i_8/O
                         net (fo=1, routed)           1.096    54.531    core/data_ram/i___235_i_8_n_0
    SLICE_X44Y216        LUT6 (Prop_lut6_I1_O)        0.185    54.716 r  core/data_ram/i___235_i_2/O
                         net (fo=1, routed)           0.725    55.441    core/data_ram/i___235_i_2_n_0
    SLICE_X37Y214        LUT4 (Prop_lut4_I2_O)        0.070    55.511 r  core/data_ram/i___235/O
                         net (fo=1, routed)           0.426    55.937    core/data_ram/i___235_n_0
    SLICE_X36Y211        LUT6 (Prop_lut6_I1_O)        0.070    56.007 r  core/data_ram/MDR_WB[21]_i_3/O
                         net (fo=3, routed)           0.890    56.897    core/reg_EXE_MEM/RAMout_MEM[16]
    SLICE_X41Y203        LUT6 (Prop_lut6_I1_O)        0.070    56.967 r  core/reg_EXE_MEM/A_EX[21]_i_2/O
                         net (fo=1, routed)           0.533    57.501    core/reg_EXE_MEM/A_EX[21]_i_2_n_0
    SLICE_X42Y203        LUT5 (Prop_lut5_I0_O)        0.070    57.571 r  core/reg_EXE_MEM/A_EX[21]_i_1/O
                         net (fo=6, routed)           0.777    58.347    core/reg_EXE_MEM/ALUO_MEM_reg[30]_2[16]
    SLICE_X45Y209        LUT4 (Prop_lut4_I0_O)        0.070    58.417 r  core/reg_EXE_MEM/Q[31]_i_43/O
                         net (fo=1, routed)           0.000    58.417    core/cmp_ID/Q_reg[31]_i_18_1[2]
    SLICE_X45Y209        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305    58.722 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.722    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X45Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.792 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.900    59.692    core/reg_EXE_MEM/i_/Q[31]_i_5[0]
    SLICE_X37Y210        LUT6 (Prop_lut6_I2_O)        0.070    59.762 f  core/reg_EXE_MEM/Q[31]_i_16/O
                         net (fo=1, routed)           0.435    60.197    core/ctrl/Q_reg[0]_0
    SLICE_X33Y211        LUT6 (Prop_lut6_I3_O)        0.070    60.267 f  core/ctrl/i_/Q[31]_i_5/O
                         net (fo=67, routed)          1.790    62.057    core/exp_unit/csr/Branch_ctrl
    SLICE_X63Y214        LUT4 (Prop_lut4_I0_O)        0.070    62.127 f  core/exp_unit/csr/IR_ID[28]_i_5/O
                         net (fo=28, routed)          3.398    65.525    core/reg_IF_ID/flush02_out
    SLICE_X23Y211        LUT2 (Prop_lut2_I1_O)        0.070    65.595 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.710    67.305    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X40Y208        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.761    98.740    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.796 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    99.326    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.414 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.402   100.816    core/reg_IF_ID/debug_clk
    SLICE_X40Y208        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[5]/C
                         clock pessimism              0.275   101.091    
                         clock uncertainty           -0.095   100.996    
    SLICE_X40Y208        FDCE (Setup_fdce_C_CE)      -0.240   100.756    core/reg_IF_ID/PCurrent_ID_reg[5]
  -------------------------------------------------------------------
                         required time                        100.756    
                         arrival time                         -67.305    
  -------------------------------------------------------------------
                         slack                                 33.451    

Slack (MET) :             33.497ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[101][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        16.240ns  (logic 1.850ns (11.391%)  route 14.390ns (88.609%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.816ns = ( 100.816 - 100.000 ) 
    Source Clock Delay      (SCD):    1.052ns = ( 51.052 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.954    48.858    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.928 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    49.523    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.616 f  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.436    51.052    core/data_ram/debug_clk
    SLICE_X64Y208        FDRE                                         r  core/data_ram/data_reg[101][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y208        FDRE (Prop_fdre_C_Q)         0.344    51.396 r  core/data_ram/data_reg[101][5]/Q
                         net (fo=5, routed)           1.723    53.119    core/data_ram/data_reg[101]_25[5]
    SLICE_X46Y220        LUT6 (Prop_lut6_I0_O)        0.070    53.189 r  core/data_ram/i___235_i_47/O
                         net (fo=1, routed)           0.000    53.189    core/data_ram/i___235_i_47_n_0
    SLICE_X46Y220        MUXF7 (Prop_muxf7_I0_O)      0.174    53.363 r  core/data_ram/i___235_i_21/O
                         net (fo=1, routed)           0.000    53.363    core/data_ram/i___235_i_21_n_0
    SLICE_X46Y220        MUXF8 (Prop_muxf8_I0_O)      0.072    53.435 r  core/data_ram/i___235_i_8/O
                         net (fo=1, routed)           1.096    54.531    core/data_ram/i___235_i_8_n_0
    SLICE_X44Y216        LUT6 (Prop_lut6_I1_O)        0.185    54.716 r  core/data_ram/i___235_i_2/O
                         net (fo=1, routed)           0.725    55.441    core/data_ram/i___235_i_2_n_0
    SLICE_X37Y214        LUT4 (Prop_lut4_I2_O)        0.070    55.511 r  core/data_ram/i___235/O
                         net (fo=1, routed)           0.426    55.937    core/data_ram/i___235_n_0
    SLICE_X36Y211        LUT6 (Prop_lut6_I1_O)        0.070    56.007 r  core/data_ram/MDR_WB[21]_i_3/O
                         net (fo=3, routed)           0.890    56.897    core/reg_EXE_MEM/RAMout_MEM[16]
    SLICE_X41Y203        LUT6 (Prop_lut6_I1_O)        0.070    56.967 r  core/reg_EXE_MEM/A_EX[21]_i_2/O
                         net (fo=1, routed)           0.533    57.501    core/reg_EXE_MEM/A_EX[21]_i_2_n_0
    SLICE_X42Y203        LUT5 (Prop_lut5_I0_O)        0.070    57.571 r  core/reg_EXE_MEM/A_EX[21]_i_1/O
                         net (fo=6, routed)           0.777    58.347    core/reg_EXE_MEM/ALUO_MEM_reg[30]_2[16]
    SLICE_X45Y209        LUT4 (Prop_lut4_I0_O)        0.070    58.417 r  core/reg_EXE_MEM/Q[31]_i_43/O
                         net (fo=1, routed)           0.000    58.417    core/cmp_ID/Q_reg[31]_i_18_1[2]
    SLICE_X45Y209        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305    58.722 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.722    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X45Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.792 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.900    59.692    core/reg_EXE_MEM/i_/Q[31]_i_5[0]
    SLICE_X37Y210        LUT6 (Prop_lut6_I2_O)        0.070    59.762 f  core/reg_EXE_MEM/Q[31]_i_16/O
                         net (fo=1, routed)           0.435    60.197    core/ctrl/Q_reg[0]_0
    SLICE_X33Y211        LUT6 (Prop_lut6_I3_O)        0.070    60.267 f  core/ctrl/i_/Q[31]_i_5/O
                         net (fo=67, routed)          1.790    62.057    core/exp_unit/csr/Branch_ctrl
    SLICE_X63Y214        LUT4 (Prop_lut4_I0_O)        0.070    62.127 f  core/exp_unit/csr/IR_ID[28]_i_5/O
                         net (fo=28, routed)          3.398    65.525    core/reg_IF_ID/flush02_out
    SLICE_X23Y211        LUT2 (Prop_lut2_I1_O)        0.070    65.595 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.697    67.292    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X38Y208        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.761    98.740    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.796 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    99.326    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.414 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.402   100.816    core/reg_IF_ID/debug_clk
    SLICE_X38Y208        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[18]/C
                         clock pessimism              0.275   101.091    
                         clock uncertainty           -0.095   100.996    
    SLICE_X38Y208        FDCE (Setup_fdce_C_CE)      -0.207   100.789    core/reg_IF_ID/PCurrent_ID_reg[18]
  -------------------------------------------------------------------
                         required time                        100.789    
                         arrival time                         -67.292    
  -------------------------------------------------------------------
                         slack                                 33.497    

Slack (MET) :             33.497ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[101][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        16.240ns  (logic 1.850ns (11.391%)  route 14.390ns (88.609%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.816ns = ( 100.816 - 100.000 ) 
    Source Clock Delay      (SCD):    1.052ns = ( 51.052 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.954    48.858    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.928 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    49.523    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.616 f  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.436    51.052    core/data_ram/debug_clk
    SLICE_X64Y208        FDRE                                         r  core/data_ram/data_reg[101][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y208        FDRE (Prop_fdre_C_Q)         0.344    51.396 r  core/data_ram/data_reg[101][5]/Q
                         net (fo=5, routed)           1.723    53.119    core/data_ram/data_reg[101]_25[5]
    SLICE_X46Y220        LUT6 (Prop_lut6_I0_O)        0.070    53.189 r  core/data_ram/i___235_i_47/O
                         net (fo=1, routed)           0.000    53.189    core/data_ram/i___235_i_47_n_0
    SLICE_X46Y220        MUXF7 (Prop_muxf7_I0_O)      0.174    53.363 r  core/data_ram/i___235_i_21/O
                         net (fo=1, routed)           0.000    53.363    core/data_ram/i___235_i_21_n_0
    SLICE_X46Y220        MUXF8 (Prop_muxf8_I0_O)      0.072    53.435 r  core/data_ram/i___235_i_8/O
                         net (fo=1, routed)           1.096    54.531    core/data_ram/i___235_i_8_n_0
    SLICE_X44Y216        LUT6 (Prop_lut6_I1_O)        0.185    54.716 r  core/data_ram/i___235_i_2/O
                         net (fo=1, routed)           0.725    55.441    core/data_ram/i___235_i_2_n_0
    SLICE_X37Y214        LUT4 (Prop_lut4_I2_O)        0.070    55.511 r  core/data_ram/i___235/O
                         net (fo=1, routed)           0.426    55.937    core/data_ram/i___235_n_0
    SLICE_X36Y211        LUT6 (Prop_lut6_I1_O)        0.070    56.007 r  core/data_ram/MDR_WB[21]_i_3/O
                         net (fo=3, routed)           0.890    56.897    core/reg_EXE_MEM/RAMout_MEM[16]
    SLICE_X41Y203        LUT6 (Prop_lut6_I1_O)        0.070    56.967 r  core/reg_EXE_MEM/A_EX[21]_i_2/O
                         net (fo=1, routed)           0.533    57.501    core/reg_EXE_MEM/A_EX[21]_i_2_n_0
    SLICE_X42Y203        LUT5 (Prop_lut5_I0_O)        0.070    57.571 r  core/reg_EXE_MEM/A_EX[21]_i_1/O
                         net (fo=6, routed)           0.777    58.347    core/reg_EXE_MEM/ALUO_MEM_reg[30]_2[16]
    SLICE_X45Y209        LUT4 (Prop_lut4_I0_O)        0.070    58.417 r  core/reg_EXE_MEM/Q[31]_i_43/O
                         net (fo=1, routed)           0.000    58.417    core/cmp_ID/Q_reg[31]_i_18_1[2]
    SLICE_X45Y209        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305    58.722 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.722    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X45Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.792 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.900    59.692    core/reg_EXE_MEM/i_/Q[31]_i_5[0]
    SLICE_X37Y210        LUT6 (Prop_lut6_I2_O)        0.070    59.762 f  core/reg_EXE_MEM/Q[31]_i_16/O
                         net (fo=1, routed)           0.435    60.197    core/ctrl/Q_reg[0]_0
    SLICE_X33Y211        LUT6 (Prop_lut6_I3_O)        0.070    60.267 f  core/ctrl/i_/Q[31]_i_5/O
                         net (fo=67, routed)          1.790    62.057    core/exp_unit/csr/Branch_ctrl
    SLICE_X63Y214        LUT4 (Prop_lut4_I0_O)        0.070    62.127 f  core/exp_unit/csr/IR_ID[28]_i_5/O
                         net (fo=28, routed)          3.398    65.525    core/reg_IF_ID/flush02_out
    SLICE_X23Y211        LUT2 (Prop_lut2_I1_O)        0.070    65.595 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.697    67.292    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X38Y208        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.761    98.740    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.796 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    99.326    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.414 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.402   100.816    core/reg_IF_ID/debug_clk
    SLICE_X38Y208        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[6]/C
                         clock pessimism              0.275   101.091    
                         clock uncertainty           -0.095   100.996    
    SLICE_X38Y208        FDCE (Setup_fdce_C_CE)      -0.207   100.789    core/reg_IF_ID/PCurrent_ID_reg[6]
  -------------------------------------------------------------------
                         required time                        100.789    
                         arrival time                         -67.292    
  -------------------------------------------------------------------
                         slack                                 33.497    

Slack (MET) :             33.749ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[101][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        15.957ns  (logic 1.850ns (11.593%)  route 14.107ns (88.407%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 100.818 - 100.000 ) 
    Source Clock Delay      (SCD):    1.052ns = ( 51.052 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.954    48.858    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.928 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    49.523    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.616 f  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.436    51.052    core/data_ram/debug_clk
    SLICE_X64Y208        FDRE                                         r  core/data_ram/data_reg[101][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y208        FDRE (Prop_fdre_C_Q)         0.344    51.396 r  core/data_ram/data_reg[101][5]/Q
                         net (fo=5, routed)           1.723    53.119    core/data_ram/data_reg[101]_25[5]
    SLICE_X46Y220        LUT6 (Prop_lut6_I0_O)        0.070    53.189 r  core/data_ram/i___235_i_47/O
                         net (fo=1, routed)           0.000    53.189    core/data_ram/i___235_i_47_n_0
    SLICE_X46Y220        MUXF7 (Prop_muxf7_I0_O)      0.174    53.363 r  core/data_ram/i___235_i_21/O
                         net (fo=1, routed)           0.000    53.363    core/data_ram/i___235_i_21_n_0
    SLICE_X46Y220        MUXF8 (Prop_muxf8_I0_O)      0.072    53.435 r  core/data_ram/i___235_i_8/O
                         net (fo=1, routed)           1.096    54.531    core/data_ram/i___235_i_8_n_0
    SLICE_X44Y216        LUT6 (Prop_lut6_I1_O)        0.185    54.716 r  core/data_ram/i___235_i_2/O
                         net (fo=1, routed)           0.725    55.441    core/data_ram/i___235_i_2_n_0
    SLICE_X37Y214        LUT4 (Prop_lut4_I2_O)        0.070    55.511 r  core/data_ram/i___235/O
                         net (fo=1, routed)           0.426    55.937    core/data_ram/i___235_n_0
    SLICE_X36Y211        LUT6 (Prop_lut6_I1_O)        0.070    56.007 r  core/data_ram/MDR_WB[21]_i_3/O
                         net (fo=3, routed)           0.890    56.897    core/reg_EXE_MEM/RAMout_MEM[16]
    SLICE_X41Y203        LUT6 (Prop_lut6_I1_O)        0.070    56.967 r  core/reg_EXE_MEM/A_EX[21]_i_2/O
                         net (fo=1, routed)           0.533    57.501    core/reg_EXE_MEM/A_EX[21]_i_2_n_0
    SLICE_X42Y203        LUT5 (Prop_lut5_I0_O)        0.070    57.571 r  core/reg_EXE_MEM/A_EX[21]_i_1/O
                         net (fo=6, routed)           0.777    58.347    core/reg_EXE_MEM/ALUO_MEM_reg[30]_2[16]
    SLICE_X45Y209        LUT4 (Prop_lut4_I0_O)        0.070    58.417 r  core/reg_EXE_MEM/Q[31]_i_43/O
                         net (fo=1, routed)           0.000    58.417    core/cmp_ID/Q_reg[31]_i_18_1[2]
    SLICE_X45Y209        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305    58.722 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.722    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X45Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.792 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.900    59.692    core/reg_EXE_MEM/i_/Q[31]_i_5[0]
    SLICE_X37Y210        LUT6 (Prop_lut6_I2_O)        0.070    59.762 f  core/reg_EXE_MEM/Q[31]_i_16/O
                         net (fo=1, routed)           0.435    60.197    core/ctrl/Q_reg[0]_0
    SLICE_X33Y211        LUT6 (Prop_lut6_I3_O)        0.070    60.267 f  core/ctrl/i_/Q[31]_i_5/O
                         net (fo=67, routed)          1.790    62.057    core/exp_unit/csr/Branch_ctrl
    SLICE_X63Y214        LUT4 (Prop_lut4_I0_O)        0.070    62.127 f  core/exp_unit/csr/IR_ID[28]_i_5/O
                         net (fo=28, routed)          3.398    65.525    core/reg_IF_ID/flush02_out
    SLICE_X23Y211        LUT2 (Prop_lut2_I1_O)        0.070    65.595 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.414    67.009    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X40Y205        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.761    98.740    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.796 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    99.326    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.414 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.404   100.818    core/reg_IF_ID/debug_clk
    SLICE_X40Y205        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[0]/C
                         clock pessimism              0.275   101.093    
                         clock uncertainty           -0.095   100.998    
    SLICE_X40Y205        FDCE (Setup_fdce_C_CE)      -0.240   100.758    core/reg_IF_ID/PCurrent_ID_reg[0]
  -------------------------------------------------------------------
                         required time                        100.758    
                         arrival time                         -67.009    
  -------------------------------------------------------------------
                         slack                                 33.749    

Slack (MET) :             33.749ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[101][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        15.957ns  (logic 1.850ns (11.593%)  route 14.107ns (88.407%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 100.818 - 100.000 ) 
    Source Clock Delay      (SCD):    1.052ns = ( 51.052 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.954    48.858    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.928 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    49.523    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.616 f  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.436    51.052    core/data_ram/debug_clk
    SLICE_X64Y208        FDRE                                         r  core/data_ram/data_reg[101][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y208        FDRE (Prop_fdre_C_Q)         0.344    51.396 r  core/data_ram/data_reg[101][5]/Q
                         net (fo=5, routed)           1.723    53.119    core/data_ram/data_reg[101]_25[5]
    SLICE_X46Y220        LUT6 (Prop_lut6_I0_O)        0.070    53.189 r  core/data_ram/i___235_i_47/O
                         net (fo=1, routed)           0.000    53.189    core/data_ram/i___235_i_47_n_0
    SLICE_X46Y220        MUXF7 (Prop_muxf7_I0_O)      0.174    53.363 r  core/data_ram/i___235_i_21/O
                         net (fo=1, routed)           0.000    53.363    core/data_ram/i___235_i_21_n_0
    SLICE_X46Y220        MUXF8 (Prop_muxf8_I0_O)      0.072    53.435 r  core/data_ram/i___235_i_8/O
                         net (fo=1, routed)           1.096    54.531    core/data_ram/i___235_i_8_n_0
    SLICE_X44Y216        LUT6 (Prop_lut6_I1_O)        0.185    54.716 r  core/data_ram/i___235_i_2/O
                         net (fo=1, routed)           0.725    55.441    core/data_ram/i___235_i_2_n_0
    SLICE_X37Y214        LUT4 (Prop_lut4_I2_O)        0.070    55.511 r  core/data_ram/i___235/O
                         net (fo=1, routed)           0.426    55.937    core/data_ram/i___235_n_0
    SLICE_X36Y211        LUT6 (Prop_lut6_I1_O)        0.070    56.007 r  core/data_ram/MDR_WB[21]_i_3/O
                         net (fo=3, routed)           0.890    56.897    core/reg_EXE_MEM/RAMout_MEM[16]
    SLICE_X41Y203        LUT6 (Prop_lut6_I1_O)        0.070    56.967 r  core/reg_EXE_MEM/A_EX[21]_i_2/O
                         net (fo=1, routed)           0.533    57.501    core/reg_EXE_MEM/A_EX[21]_i_2_n_0
    SLICE_X42Y203        LUT5 (Prop_lut5_I0_O)        0.070    57.571 r  core/reg_EXE_MEM/A_EX[21]_i_1/O
                         net (fo=6, routed)           0.777    58.347    core/reg_EXE_MEM/ALUO_MEM_reg[30]_2[16]
    SLICE_X45Y209        LUT4 (Prop_lut4_I0_O)        0.070    58.417 r  core/reg_EXE_MEM/Q[31]_i_43/O
                         net (fo=1, routed)           0.000    58.417    core/cmp_ID/Q_reg[31]_i_18_1[2]
    SLICE_X45Y209        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305    58.722 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.722    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X45Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.792 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.900    59.692    core/reg_EXE_MEM/i_/Q[31]_i_5[0]
    SLICE_X37Y210        LUT6 (Prop_lut6_I2_O)        0.070    59.762 f  core/reg_EXE_MEM/Q[31]_i_16/O
                         net (fo=1, routed)           0.435    60.197    core/ctrl/Q_reg[0]_0
    SLICE_X33Y211        LUT6 (Prop_lut6_I3_O)        0.070    60.267 f  core/ctrl/i_/Q[31]_i_5/O
                         net (fo=67, routed)          1.790    62.057    core/exp_unit/csr/Branch_ctrl
    SLICE_X63Y214        LUT4 (Prop_lut4_I0_O)        0.070    62.127 f  core/exp_unit/csr/IR_ID[28]_i_5/O
                         net (fo=28, routed)          3.398    65.525    core/reg_IF_ID/flush02_out
    SLICE_X23Y211        LUT2 (Prop_lut2_I1_O)        0.070    65.595 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.414    67.009    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X40Y205        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.761    98.740    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.796 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    99.326    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.414 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.404   100.818    core/reg_IF_ID/debug_clk
    SLICE_X40Y205        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[1]/C
                         clock pessimism              0.275   101.093    
                         clock uncertainty           -0.095   100.998    
    SLICE_X40Y205        FDCE (Setup_fdce_C_CE)      -0.240   100.758    core/reg_IF_ID/PCurrent_ID_reg[1]
  -------------------------------------------------------------------
                         required time                        100.758    
                         arrival time                         -67.009    
  -------------------------------------------------------------------
                         slack                                 33.749    

Slack (MET) :             33.749ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[101][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        15.957ns  (logic 1.850ns (11.593%)  route 14.107ns (88.407%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 100.818 - 100.000 ) 
    Source Clock Delay      (SCD):    1.052ns = ( 51.052 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.954    48.858    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.928 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    49.523    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.616 f  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.436    51.052    core/data_ram/debug_clk
    SLICE_X64Y208        FDRE                                         r  core/data_ram/data_reg[101][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y208        FDRE (Prop_fdre_C_Q)         0.344    51.396 r  core/data_ram/data_reg[101][5]/Q
                         net (fo=5, routed)           1.723    53.119    core/data_ram/data_reg[101]_25[5]
    SLICE_X46Y220        LUT6 (Prop_lut6_I0_O)        0.070    53.189 r  core/data_ram/i___235_i_47/O
                         net (fo=1, routed)           0.000    53.189    core/data_ram/i___235_i_47_n_0
    SLICE_X46Y220        MUXF7 (Prop_muxf7_I0_O)      0.174    53.363 r  core/data_ram/i___235_i_21/O
                         net (fo=1, routed)           0.000    53.363    core/data_ram/i___235_i_21_n_0
    SLICE_X46Y220        MUXF8 (Prop_muxf8_I0_O)      0.072    53.435 r  core/data_ram/i___235_i_8/O
                         net (fo=1, routed)           1.096    54.531    core/data_ram/i___235_i_8_n_0
    SLICE_X44Y216        LUT6 (Prop_lut6_I1_O)        0.185    54.716 r  core/data_ram/i___235_i_2/O
                         net (fo=1, routed)           0.725    55.441    core/data_ram/i___235_i_2_n_0
    SLICE_X37Y214        LUT4 (Prop_lut4_I2_O)        0.070    55.511 r  core/data_ram/i___235/O
                         net (fo=1, routed)           0.426    55.937    core/data_ram/i___235_n_0
    SLICE_X36Y211        LUT6 (Prop_lut6_I1_O)        0.070    56.007 r  core/data_ram/MDR_WB[21]_i_3/O
                         net (fo=3, routed)           0.890    56.897    core/reg_EXE_MEM/RAMout_MEM[16]
    SLICE_X41Y203        LUT6 (Prop_lut6_I1_O)        0.070    56.967 r  core/reg_EXE_MEM/A_EX[21]_i_2/O
                         net (fo=1, routed)           0.533    57.501    core/reg_EXE_MEM/A_EX[21]_i_2_n_0
    SLICE_X42Y203        LUT5 (Prop_lut5_I0_O)        0.070    57.571 r  core/reg_EXE_MEM/A_EX[21]_i_1/O
                         net (fo=6, routed)           0.777    58.347    core/reg_EXE_MEM/ALUO_MEM_reg[30]_2[16]
    SLICE_X45Y209        LUT4 (Prop_lut4_I0_O)        0.070    58.417 r  core/reg_EXE_MEM/Q[31]_i_43/O
                         net (fo=1, routed)           0.000    58.417    core/cmp_ID/Q_reg[31]_i_18_1[2]
    SLICE_X45Y209        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305    58.722 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.722    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X45Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.792 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.900    59.692    core/reg_EXE_MEM/i_/Q[31]_i_5[0]
    SLICE_X37Y210        LUT6 (Prop_lut6_I2_O)        0.070    59.762 f  core/reg_EXE_MEM/Q[31]_i_16/O
                         net (fo=1, routed)           0.435    60.197    core/ctrl/Q_reg[0]_0
    SLICE_X33Y211        LUT6 (Prop_lut6_I3_O)        0.070    60.267 f  core/ctrl/i_/Q[31]_i_5/O
                         net (fo=67, routed)          1.790    62.057    core/exp_unit/csr/Branch_ctrl
    SLICE_X63Y214        LUT4 (Prop_lut4_I0_O)        0.070    62.127 f  core/exp_unit/csr/IR_ID[28]_i_5/O
                         net (fo=28, routed)          3.398    65.525    core/reg_IF_ID/flush02_out
    SLICE_X23Y211        LUT2 (Prop_lut2_I1_O)        0.070    65.595 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.414    67.009    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X40Y205        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.761    98.740    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.796 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    99.326    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.414 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.404   100.818    core/reg_IF_ID/debug_clk
    SLICE_X40Y205        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[4]/C
                         clock pessimism              0.275   101.093    
                         clock uncertainty           -0.095   100.998    
    SLICE_X40Y205        FDCE (Setup_fdce_C_CE)      -0.240   100.758    core/reg_IF_ID/PCurrent_ID_reg[4]
  -------------------------------------------------------------------
                         required time                        100.758    
                         arrival time                         -67.009    
  -------------------------------------------------------------------
                         slack                                 33.749    

Slack (MET) :             33.829ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[101][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        15.878ns  (logic 1.850ns (11.651%)  route 14.028ns (88.349%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 100.819 - 100.000 ) 
    Source Clock Delay      (SCD):    1.052ns = ( 51.052 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.954    48.858    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.928 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    49.523    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.616 f  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.436    51.052    core/data_ram/debug_clk
    SLICE_X64Y208        FDRE                                         r  core/data_ram/data_reg[101][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y208        FDRE (Prop_fdre_C_Q)         0.344    51.396 r  core/data_ram/data_reg[101][5]/Q
                         net (fo=5, routed)           1.723    53.119    core/data_ram/data_reg[101]_25[5]
    SLICE_X46Y220        LUT6 (Prop_lut6_I0_O)        0.070    53.189 r  core/data_ram/i___235_i_47/O
                         net (fo=1, routed)           0.000    53.189    core/data_ram/i___235_i_47_n_0
    SLICE_X46Y220        MUXF7 (Prop_muxf7_I0_O)      0.174    53.363 r  core/data_ram/i___235_i_21/O
                         net (fo=1, routed)           0.000    53.363    core/data_ram/i___235_i_21_n_0
    SLICE_X46Y220        MUXF8 (Prop_muxf8_I0_O)      0.072    53.435 r  core/data_ram/i___235_i_8/O
                         net (fo=1, routed)           1.096    54.531    core/data_ram/i___235_i_8_n_0
    SLICE_X44Y216        LUT6 (Prop_lut6_I1_O)        0.185    54.716 r  core/data_ram/i___235_i_2/O
                         net (fo=1, routed)           0.725    55.441    core/data_ram/i___235_i_2_n_0
    SLICE_X37Y214        LUT4 (Prop_lut4_I2_O)        0.070    55.511 r  core/data_ram/i___235/O
                         net (fo=1, routed)           0.426    55.937    core/data_ram/i___235_n_0
    SLICE_X36Y211        LUT6 (Prop_lut6_I1_O)        0.070    56.007 r  core/data_ram/MDR_WB[21]_i_3/O
                         net (fo=3, routed)           0.890    56.897    core/reg_EXE_MEM/RAMout_MEM[16]
    SLICE_X41Y203        LUT6 (Prop_lut6_I1_O)        0.070    56.967 r  core/reg_EXE_MEM/A_EX[21]_i_2/O
                         net (fo=1, routed)           0.533    57.501    core/reg_EXE_MEM/A_EX[21]_i_2_n_0
    SLICE_X42Y203        LUT5 (Prop_lut5_I0_O)        0.070    57.571 r  core/reg_EXE_MEM/A_EX[21]_i_1/O
                         net (fo=6, routed)           0.777    58.347    core/reg_EXE_MEM/ALUO_MEM_reg[30]_2[16]
    SLICE_X45Y209        LUT4 (Prop_lut4_I0_O)        0.070    58.417 r  core/reg_EXE_MEM/Q[31]_i_43/O
                         net (fo=1, routed)           0.000    58.417    core/cmp_ID/Q_reg[31]_i_18_1[2]
    SLICE_X45Y209        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305    58.722 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.722    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X45Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.792 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.900    59.692    core/reg_EXE_MEM/i_/Q[31]_i_5[0]
    SLICE_X37Y210        LUT6 (Prop_lut6_I2_O)        0.070    59.762 f  core/reg_EXE_MEM/Q[31]_i_16/O
                         net (fo=1, routed)           0.435    60.197    core/ctrl/Q_reg[0]_0
    SLICE_X33Y211        LUT6 (Prop_lut6_I3_O)        0.070    60.267 f  core/ctrl/i_/Q[31]_i_5/O
                         net (fo=67, routed)          1.790    62.057    core/exp_unit/csr/Branch_ctrl
    SLICE_X63Y214        LUT4 (Prop_lut4_I0_O)        0.070    62.127 f  core/exp_unit/csr/IR_ID[28]_i_5/O
                         net (fo=28, routed)          3.398    65.525    core/reg_IF_ID/flush02_out
    SLICE_X23Y211        LUT2 (Prop_lut2_I1_O)        0.070    65.595 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.335    66.930    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X32Y210        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.761    98.740    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.796 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    99.326    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.414 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.405   100.819    core/reg_IF_ID/debug_clk
    SLICE_X32Y210        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[20]/C
                         clock pessimism              0.275   101.094    
                         clock uncertainty           -0.095   100.999    
    SLICE_X32Y210        FDCE (Setup_fdce_C_CE)      -0.240   100.759    core/reg_IF_ID/PCurrent_ID_reg[20]
  -------------------------------------------------------------------
                         required time                        100.759    
                         arrival time                         -66.930    
  -------------------------------------------------------------------
                         slack                                 33.829    

Slack (MET) :             33.829ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[101][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        15.878ns  (logic 1.850ns (11.651%)  route 14.028ns (88.349%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 100.819 - 100.000 ) 
    Source Clock Delay      (SCD):    1.052ns = ( 51.052 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.954    48.858    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.928 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    49.523    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.616 f  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.436    51.052    core/data_ram/debug_clk
    SLICE_X64Y208        FDRE                                         r  core/data_ram/data_reg[101][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y208        FDRE (Prop_fdre_C_Q)         0.344    51.396 r  core/data_ram/data_reg[101][5]/Q
                         net (fo=5, routed)           1.723    53.119    core/data_ram/data_reg[101]_25[5]
    SLICE_X46Y220        LUT6 (Prop_lut6_I0_O)        0.070    53.189 r  core/data_ram/i___235_i_47/O
                         net (fo=1, routed)           0.000    53.189    core/data_ram/i___235_i_47_n_0
    SLICE_X46Y220        MUXF7 (Prop_muxf7_I0_O)      0.174    53.363 r  core/data_ram/i___235_i_21/O
                         net (fo=1, routed)           0.000    53.363    core/data_ram/i___235_i_21_n_0
    SLICE_X46Y220        MUXF8 (Prop_muxf8_I0_O)      0.072    53.435 r  core/data_ram/i___235_i_8/O
                         net (fo=1, routed)           1.096    54.531    core/data_ram/i___235_i_8_n_0
    SLICE_X44Y216        LUT6 (Prop_lut6_I1_O)        0.185    54.716 r  core/data_ram/i___235_i_2/O
                         net (fo=1, routed)           0.725    55.441    core/data_ram/i___235_i_2_n_0
    SLICE_X37Y214        LUT4 (Prop_lut4_I2_O)        0.070    55.511 r  core/data_ram/i___235/O
                         net (fo=1, routed)           0.426    55.937    core/data_ram/i___235_n_0
    SLICE_X36Y211        LUT6 (Prop_lut6_I1_O)        0.070    56.007 r  core/data_ram/MDR_WB[21]_i_3/O
                         net (fo=3, routed)           0.890    56.897    core/reg_EXE_MEM/RAMout_MEM[16]
    SLICE_X41Y203        LUT6 (Prop_lut6_I1_O)        0.070    56.967 r  core/reg_EXE_MEM/A_EX[21]_i_2/O
                         net (fo=1, routed)           0.533    57.501    core/reg_EXE_MEM/A_EX[21]_i_2_n_0
    SLICE_X42Y203        LUT5 (Prop_lut5_I0_O)        0.070    57.571 r  core/reg_EXE_MEM/A_EX[21]_i_1/O
                         net (fo=6, routed)           0.777    58.347    core/reg_EXE_MEM/ALUO_MEM_reg[30]_2[16]
    SLICE_X45Y209        LUT4 (Prop_lut4_I0_O)        0.070    58.417 r  core/reg_EXE_MEM/Q[31]_i_43/O
                         net (fo=1, routed)           0.000    58.417    core/cmp_ID/Q_reg[31]_i_18_1[2]
    SLICE_X45Y209        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305    58.722 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.722    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X45Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.792 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.900    59.692    core/reg_EXE_MEM/i_/Q[31]_i_5[0]
    SLICE_X37Y210        LUT6 (Prop_lut6_I2_O)        0.070    59.762 f  core/reg_EXE_MEM/Q[31]_i_16/O
                         net (fo=1, routed)           0.435    60.197    core/ctrl/Q_reg[0]_0
    SLICE_X33Y211        LUT6 (Prop_lut6_I3_O)        0.070    60.267 f  core/ctrl/i_/Q[31]_i_5/O
                         net (fo=67, routed)          1.790    62.057    core/exp_unit/csr/Branch_ctrl
    SLICE_X63Y214        LUT4 (Prop_lut4_I0_O)        0.070    62.127 f  core/exp_unit/csr/IR_ID[28]_i_5/O
                         net (fo=28, routed)          3.398    65.525    core/reg_IF_ID/flush02_out
    SLICE_X23Y211        LUT2 (Prop_lut2_I1_O)        0.070    65.595 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.335    66.930    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X32Y210        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.761    98.740    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.796 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    99.326    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.414 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.405   100.819    core/reg_IF_ID/debug_clk
    SLICE_X32Y210        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[22]/C
                         clock pessimism              0.275   101.094    
                         clock uncertainty           -0.095   100.999    
    SLICE_X32Y210        FDCE (Setup_fdce_C_CE)      -0.240   100.759    core/reg_IF_ID/PCurrent_ID_reg[22]
  -------------------------------------------------------------------
                         required time                        100.759    
                         arrival time                         -66.930    
  -------------------------------------------------------------------
                         slack                                 33.829    

Slack (MET) :             33.829ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[101][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        15.878ns  (logic 1.850ns (11.651%)  route 14.028ns (88.349%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 100.819 - 100.000 ) 
    Source Clock Delay      (SCD):    1.052ns = ( 51.052 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.954    48.858    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.928 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    49.523    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.616 f  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.436    51.052    core/data_ram/debug_clk
    SLICE_X64Y208        FDRE                                         r  core/data_ram/data_reg[101][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y208        FDRE (Prop_fdre_C_Q)         0.344    51.396 r  core/data_ram/data_reg[101][5]/Q
                         net (fo=5, routed)           1.723    53.119    core/data_ram/data_reg[101]_25[5]
    SLICE_X46Y220        LUT6 (Prop_lut6_I0_O)        0.070    53.189 r  core/data_ram/i___235_i_47/O
                         net (fo=1, routed)           0.000    53.189    core/data_ram/i___235_i_47_n_0
    SLICE_X46Y220        MUXF7 (Prop_muxf7_I0_O)      0.174    53.363 r  core/data_ram/i___235_i_21/O
                         net (fo=1, routed)           0.000    53.363    core/data_ram/i___235_i_21_n_0
    SLICE_X46Y220        MUXF8 (Prop_muxf8_I0_O)      0.072    53.435 r  core/data_ram/i___235_i_8/O
                         net (fo=1, routed)           1.096    54.531    core/data_ram/i___235_i_8_n_0
    SLICE_X44Y216        LUT6 (Prop_lut6_I1_O)        0.185    54.716 r  core/data_ram/i___235_i_2/O
                         net (fo=1, routed)           0.725    55.441    core/data_ram/i___235_i_2_n_0
    SLICE_X37Y214        LUT4 (Prop_lut4_I2_O)        0.070    55.511 r  core/data_ram/i___235/O
                         net (fo=1, routed)           0.426    55.937    core/data_ram/i___235_n_0
    SLICE_X36Y211        LUT6 (Prop_lut6_I1_O)        0.070    56.007 r  core/data_ram/MDR_WB[21]_i_3/O
                         net (fo=3, routed)           0.890    56.897    core/reg_EXE_MEM/RAMout_MEM[16]
    SLICE_X41Y203        LUT6 (Prop_lut6_I1_O)        0.070    56.967 r  core/reg_EXE_MEM/A_EX[21]_i_2/O
                         net (fo=1, routed)           0.533    57.501    core/reg_EXE_MEM/A_EX[21]_i_2_n_0
    SLICE_X42Y203        LUT5 (Prop_lut5_I0_O)        0.070    57.571 r  core/reg_EXE_MEM/A_EX[21]_i_1/O
                         net (fo=6, routed)           0.777    58.347    core/reg_EXE_MEM/ALUO_MEM_reg[30]_2[16]
    SLICE_X45Y209        LUT4 (Prop_lut4_I0_O)        0.070    58.417 r  core/reg_EXE_MEM/Q[31]_i_43/O
                         net (fo=1, routed)           0.000    58.417    core/cmp_ID/Q_reg[31]_i_18_1[2]
    SLICE_X45Y209        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305    58.722 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.722    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X45Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.792 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.900    59.692    core/reg_EXE_MEM/i_/Q[31]_i_5[0]
    SLICE_X37Y210        LUT6 (Prop_lut6_I2_O)        0.070    59.762 f  core/reg_EXE_MEM/Q[31]_i_16/O
                         net (fo=1, routed)           0.435    60.197    core/ctrl/Q_reg[0]_0
    SLICE_X33Y211        LUT6 (Prop_lut6_I3_O)        0.070    60.267 f  core/ctrl/i_/Q[31]_i_5/O
                         net (fo=67, routed)          1.790    62.057    core/exp_unit/csr/Branch_ctrl
    SLICE_X63Y214        LUT4 (Prop_lut4_I0_O)        0.070    62.127 f  core/exp_unit/csr/IR_ID[28]_i_5/O
                         net (fo=28, routed)          3.398    65.525    core/reg_IF_ID/flush02_out
    SLICE_X23Y211        LUT2 (Prop_lut2_I1_O)        0.070    65.595 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.335    66.930    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X32Y210        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.761    98.740    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.796 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    99.326    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.414 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.405   100.819    core/reg_IF_ID/debug_clk
    SLICE_X32Y210        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[30]/C
                         clock pessimism              0.275   101.094    
                         clock uncertainty           -0.095   100.999    
    SLICE_X32Y210        FDCE (Setup_fdce_C_CE)      -0.240   100.759    core/reg_IF_ID/PCurrent_ID_reg[30]
  -------------------------------------------------------------------
                         required time                        100.759    
                         arrival time                         -66.930    
  -------------------------------------------------------------------
                         slack                                 33.829    

Slack (MET) :             33.934ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[101][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        15.772ns  (logic 1.850ns (11.730%)  route 13.922ns (88.270%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 100.818 - 100.000 ) 
    Source Clock Delay      (SCD):    1.052ns = ( 51.052 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.954    48.858    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.928 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    49.523    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.616 f  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.436    51.052    core/data_ram/debug_clk
    SLICE_X64Y208        FDRE                                         r  core/data_ram/data_reg[101][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y208        FDRE (Prop_fdre_C_Q)         0.344    51.396 r  core/data_ram/data_reg[101][5]/Q
                         net (fo=5, routed)           1.723    53.119    core/data_ram/data_reg[101]_25[5]
    SLICE_X46Y220        LUT6 (Prop_lut6_I0_O)        0.070    53.189 r  core/data_ram/i___235_i_47/O
                         net (fo=1, routed)           0.000    53.189    core/data_ram/i___235_i_47_n_0
    SLICE_X46Y220        MUXF7 (Prop_muxf7_I0_O)      0.174    53.363 r  core/data_ram/i___235_i_21/O
                         net (fo=1, routed)           0.000    53.363    core/data_ram/i___235_i_21_n_0
    SLICE_X46Y220        MUXF8 (Prop_muxf8_I0_O)      0.072    53.435 r  core/data_ram/i___235_i_8/O
                         net (fo=1, routed)           1.096    54.531    core/data_ram/i___235_i_8_n_0
    SLICE_X44Y216        LUT6 (Prop_lut6_I1_O)        0.185    54.716 r  core/data_ram/i___235_i_2/O
                         net (fo=1, routed)           0.725    55.441    core/data_ram/i___235_i_2_n_0
    SLICE_X37Y214        LUT4 (Prop_lut4_I2_O)        0.070    55.511 r  core/data_ram/i___235/O
                         net (fo=1, routed)           0.426    55.937    core/data_ram/i___235_n_0
    SLICE_X36Y211        LUT6 (Prop_lut6_I1_O)        0.070    56.007 r  core/data_ram/MDR_WB[21]_i_3/O
                         net (fo=3, routed)           0.890    56.897    core/reg_EXE_MEM/RAMout_MEM[16]
    SLICE_X41Y203        LUT6 (Prop_lut6_I1_O)        0.070    56.967 r  core/reg_EXE_MEM/A_EX[21]_i_2/O
                         net (fo=1, routed)           0.533    57.501    core/reg_EXE_MEM/A_EX[21]_i_2_n_0
    SLICE_X42Y203        LUT5 (Prop_lut5_I0_O)        0.070    57.571 r  core/reg_EXE_MEM/A_EX[21]_i_1/O
                         net (fo=6, routed)           0.777    58.347    core/reg_EXE_MEM/ALUO_MEM_reg[30]_2[16]
    SLICE_X45Y209        LUT4 (Prop_lut4_I0_O)        0.070    58.417 r  core/reg_EXE_MEM/Q[31]_i_43/O
                         net (fo=1, routed)           0.000    58.417    core/cmp_ID/Q_reg[31]_i_18_1[2]
    SLICE_X45Y209        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305    58.722 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.722    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X45Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070    58.792 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.900    59.692    core/reg_EXE_MEM/i_/Q[31]_i_5[0]
    SLICE_X37Y210        LUT6 (Prop_lut6_I2_O)        0.070    59.762 f  core/reg_EXE_MEM/Q[31]_i_16/O
                         net (fo=1, routed)           0.435    60.197    core/ctrl/Q_reg[0]_0
    SLICE_X33Y211        LUT6 (Prop_lut6_I3_O)        0.070    60.267 f  core/ctrl/i_/Q[31]_i_5/O
                         net (fo=67, routed)          1.790    62.057    core/exp_unit/csr/Branch_ctrl
    SLICE_X63Y214        LUT4 (Prop_lut4_I0_O)        0.070    62.127 f  core/exp_unit/csr/IR_ID[28]_i_5/O
                         net (fo=28, routed)          3.398    65.525    core/reg_IF_ID/flush02_out
    SLICE_X23Y211        LUT2 (Prop_lut2_I1_O)        0.070    65.595 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.229    66.824    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X35Y211        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.761    98.740    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.796 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    99.326    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.414 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.404   100.818    core/reg_IF_ID/debug_clk
    SLICE_X35Y211        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[19]/C
                         clock pessimism              0.275   101.093    
                         clock uncertainty           -0.095   100.998    
    SLICE_X35Y211        FDCE (Setup_fdce_C_CE)      -0.240   100.758    core/reg_IF_ID/PCurrent_ID_reg[19]
  -------------------------------------------------------------------
                         required time                        100.758    
                         arrival time                         -66.824    
  -------------------------------------------------------------------
                         slack                                 33.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/PCurrent_EX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.132ns (23.950%)  route 0.419ns (76.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.597ns
    Source Clock Delay      (SCD):    0.389ns
    Clock Pessimism Removal (CPR):    -0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.816    -0.685    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.650 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.348    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.307 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.696     0.389    core/reg_ID_EX/debug_clk
    SLICE_X44Y196        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y196        FDCE (Prop_fdce_C_Q)         0.132     0.521 r  core/reg_ID_EX/PCurrent_EX_reg[2]/Q
                         net (fo=8, routed)           0.419     0.941    core/reg_EXE_MEM/PC_EXE[2]
    SLICE_X40Y201        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.123    -0.856    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.812 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.475    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.432 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.028     0.597    core/reg_EXE_MEM/debug_clk
    SLICE_X40Y201        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[2]/C
                         clock pessimism              0.125     0.721    
    SLICE_X40Y201        FDCE (Hold_fdce_C_D)         0.070     0.791    core/reg_EXE_MEM/PCurrent_MEM_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 rst_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.149ns (68.445%)  route 0.069ns (31.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.057ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.650    -0.851    clk_cpu
    SLICE_X82Y151        FDRE                                         r  rst_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y151        FDRE (Prop_fdre_C_Q)         0.149    -0.702 r  rst_count_reg[0]/Q
                         net (fo=2, routed)           0.069    -0.634    rst_count[0]
    SLICE_X82Y151        FDRE                                         r  rst_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.922    -1.057    clk_cpu
    SLICE_X82Y151        FDRE                                         r  rst_count_reg[1]/C
                         clock pessimism              0.206    -0.851    
    SLICE_X82Y151        FDRE (Hold_fdre_C_D)         0.056    -0.795    rst_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.795    
                         arrival time                          -0.634    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.167ns (58.492%)  route 0.119ns (41.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.612ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.816    -0.685    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.650 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.348    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.307 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.768     0.461    core/reg_ID_EX/debug_clk
    SLICE_X23Y212        FDCE                                         r  core/reg_ID_EX/IR_EX_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y212        FDCE (Prop_fdce_C_Q)         0.132     0.593 r  core/reg_ID_EX/IR_EX_reg[18]/Q
                         net (fo=2, routed)           0.119     0.712    core/exp_unit/csr/inst_EXE[16]
    SLICE_X23Y211        LUT5 (Prop_lut5_I4_O)        0.035     0.747 r  core/exp_unit/csr/IR_MEM[18]_i_1/O
                         net (fo=1, routed)           0.000     0.747    core/reg_EXE_MEM/p_0_in_0[16]
    SLICE_X23Y211        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.123    -0.856    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.812 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.475    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.432 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.044     0.612    core/reg_EXE_MEM/debug_clk
    SLICE_X23Y211        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[18]/C
                         clock pessimism             -0.133     0.478    
    SLICE_X23Y211        FDCE (Hold_fdce_C_D)         0.102     0.580    core/reg_EXE_MEM/IR_MEM_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.580    
                         arrival time                           0.747    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.132ns (48.959%)  route 0.138ns (51.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.600ns
    Source Clock Delay      (SCD):    0.447ns
    Clock Pessimism Removal (CPR):    0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.816    -0.685    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.650 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.348    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.307 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.754     0.447    core/reg_EXE_MEM/debug_clk
    SLICE_X40Y201        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y201        FDCE (Prop_fdce_C_Q)         0.132     0.579 r  core/reg_EXE_MEM/PCurrent_MEM_reg[2]/Q
                         net (fo=3, routed)           0.138     0.717    core/reg_MEM_WB/PC_MEM[2]
    SLICE_X37Y201        FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.123    -0.856    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.812 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.475    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.432 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.031     0.600    core/reg_MEM_WB/debug_clk
    SLICE_X37Y201        FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[2]/C
                         clock pessimism             -0.121     0.478    
    SLICE_X37Y201        FDCE (Hold_fdce_C_D)         0.070     0.548    core/reg_MEM_WB/PCurrent_WB_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.548    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/u_b_h_w_EX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.149ns (57.297%)  route 0.111ns (42.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.585ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.816    -0.685    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.650 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.348    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.307 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.743     0.436    core/reg_ID_EX/debug_clk
    SLICE_X46Y214        FDRE                                         r  core/reg_ID_EX/u_b_h_w_EX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y214        FDRE (Prop_fdre_C_Q)         0.149     0.585 r  core/reg_ID_EX/u_b_h_w_EX_reg[0]/Q
                         net (fo=1, routed)           0.111     0.696    core/reg_EXE_MEM/u_b_h_w_EX[0]
    SLICE_X47Y214        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.123    -0.856    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.812 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.475    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.432 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.016     0.585    core/reg_EXE_MEM/debug_clk
    SLICE_X47Y214        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
                         clock pessimism             -0.135     0.449    
    SLICE_X47Y214        FDRE (Hold_fdre_C_D)         0.077     0.526    core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.526    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.132ns (49.374%)  route 0.135ns (50.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.603ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.816    -0.685    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.650 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.348    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.307 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.760     0.453    core/REG_PC/debug_clk
    SLICE_X33Y207        FDCE                                         r  core/REG_PC/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y207        FDCE (Prop_fdce_C_Q)         0.132     0.585 r  core/REG_PC/Q_reg[15]/Q
                         net (fo=4, routed)           0.135     0.721    core/reg_IF_ID/PCurrent_ID_reg[31]_2[15]
    SLICE_X33Y208        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.123    -0.856    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.812 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.475    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.432 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.035     0.603    core/reg_IF_ID/debug_clk
    SLICE_X33Y208        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[15]/C
                         clock pessimism             -0.134     0.468    
    SLICE_X33Y208        FDCE (Hold_fdce_C_D)         0.076     0.544    core/reg_IF_ID/PCurrent_ID_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.544    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.193ns (68.293%)  route 0.090ns (31.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.600ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    0.149ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.816    -0.685    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.650 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.348    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.307 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.757     0.450    core/reg_ID_EX/debug_clk
    SLICE_X36Y201        FDCE                                         r  core/reg_ID_EX/IR_EX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y201        FDCE (Prop_fdce_C_Q)         0.116     0.566 r  core/reg_ID_EX/IR_EX_reg[7]/Q
                         net (fo=5, routed)           0.090     0.656    core/exp_unit/csr/inst_EXE[6]
    SLICE_X36Y201        LUT5 (Prop_lut5_I4_O)        0.077     0.733 r  core/exp_unit/csr/IR_MEM[7]_i_1/O
                         net (fo=1, routed)           0.000     0.733    core/reg_EXE_MEM/p_0_in_0[6]
    SLICE_X36Y201        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.123    -0.856    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.812 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.475    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.432 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.031     0.600    core/reg_EXE_MEM/debug_clk
    SLICE_X36Y201        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[7]/C
                         clock pessimism             -0.149     0.450    
    SLICE_X36Y201        FDCE (Hold_fdce_C_D)         0.102     0.552    core/reg_EXE_MEM/IR_MEM_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.193ns (67.908%)  route 0.091ns (32.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.604ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.816    -0.685    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.650 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.348    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.307 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.760     0.453    core/reg_ID_EX/debug_clk
    SLICE_X35Y205        FDCE                                         r  core/reg_ID_EX/IR_EX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y205        FDCE (Prop_fdce_C_Q)         0.116     0.569 r  core/reg_ID_EX/IR_EX_reg[8]/Q
                         net (fo=5, routed)           0.091     0.660    core/exp_unit/csr/inst_EXE[7]
    SLICE_X35Y205        LUT5 (Prop_lut5_I4_O)        0.077     0.737 r  core/exp_unit/csr/IR_MEM[8]_i_1/O
                         net (fo=1, routed)           0.000     0.737    core/reg_EXE_MEM/p_0_in_0[7]
    SLICE_X35Y205        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.123    -0.856    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.812 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.475    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.432 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.036     0.604    core/reg_EXE_MEM/debug_clk
    SLICE_X35Y205        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[8]/C
                         clock pessimism             -0.150     0.453    
    SLICE_X35Y205        FDCE (Hold_fdce_C_D)         0.102     0.555    core/reg_EXE_MEM/IR_MEM_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.555    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.132ns (22.526%)  route 0.454ns (77.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.596ns
    Source Clock Delay      (SCD):    0.395ns
    Clock Pessimism Removal (CPR):    -0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.816    -0.685    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.650 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.348    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.307 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.702     0.395    core/REG_PC/debug_clk
    SLICE_X36Y199        FDCE                                         r  core/REG_PC/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDCE (Prop_fdce_C_Q)         0.132     0.527 r  core/REG_PC/Q_reg[1]/Q
                         net (fo=4, routed)           0.454     0.981    core/reg_IF_ID/PCurrent_ID_reg[31]_2[1]
    SLICE_X40Y205        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.123    -0.856    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.812 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.475    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.432 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.028     0.596    core/reg_IF_ID/debug_clk
    SLICE_X40Y205        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[1]/C
                         clock pessimism              0.125     0.720    
    SLICE_X40Y205        FDCE (Hold_fdce_C_D)         0.076     0.796    core/reg_IF_ID/PCurrent_ID_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/B_EX_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.184ns (29.475%)  route 0.440ns (70.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.597ns
    Source Clock Delay      (SCD):    0.385ns
    Clock Pessimism Removal (CPR):    -0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.816    -0.685    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.650 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.348    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.307 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.692     0.385    core/reg_ID_EX/debug_clk
    SLICE_X46Y199        FDRE                                         r  core/reg_ID_EX/B_EX_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y199        FDRE (Prop_fdre_C_Q)         0.149     0.534 r  core/reg_ID_EX/B_EX_reg[11]/Q
                         net (fo=5, routed)           0.440     0.975    core/mux_forward_EXE/Datao_MEM_reg[31][11]
    SLICE_X39Y201        LUT3 (Prop_lut3_I1_O)        0.035     1.010 r  core/mux_forward_EXE/Datao_MEM[11]_i_1/O
                         net (fo=1, routed)           0.000     1.010    core/reg_EXE_MEM/Datao_MEM_reg[31]_1[11]
    SLICE_X39Y201        FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.123    -0.856    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.812 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.475    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.432 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.028     0.597    core/reg_EXE_MEM/debug_clk
    SLICE_X39Y201        FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[11]/C
                         clock pessimism              0.125     0.721    
    SLICE_X39Y201        FDRE (Hold_fdre_C_D)         0.102     0.823    core/reg_EXE_MEM/Datao_MEM_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.786         100.000     98.214     BUFGCTRL_X0Y8    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            1.786         100.000     98.214     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y226    core/data_ram/data_reg[34][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y228    core/data_ram/data_reg[34][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y234    core/data_ram/data_reg[34][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y210    core/data_ram/data_reg[35][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y232    core/data_ram/data_reg[35][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y225    core/data_ram/data_reg[35][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y235    core/data_ram/data_reg[35][3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y234    core/data_ram/data_reg[34][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y225    core/data_ram/data_reg[35][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y235    core/data_ram/data_reg[35][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X69Y221    core/data_ram/data_reg[35][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y234    core/data_ram/data_reg[35][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y221    core/data_ram/data_reg[36][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y221    core/data_ram/data_reg[36][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y220    core/data_ram/data_reg[36][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y220    core/data_ram/data_reg[36][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y227    core/data_ram/data_reg[36][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y227    core/exp_unit/csr/CSR_reg[0][13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y227    core/exp_unit/csr/CSR_reg[0][13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X41Y226    core/exp_unit/csr/CSR_reg[0][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X64Y225    core/exp_unit/csr/CSR_reg[0][15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X70Y222    core/exp_unit/csr/CSR_reg[0][16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X42Y228    core/exp_unit/csr/CSR_reg[0][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X42Y228    core/exp_unit/csr/CSR_reg[0][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X64Y225    core/exp_unit/csr/CSR_reg[0][20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X67Y230    core/exp_unit/csr/CSR_reg[0][25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X38Y230    core/exp_unit/csr/CSR_reg[0][27]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :          409  Failing Endpoints,  Worst Slack       -7.073ns,  Total Violation    -1165.910ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.073ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        16.662ns  (logic 2.449ns (14.698%)  route 14.213ns (85.302%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 8.299 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.438    -1.658    vga/U12/CLK_OUT3
    SLICE_X64Y205        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y205        FDRE (Prop_fdre_C_Q)         0.338    -1.320 r  vga/U12/h_count_reg[3]/Q
                         net (fo=495, routed)         2.067     0.747    vga/U12/Q[1]
    SLICE_X65Y226        LUT6 (Prop_lut6_I1_O)        0.070     0.817 r  vga/U12/data_buf_reg_0_3_0_5_i_120/O
                         net (fo=4, routed)           0.468     1.285    vga/U12/data_buf_reg_0_3_0_5_i_120_n_0
    SLICE_X65Y228        LUT2 (Prop_lut2_I0_O)        0.070     1.355 f  vga/U12/R[3]_i_15/O
                         net (fo=65, routed)          0.582     1.937    vga/U12/R[3]_i_15_n_0
    SLICE_X66Y227        LUT5 (Prop_lut5_I1_O)        0.070     2.007 r  vga/U12/data_buf_reg_0_3_0_5_i_74/O
                         net (fo=2, routed)           0.317     2.324    vga/U12/data_buf_reg_0_3_0_5_i_74_n_0
    SLICE_X67Y228        LUT3 (Prop_lut3_I1_O)        0.070     2.394 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=8, routed)           1.536     3.931    vga/U12/ascii_code[6]_i_107_n_0
    SLICE_X49Y205        LUT2 (Prop_lut2_I1_O)        0.070     4.001 r  vga/U12/data_buf_reg_0_3_0_5_i_81/O
                         net (fo=1, routed)           0.000     4.001    vga/U12/data_buf_reg_0_3_0_5_i_81_n_0
    SLICE_X49Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.415     4.416 r  vga/U12/data_buf_reg_0_3_0_5_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.416    vga/U12/data_buf_reg_0_3_0_5_i_29_n_0
    SLICE_X49Y206        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     4.596 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O[0]
                         net (fo=4, routed)           1.321     5.917    vga/U12/data_buf_reg_0_3_0_5_i_30_n_7
    SLICE_X64Y219        LUT6 (Prop_lut6_I0_O)        0.186     6.103 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=1, routed)           0.403     6.506    vga/U12/data_buf_reg_0_3_0_5_i_72_n_0
    SLICE_X65Y219        LUT6 (Prop_lut6_I5_O)        0.070     6.576 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=2, routed)           0.227     6.803    vga/U12/data_buf_reg_0_3_0_5_i_26_n_0
    SLICE_X65Y220        LUT6 (Prop_lut6_I0_O)        0.070     6.873 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         3.411    10.283    vga/data_buf_reg_0_3_18_23/ADDRC1
    SLICE_X22Y221        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.076    10.359 f  vga/data_buf_reg_0_3_18_23/RAMC/O
                         net (fo=1, routed)           2.373    12.733    vga/U12/number0[22]
    SLICE_X67Y232        LUT6 (Prop_lut6_I3_O)        0.189    12.922 f  vga/U12/ascii_code[6]_i_58/O
                         net (fo=1, routed)           0.000    12.922    vga/U12/ascii_code[6]_i_58_n_0
    SLICE_X67Y232        MUXF7 (Prop_muxf7_I0_O)      0.190    13.112 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=4, routed)           0.529    13.640    vga/U12/number__0[2]
    SLICE_X68Y235        LUT3 (Prop_lut3_I1_O)        0.175    13.815 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.374    14.189    vga/U12/num2str1
    SLICE_X68Y238        LUT5 (Prop_lut5_I4_O)        0.070    14.259 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.248    14.507    vga/U12/ascii_code[2]_i_5_n_0
    SLICE_X71Y238        LUT5 (Prop_lut5_I2_O)        0.070    14.577 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.357    14.934    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X73Y238        LUT4 (Prop_lut4_I0_O)        0.070    15.004 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000    15.004    vga/U12_n_185
    SLICE_X73Y238        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.320     8.299    vga/CLK_OUT1
    SLICE_X73Y238        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.223     8.076    
                         clock uncertainty           -0.201     7.875    
    SLICE_X73Y238        FDRE (Setup_fdre_C_D)        0.056     7.931    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.931    
                         arrival time                         -15.004    
  -------------------------------------------------------------------
                         slack                                 -7.073    

Slack (VIOLATED) :        -7.016ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        16.605ns  (logic 2.449ns (14.749%)  route 14.156ns (85.251%))
  Logic Levels:           17  (CARRY4=2 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 8.299 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.438    -1.658    vga/U12/CLK_OUT3
    SLICE_X64Y205        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y205        FDRE (Prop_fdre_C_Q)         0.338    -1.320 r  vga/U12/h_count_reg[3]/Q
                         net (fo=495, routed)         2.067     0.747    vga/U12/Q[1]
    SLICE_X65Y226        LUT6 (Prop_lut6_I1_O)        0.070     0.817 r  vga/U12/data_buf_reg_0_3_0_5_i_120/O
                         net (fo=4, routed)           0.468     1.285    vga/U12/data_buf_reg_0_3_0_5_i_120_n_0
    SLICE_X65Y228        LUT2 (Prop_lut2_I0_O)        0.070     1.355 f  vga/U12/R[3]_i_15/O
                         net (fo=65, routed)          0.582     1.937    vga/U12/R[3]_i_15_n_0
    SLICE_X66Y227        LUT5 (Prop_lut5_I1_O)        0.070     2.007 r  vga/U12/data_buf_reg_0_3_0_5_i_74/O
                         net (fo=2, routed)           0.317     2.324    vga/U12/data_buf_reg_0_3_0_5_i_74_n_0
    SLICE_X67Y228        LUT3 (Prop_lut3_I1_O)        0.070     2.394 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=8, routed)           1.536     3.931    vga/U12/ascii_code[6]_i_107_n_0
    SLICE_X49Y205        LUT2 (Prop_lut2_I1_O)        0.070     4.001 r  vga/U12/data_buf_reg_0_3_0_5_i_81/O
                         net (fo=1, routed)           0.000     4.001    vga/U12/data_buf_reg_0_3_0_5_i_81_n_0
    SLICE_X49Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.415     4.416 r  vga/U12/data_buf_reg_0_3_0_5_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.416    vga/U12/data_buf_reg_0_3_0_5_i_29_n_0
    SLICE_X49Y206        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     4.596 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O[0]
                         net (fo=4, routed)           1.321     5.917    vga/U12/data_buf_reg_0_3_0_5_i_30_n_7
    SLICE_X64Y219        LUT6 (Prop_lut6_I0_O)        0.186     6.103 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=1, routed)           0.403     6.506    vga/U12/data_buf_reg_0_3_0_5_i_72_n_0
    SLICE_X65Y219        LUT6 (Prop_lut6_I5_O)        0.070     6.576 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=2, routed)           0.227     6.803    vga/U12/data_buf_reg_0_3_0_5_i_26_n_0
    SLICE_X65Y220        LUT6 (Prop_lut6_I0_O)        0.070     6.873 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         3.411    10.283    vga/data_buf_reg_0_3_18_23/ADDRC1
    SLICE_X22Y221        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.076    10.359 f  vga/data_buf_reg_0_3_18_23/RAMC/O
                         net (fo=1, routed)           2.373    12.733    vga/U12/number0[22]
    SLICE_X67Y232        LUT6 (Prop_lut6_I3_O)        0.189    12.922 f  vga/U12/ascii_code[6]_i_58/O
                         net (fo=1, routed)           0.000    12.922    vga/U12/ascii_code[6]_i_58_n_0
    SLICE_X67Y232        MUXF7 (Prop_muxf7_I0_O)      0.190    13.112 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=4, routed)           0.529    13.640    vga/U12/number__0[2]
    SLICE_X68Y235        LUT3 (Prop_lut3_I1_O)        0.175    13.815 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.356    14.171    vga/U12/num2str1
    SLICE_X73Y235        LUT2 (Prop_lut2_I0_O)        0.070    14.241 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.247    14.488    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X73Y237        LUT6 (Prop_lut6_I3_O)        0.070    14.558 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.319    14.877    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X72Y238        LUT4 (Prop_lut4_I0_O)        0.070    14.947 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000    14.947    vga/U12_n_183
    SLICE_X72Y238        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.320     8.299    vga/CLK_OUT1
    SLICE_X72Y238        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.223     8.076    
                         clock uncertainty           -0.201     7.875    
    SLICE_X72Y238        FDRE (Setup_fdre_C_D)        0.056     7.931    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.931    
                         arrival time                         -14.947    
  -------------------------------------------------------------------
                         slack                                 -7.016    

Slack (VIOLATED) :        -6.959ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        16.550ns  (logic 2.449ns (14.798%)  route 14.101ns (85.202%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns = ( 8.300 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.438    -1.658    vga/U12/CLK_OUT3
    SLICE_X64Y205        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y205        FDRE (Prop_fdre_C_Q)         0.338    -1.320 r  vga/U12/h_count_reg[3]/Q
                         net (fo=495, routed)         2.067     0.747    vga/U12/Q[1]
    SLICE_X65Y226        LUT6 (Prop_lut6_I1_O)        0.070     0.817 r  vga/U12/data_buf_reg_0_3_0_5_i_120/O
                         net (fo=4, routed)           0.468     1.285    vga/U12/data_buf_reg_0_3_0_5_i_120_n_0
    SLICE_X65Y228        LUT2 (Prop_lut2_I0_O)        0.070     1.355 f  vga/U12/R[3]_i_15/O
                         net (fo=65, routed)          0.582     1.937    vga/U12/R[3]_i_15_n_0
    SLICE_X66Y227        LUT5 (Prop_lut5_I1_O)        0.070     2.007 r  vga/U12/data_buf_reg_0_3_0_5_i_74/O
                         net (fo=2, routed)           0.317     2.324    vga/U12/data_buf_reg_0_3_0_5_i_74_n_0
    SLICE_X67Y228        LUT3 (Prop_lut3_I1_O)        0.070     2.394 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=8, routed)           1.536     3.931    vga/U12/ascii_code[6]_i_107_n_0
    SLICE_X49Y205        LUT2 (Prop_lut2_I1_O)        0.070     4.001 r  vga/U12/data_buf_reg_0_3_0_5_i_81/O
                         net (fo=1, routed)           0.000     4.001    vga/U12/data_buf_reg_0_3_0_5_i_81_n_0
    SLICE_X49Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.415     4.416 r  vga/U12/data_buf_reg_0_3_0_5_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.416    vga/U12/data_buf_reg_0_3_0_5_i_29_n_0
    SLICE_X49Y206        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     4.596 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O[0]
                         net (fo=4, routed)           1.321     5.917    vga/U12/data_buf_reg_0_3_0_5_i_30_n_7
    SLICE_X64Y219        LUT6 (Prop_lut6_I0_O)        0.186     6.103 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=1, routed)           0.403     6.506    vga/U12/data_buf_reg_0_3_0_5_i_72_n_0
    SLICE_X65Y219        LUT6 (Prop_lut6_I5_O)        0.070     6.576 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=2, routed)           0.227     6.803    vga/U12/data_buf_reg_0_3_0_5_i_26_n_0
    SLICE_X65Y220        LUT6 (Prop_lut6_I0_O)        0.070     6.873 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         3.411    10.283    vga/data_buf_reg_0_3_18_23/ADDRC1
    SLICE_X22Y221        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.076    10.359 f  vga/data_buf_reg_0_3_18_23/RAMC/O
                         net (fo=1, routed)           2.373    12.733    vga/U12/number0[22]
    SLICE_X67Y232        LUT6 (Prop_lut6_I3_O)        0.189    12.922 f  vga/U12/ascii_code[6]_i_58/O
                         net (fo=1, routed)           0.000    12.922    vga/U12/ascii_code[6]_i_58_n_0
    SLICE_X67Y232        MUXF7 (Prop_muxf7_I0_O)      0.190    13.112 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=4, routed)           0.529    13.640    vga/U12/number__0[2]
    SLICE_X68Y235        LUT3 (Prop_lut3_I1_O)        0.175    13.815 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.598    14.414    vga/U12/num2str1
    SLICE_X72Y239        LUT4 (Prop_lut4_I3_O)        0.070    14.484 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.132    14.616    vga/U12/ascii_code[1]_i_5_n_0
    SLICE_X72Y239        LUT5 (Prop_lut5_I2_O)        0.070    14.686 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.136    14.822    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X72Y239        LUT4 (Prop_lut4_I0_O)        0.070    14.892 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000    14.892    vga/U12_n_186
    SLICE_X72Y239        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.321     8.300    vga/CLK_OUT1
    SLICE_X72Y239        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.223     8.077    
                         clock uncertainty           -0.201     7.876    
    SLICE_X72Y239        FDRE (Setup_fdre_C_D)        0.057     7.933    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.933    
                         arrival time                         -14.892    
  -------------------------------------------------------------------
                         slack                                 -6.959    

Slack (VIOLATED) :        -6.922ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        16.512ns  (logic 2.449ns (14.831%)  route 14.063ns (85.169%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns = ( 8.300 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.438    -1.658    vga/U12/CLK_OUT3
    SLICE_X64Y205        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y205        FDRE (Prop_fdre_C_Q)         0.338    -1.320 r  vga/U12/h_count_reg[3]/Q
                         net (fo=495, routed)         2.067     0.747    vga/U12/Q[1]
    SLICE_X65Y226        LUT6 (Prop_lut6_I1_O)        0.070     0.817 r  vga/U12/data_buf_reg_0_3_0_5_i_120/O
                         net (fo=4, routed)           0.468     1.285    vga/U12/data_buf_reg_0_3_0_5_i_120_n_0
    SLICE_X65Y228        LUT2 (Prop_lut2_I0_O)        0.070     1.355 f  vga/U12/R[3]_i_15/O
                         net (fo=65, routed)          0.582     1.937    vga/U12/R[3]_i_15_n_0
    SLICE_X66Y227        LUT5 (Prop_lut5_I1_O)        0.070     2.007 r  vga/U12/data_buf_reg_0_3_0_5_i_74/O
                         net (fo=2, routed)           0.317     2.324    vga/U12/data_buf_reg_0_3_0_5_i_74_n_0
    SLICE_X67Y228        LUT3 (Prop_lut3_I1_O)        0.070     2.394 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=8, routed)           1.536     3.931    vga/U12/ascii_code[6]_i_107_n_0
    SLICE_X49Y205        LUT2 (Prop_lut2_I1_O)        0.070     4.001 r  vga/U12/data_buf_reg_0_3_0_5_i_81/O
                         net (fo=1, routed)           0.000     4.001    vga/U12/data_buf_reg_0_3_0_5_i_81_n_0
    SLICE_X49Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.415     4.416 r  vga/U12/data_buf_reg_0_3_0_5_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.416    vga/U12/data_buf_reg_0_3_0_5_i_29_n_0
    SLICE_X49Y206        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     4.596 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O[0]
                         net (fo=4, routed)           1.321     5.917    vga/U12/data_buf_reg_0_3_0_5_i_30_n_7
    SLICE_X64Y219        LUT6 (Prop_lut6_I0_O)        0.186     6.103 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=1, routed)           0.403     6.506    vga/U12/data_buf_reg_0_3_0_5_i_72_n_0
    SLICE_X65Y219        LUT6 (Prop_lut6_I5_O)        0.070     6.576 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=2, routed)           0.227     6.803    vga/U12/data_buf_reg_0_3_0_5_i_26_n_0
    SLICE_X65Y220        LUT6 (Prop_lut6_I0_O)        0.070     6.873 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         3.411    10.283    vga/data_buf_reg_0_3_18_23/ADDRC1
    SLICE_X22Y221        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.076    10.359 f  vga/data_buf_reg_0_3_18_23/RAMC/O
                         net (fo=1, routed)           2.373    12.733    vga/U12/number0[22]
    SLICE_X67Y232        LUT6 (Prop_lut6_I3_O)        0.189    12.922 f  vga/U12/ascii_code[6]_i_58/O
                         net (fo=1, routed)           0.000    12.922    vga/U12/ascii_code[6]_i_58_n_0
    SLICE_X67Y232        MUXF7 (Prop_muxf7_I0_O)      0.190    13.112 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=4, routed)           0.529    13.640    vga/U12/number__0[2]
    SLICE_X68Y235        LUT3 (Prop_lut3_I1_O)        0.175    13.815 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.498    14.313    vga/U12/num2str1
    SLICE_X71Y239        LUT6 (Prop_lut6_I5_O)        0.070    14.383 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.208    14.591    vga/U12/ascii_code[3]_i_5_n_0
    SLICE_X71Y239        LUT5 (Prop_lut5_I2_O)        0.070    14.661 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.123    14.784    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X71Y239        LUT4 (Prop_lut4_I0_O)        0.070    14.854 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000    14.854    vga/U12_n_184
    SLICE_X71Y239        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.321     8.300    vga/CLK_OUT1
    SLICE_X71Y239        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.223     8.077    
                         clock uncertainty           -0.201     7.876    
    SLICE_X71Y239        FDRE (Setup_fdre_C_D)        0.057     7.933    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.933    
                         arrival time                         -14.854    
  -------------------------------------------------------------------
                         slack                                 -6.922    

Slack (VIOLATED) :        -6.813ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        16.404ns  (logic 2.379ns (14.503%)  route 14.025ns (85.497%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT3=2 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns = ( 8.300 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.438    -1.658    vga/U12/CLK_OUT3
    SLICE_X64Y205        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y205        FDRE (Prop_fdre_C_Q)         0.338    -1.320 r  vga/U12/h_count_reg[3]/Q
                         net (fo=495, routed)         2.067     0.747    vga/U12/Q[1]
    SLICE_X65Y226        LUT6 (Prop_lut6_I1_O)        0.070     0.817 r  vga/U12/data_buf_reg_0_3_0_5_i_120/O
                         net (fo=4, routed)           0.468     1.285    vga/U12/data_buf_reg_0_3_0_5_i_120_n_0
    SLICE_X65Y228        LUT2 (Prop_lut2_I0_O)        0.070     1.355 f  vga/U12/R[3]_i_15/O
                         net (fo=65, routed)          0.582     1.937    vga/U12/R[3]_i_15_n_0
    SLICE_X66Y227        LUT5 (Prop_lut5_I1_O)        0.070     2.007 r  vga/U12/data_buf_reg_0_3_0_5_i_74/O
                         net (fo=2, routed)           0.317     2.324    vga/U12/data_buf_reg_0_3_0_5_i_74_n_0
    SLICE_X67Y228        LUT3 (Prop_lut3_I1_O)        0.070     2.394 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=8, routed)           1.536     3.931    vga/U12/ascii_code[6]_i_107_n_0
    SLICE_X49Y205        LUT2 (Prop_lut2_I1_O)        0.070     4.001 r  vga/U12/data_buf_reg_0_3_0_5_i_81/O
                         net (fo=1, routed)           0.000     4.001    vga/U12/data_buf_reg_0_3_0_5_i_81_n_0
    SLICE_X49Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.415     4.416 r  vga/U12/data_buf_reg_0_3_0_5_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.416    vga/U12/data_buf_reg_0_3_0_5_i_29_n_0
    SLICE_X49Y206        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     4.596 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O[0]
                         net (fo=4, routed)           1.321     5.917    vga/U12/data_buf_reg_0_3_0_5_i_30_n_7
    SLICE_X64Y219        LUT6 (Prop_lut6_I0_O)        0.186     6.103 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=1, routed)           0.403     6.506    vga/U12/data_buf_reg_0_3_0_5_i_72_n_0
    SLICE_X65Y219        LUT6 (Prop_lut6_I5_O)        0.070     6.576 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=2, routed)           0.227     6.803    vga/U12/data_buf_reg_0_3_0_5_i_26_n_0
    SLICE_X65Y220        LUT6 (Prop_lut6_I0_O)        0.070     6.873 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         3.411    10.283    vga/data_buf_reg_0_3_18_23/ADDRC1
    SLICE_X22Y221        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.076    10.359 f  vga/data_buf_reg_0_3_18_23/RAMC/O
                         net (fo=1, routed)           2.373    12.733    vga/U12/number0[22]
    SLICE_X67Y232        LUT6 (Prop_lut6_I3_O)        0.189    12.922 f  vga/U12/ascii_code[6]_i_58/O
                         net (fo=1, routed)           0.000    12.922    vga/U12/ascii_code[6]_i_58_n_0
    SLICE_X67Y232        MUXF7 (Prop_muxf7_I0_O)      0.190    13.112 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=4, routed)           0.529    13.640    vga/U12/number__0[2]
    SLICE_X68Y235        LUT3 (Prop_lut3_I1_O)        0.175    13.815 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.451    14.267    vga/U12/num2str1
    SLICE_X73Y236        LUT6 (Prop_lut6_I0_O)        0.070    14.337 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.339    14.676    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X73Y239        LUT5 (Prop_lut5_I0_O)        0.070    14.746 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000    14.746    vga/U12_n_187
    SLICE_X73Y239        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.321     8.300    vga/CLK_OUT1
    SLICE_X73Y239        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.223     8.077    
                         clock uncertainty           -0.201     7.876    
    SLICE_X73Y239        FDRE (Setup_fdre_C_D)        0.057     7.933    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.933    
                         arrival time                         -14.746    
  -------------------------------------------------------------------
                         slack                                 -6.813    

Slack (VIOLATED) :        -6.802ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        16.433ns  (logic 2.449ns (14.903%)  route 13.984ns (85.097%))
  Logic Levels:           17  (CARRY4=2 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 8.296 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.438    -1.658    vga/U12/CLK_OUT3
    SLICE_X64Y205        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y205        FDRE (Prop_fdre_C_Q)         0.338    -1.320 r  vga/U12/h_count_reg[3]/Q
                         net (fo=495, routed)         2.067     0.747    vga/U12/Q[1]
    SLICE_X65Y226        LUT6 (Prop_lut6_I1_O)        0.070     0.817 r  vga/U12/data_buf_reg_0_3_0_5_i_120/O
                         net (fo=4, routed)           0.468     1.285    vga/U12/data_buf_reg_0_3_0_5_i_120_n_0
    SLICE_X65Y228        LUT2 (Prop_lut2_I0_O)        0.070     1.355 f  vga/U12/R[3]_i_15/O
                         net (fo=65, routed)          0.582     1.937    vga/U12/R[3]_i_15_n_0
    SLICE_X66Y227        LUT5 (Prop_lut5_I1_O)        0.070     2.007 r  vga/U12/data_buf_reg_0_3_0_5_i_74/O
                         net (fo=2, routed)           0.317     2.324    vga/U12/data_buf_reg_0_3_0_5_i_74_n_0
    SLICE_X67Y228        LUT3 (Prop_lut3_I1_O)        0.070     2.394 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=8, routed)           1.536     3.931    vga/U12/ascii_code[6]_i_107_n_0
    SLICE_X49Y205        LUT2 (Prop_lut2_I1_O)        0.070     4.001 r  vga/U12/data_buf_reg_0_3_0_5_i_81/O
                         net (fo=1, routed)           0.000     4.001    vga/U12/data_buf_reg_0_3_0_5_i_81_n_0
    SLICE_X49Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.415     4.416 r  vga/U12/data_buf_reg_0_3_0_5_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.416    vga/U12/data_buf_reg_0_3_0_5_i_29_n_0
    SLICE_X49Y206        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     4.596 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O[0]
                         net (fo=4, routed)           1.321     5.917    vga/U12/data_buf_reg_0_3_0_5_i_30_n_7
    SLICE_X64Y219        LUT6 (Prop_lut6_I0_O)        0.186     6.103 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=1, routed)           0.403     6.506    vga/U12/data_buf_reg_0_3_0_5_i_72_n_0
    SLICE_X65Y219        LUT6 (Prop_lut6_I5_O)        0.070     6.576 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=2, routed)           0.227     6.803    vga/U12/data_buf_reg_0_3_0_5_i_26_n_0
    SLICE_X65Y220        LUT6 (Prop_lut6_I0_O)        0.070     6.873 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         3.411    10.283    vga/data_buf_reg_0_3_18_23/ADDRC1
    SLICE_X22Y221        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.076    10.359 f  vga/data_buf_reg_0_3_18_23/RAMC/O
                         net (fo=1, routed)           2.373    12.733    vga/U12/number0[22]
    SLICE_X67Y232        LUT6 (Prop_lut6_I3_O)        0.189    12.922 f  vga/U12/ascii_code[6]_i_58/O
                         net (fo=1, routed)           0.000    12.922    vga/U12/ascii_code[6]_i_58_n_0
    SLICE_X67Y232        MUXF7 (Prop_muxf7_I0_O)      0.190    13.112 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=4, routed)           0.529    13.640    vga/U12/number__0[2]
    SLICE_X68Y235        LUT3 (Prop_lut3_I1_O)        0.175    13.815 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.356    14.171    vga/U12/num2str1
    SLICE_X73Y235        LUT2 (Prop_lut2_I0_O)        0.070    14.241 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.138    14.379    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X73Y235        LUT6 (Prop_lut6_I2_O)        0.070    14.449 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.255    14.705    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X74Y235        LUT4 (Prop_lut4_I0_O)        0.070    14.775 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000    14.775    vga/U12_n_182
    SLICE_X74Y235        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.317     8.296    vga/CLK_OUT1
    SLICE_X74Y235        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.223     8.073    
                         clock uncertainty           -0.201     7.872    
    SLICE_X74Y235        FDRE (Setup_fdre_C_D)        0.101     7.973    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.973    
                         arrival time                         -14.775    
  -------------------------------------------------------------------
                         slack                                 -6.802    

Slack (VIOLATED) :        -6.765ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        16.397ns  (logic 2.379ns (14.509%)  route 14.018ns (85.491%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT3=2 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 8.296 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.438    -1.658    vga/U12/CLK_OUT3
    SLICE_X64Y205        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y205        FDRE (Prop_fdre_C_Q)         0.338    -1.320 r  vga/U12/h_count_reg[3]/Q
                         net (fo=495, routed)         2.067     0.747    vga/U12/Q[1]
    SLICE_X65Y226        LUT6 (Prop_lut6_I1_O)        0.070     0.817 r  vga/U12/data_buf_reg_0_3_0_5_i_120/O
                         net (fo=4, routed)           0.468     1.285    vga/U12/data_buf_reg_0_3_0_5_i_120_n_0
    SLICE_X65Y228        LUT2 (Prop_lut2_I0_O)        0.070     1.355 f  vga/U12/R[3]_i_15/O
                         net (fo=65, routed)          0.582     1.937    vga/U12/R[3]_i_15_n_0
    SLICE_X66Y227        LUT5 (Prop_lut5_I1_O)        0.070     2.007 r  vga/U12/data_buf_reg_0_3_0_5_i_74/O
                         net (fo=2, routed)           0.317     2.324    vga/U12/data_buf_reg_0_3_0_5_i_74_n_0
    SLICE_X67Y228        LUT3 (Prop_lut3_I1_O)        0.070     2.394 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=8, routed)           1.536     3.931    vga/U12/ascii_code[6]_i_107_n_0
    SLICE_X49Y205        LUT2 (Prop_lut2_I1_O)        0.070     4.001 r  vga/U12/data_buf_reg_0_3_0_5_i_81/O
                         net (fo=1, routed)           0.000     4.001    vga/U12/data_buf_reg_0_3_0_5_i_81_n_0
    SLICE_X49Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.415     4.416 r  vga/U12/data_buf_reg_0_3_0_5_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.416    vga/U12/data_buf_reg_0_3_0_5_i_29_n_0
    SLICE_X49Y206        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     4.596 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O[0]
                         net (fo=4, routed)           1.321     5.917    vga/U12/data_buf_reg_0_3_0_5_i_30_n_7
    SLICE_X64Y219        LUT6 (Prop_lut6_I0_O)        0.186     6.103 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=1, routed)           0.403     6.506    vga/U12/data_buf_reg_0_3_0_5_i_72_n_0
    SLICE_X65Y219        LUT6 (Prop_lut6_I5_O)        0.070     6.576 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=2, routed)           0.227     6.803    vga/U12/data_buf_reg_0_3_0_5_i_26_n_0
    SLICE_X65Y220        LUT6 (Prop_lut6_I0_O)        0.070     6.873 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         3.411    10.283    vga/data_buf_reg_0_3_18_23/ADDRC1
    SLICE_X22Y221        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.076    10.359 r  vga/data_buf_reg_0_3_18_23/RAMC/O
                         net (fo=1, routed)           2.373    12.733    vga/U12/number0[22]
    SLICE_X67Y232        LUT6 (Prop_lut6_I3_O)        0.189    12.922 r  vga/U12/ascii_code[6]_i_58/O
                         net (fo=1, routed)           0.000    12.922    vga/U12/ascii_code[6]_i_58_n_0
    SLICE_X67Y232        MUXF7 (Prop_muxf7_I0_O)      0.190    13.112 r  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=4, routed)           0.529    13.640    vga/U12/number__0[2]
    SLICE_X68Y235        LUT3 (Prop_lut3_I1_O)        0.175    13.815 f  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.550    14.365    vga/U12/num2str1
    SLICE_X72Y235        LUT6 (Prop_lut6_I1_O)        0.070    14.435 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.234    14.669    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X74Y235        LUT5 (Prop_lut5_I0_O)        0.070    14.739 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000    14.739    vga/U12_n_181
    SLICE_X74Y235        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.317     8.296    vga/CLK_OUT1
    SLICE_X74Y235        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.223     8.073    
                         clock uncertainty           -0.201     7.872    
    SLICE_X74Y235        FDRE (Setup_fdre_C_D)        0.102     7.974    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.974    
                         arrival time                         -14.739    
  -------------------------------------------------------------------
                         slack                                 -6.765    

Slack (VIOLATED) :        -5.304ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.894ns  (logic 0.669ns (6.762%)  route 9.225ns (93.238%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.619ns = ( 3.381 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.666ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.430    -1.666    vga/U12/CLK_OUT3
    SLICE_X70Y236        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y236        FDRE (Prop_fdre_C_Q)         0.389    -1.277 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          1.459     0.182    vga/U12/PRow[0]
    SLICE_X71Y235        LUT6 (Prop_lut6_I4_O)        0.070     0.252 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.344     0.596    vga/U12/G[3]_i_8_n_0
    SLICE_X71Y235        LUT2 (Prop_lut2_I0_O)        0.070     0.666 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           0.393     1.059    vga/U12/G[3]_i_4_n_0
    SLICE_X69Y235        LUT3 (Prop_lut3_I2_O)        0.070     1.129 r  vga/U12/data_buf_reg_0_3_0_5_i_16/O
                         net (fo=161, routed)         6.444     7.574    core/code_mem_reg[0]
    SLICE_X25Y216        LUT6 (Prop_lut6_I3_O)        0.070     7.644 r  core/code_if[8]_i_1/O
                         net (fo=5, routed)           0.584     8.228    vga/D[8]
    SLICE_X31Y216        FDRE                                         r  vga/code_if_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.402     3.381    vga/CLK_OUT1
    SLICE_X31Y216        FDRE                                         r  vga/code_if_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.158    
                         clock uncertainty           -0.201     2.957    
    SLICE_X31Y216        FDRE (Setup_fdre_C_D)       -0.033     2.924    vga/code_if_reg[8]
  -------------------------------------------------------------------
                         required time                          2.924    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                 -5.304    

Slack (VIOLATED) :        -5.237ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.828ns  (logic 0.669ns (6.807%)  route 9.159ns (93.193%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 3.382 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.666ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.430    -1.666    vga/U12/CLK_OUT3
    SLICE_X70Y236        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y236        FDRE (Prop_fdre_C_Q)         0.389    -1.277 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          1.459     0.182    vga/U12/PRow[0]
    SLICE_X71Y235        LUT6 (Prop_lut6_I4_O)        0.070     0.252 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.344     0.596    vga/U12/G[3]_i_8_n_0
    SLICE_X71Y235        LUT2 (Prop_lut2_I0_O)        0.070     0.666 r  vga/U12/G[3]_i_4/O
                         net (fo=8, routed)           0.393     1.059    vga/U12/G[3]_i_4_n_0
    SLICE_X69Y235        LUT3 (Prop_lut3_I2_O)        0.070     1.129 r  vga/U12/data_buf_reg_0_3_0_5_i_16/O
                         net (fo=161, routed)         6.444     7.574    core/code_mem_reg[0]
    SLICE_X25Y216        LUT6 (Prop_lut6_I3_O)        0.070     7.644 r  core/code_if[8]_i_1/O
                         net (fo=5, routed)           0.518     8.162    vga/D[8]
    SLICE_X29Y215        FDRE                                         r  vga/code_id_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.403     3.382    vga/CLK_OUT1
    SLICE_X29Y215        FDRE                                         r  vga/code_id_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.159    
                         clock uncertainty           -0.201     2.958    
    SLICE_X29Y215        FDRE (Setup_fdre_C_D)       -0.033     2.925    vga/code_id_reg[8]
  -------------------------------------------------------------------
                         required time                          2.925    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                 -5.237    

Slack (VIOLATED) :        -5.166ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.763ns  (logic 0.669ns (6.852%)  route 9.094ns (93.148%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.612ns = ( 3.388 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.666ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.430    -1.666    vga/U12/CLK_OUT3
    SLICE_X70Y236        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y236        FDRE (Prop_fdre_C_Q)         0.389    -1.277 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          1.459     0.182    vga/U12/PRow[0]
    SLICE_X71Y235        LUT6 (Prop_lut6_I4_O)        0.070     0.252 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.974     1.227    vga/U12/G[3]_i_8_n_0
    SLICE_X71Y235        LUT3 (Prop_lut3_I1_O)        0.070     1.297 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.638     1.935    vga/U12/G[3]_i_6_n_0
    SLICE_X70Y226        LUT4 (Prop_lut4_I3_O)        0.070     2.005 r  vga/U12/G[3]_i_2/O
                         net (fo=130, routed)         5.509     7.513    core/code_mem_reg[0]_2
    SLICE_X38Y202        LUT6 (Prop_lut6_I5_O)        0.070     7.583 r  core/code_if[2]_i_1/O
                         net (fo=5, routed)           0.514     8.097    vga/D[2]
    SLICE_X35Y202        FDRE                                         r  vga/code_mem_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.409     3.388    vga/CLK_OUT1
    SLICE_X35Y202        FDRE                                         r  vga/code_mem_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.165    
                         clock uncertainty           -0.201     2.964    
    SLICE_X35Y202        FDRE (Setup_fdre_C_D)       -0.033     2.931    vga/code_mem_reg[2]
  -------------------------------------------------------------------
                         required time                          2.931    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                 -5.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.237ns (23.575%)  route 0.768ns (76.425%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.004ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.700    -0.801    vga/U12/CLK_OUT3
    SLICE_X69Y236        FDRE                                         r  vga/U12/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y236        FDRE (Prop_fdre_C_Q)         0.132    -0.669 r  vga/U12/v_count_reg[9]/Q
                         net (fo=8, routed)           0.243    -0.426    vga/U12/PRow[9]
    SLICE_X71Y236        LUT5 (Prop_lut5_I4_O)        0.035    -0.391 r  vga/U12/ascii_code[6]_i_10/O
                         net (fo=6, routed)           0.255    -0.136    vga/U12/ascii_code[6]_i_10_n_0
    SLICE_X72Y236        LUT6 (Prop_lut6_I0_O)        0.035    -0.101 f  vga/U12/ascii_code[6]_i_4/O
                         net (fo=9, routed)           0.270     0.169    vga/U12/ascii_code[6]_i_4_n_0
    SLICE_X73Y238        LUT4 (Prop_lut4_I2_O)        0.035     0.204 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.204    vga/U12_n_185
    SLICE_X73Y238        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.975    -1.004    vga/CLK_OUT1
    SLICE_X73Y238        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.547    -0.457    
                         clock uncertainty            0.201    -0.256    
    SLICE_X73Y238        FDRE (Hold_fdre_C_D)         0.102    -0.154    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.237ns (23.095%)  route 0.789ns (76.905%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.004ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.700    -0.801    vga/U12/CLK_OUT3
    SLICE_X69Y236        FDRE                                         r  vga/U12/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y236        FDRE (Prop_fdre_C_Q)         0.132    -0.669 r  vga/U12/v_count_reg[9]/Q
                         net (fo=8, routed)           0.243    -0.426    vga/U12/PRow[9]
    SLICE_X71Y236        LUT5 (Prop_lut5_I4_O)        0.035    -0.391 r  vga/U12/ascii_code[6]_i_10/O
                         net (fo=6, routed)           0.255    -0.136    vga/U12/ascii_code[6]_i_10_n_0
    SLICE_X72Y236        LUT6 (Prop_lut6_I0_O)        0.035    -0.101 f  vga/U12/ascii_code[6]_i_4/O
                         net (fo=9, routed)           0.291     0.190    vga/U12/ascii_code[6]_i_4_n_0
    SLICE_X71Y239        LUT4 (Prop_lut4_I2_O)        0.035     0.225 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.225    vga/U12_n_184
    SLICE_X71Y239        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.975    -1.004    vga/CLK_OUT1
    SLICE_X71Y239        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.547    -0.457    
                         clock uncertainty            0.201    -0.256    
    SLICE_X71Y239        FDRE (Hold_fdre_C_D)         0.102    -0.154    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.237ns (22.664%)  route 0.809ns (77.336%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.004ns
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.700    -0.801    vga/U12/CLK_OUT3
    SLICE_X69Y236        FDRE                                         r  vga/U12/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y236        FDRE (Prop_fdre_C_Q)         0.132    -0.669 r  vga/U12/v_count_reg[9]/Q
                         net (fo=8, routed)           0.243    -0.426    vga/U12/PRow[9]
    SLICE_X71Y236        LUT5 (Prop_lut5_I4_O)        0.035    -0.391 r  vga/U12/ascii_code[6]_i_10/O
                         net (fo=6, routed)           0.255    -0.136    vga/U12/ascii_code[6]_i_10_n_0
    SLICE_X72Y236        LUT6 (Prop_lut6_I0_O)        0.035    -0.101 f  vga/U12/ascii_code[6]_i_4/O
                         net (fo=9, routed)           0.310     0.209    vga/U12/ascii_code[6]_i_4_n_0
    SLICE_X72Y239        LUT4 (Prop_lut4_I2_O)        0.035     0.244 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.244    vga/U12_n_186
    SLICE_X72Y239        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.975    -1.004    vga/CLK_OUT1
    SLICE_X72Y239        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.547    -0.457    
                         clock uncertainty            0.201    -0.256    
    SLICE_X72Y239        FDRE (Hold_fdre_C_D)         0.102    -0.154    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.132ns (10.238%)  route 1.157ns (89.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.013ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.706    -0.795    vga/U12/CLK_OUT3
    SLICE_X59Y209        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y209        FDRE (Prop_fdre_C_Q)         0.132    -0.663 r  vga/U12/h_count_reg[4]/Q
                         net (fo=457, routed)         1.157     0.494    vga/data_buf_reg_0_3_30_31/ADDRD1
    SLICE_X70Y220        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.966    -1.013    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X70Y220        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism              0.547    -0.466    
                         clock uncertainty            0.201    -0.265    
    SLICE_X70Y220        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.331     0.066    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.132ns (10.238%)  route 1.157ns (89.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.013ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.706    -0.795    vga/U12/CLK_OUT3
    SLICE_X59Y209        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y209        FDRE (Prop_fdre_C_Q)         0.132    -0.663 r  vga/U12/h_count_reg[4]/Q
                         net (fo=457, routed)         1.157     0.494    vga/data_buf_reg_0_3_30_31/ADDRD1
    SLICE_X70Y220        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.966    -1.013    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X70Y220        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/CLK
                         clock pessimism              0.547    -0.466    
                         clock uncertainty            0.201    -0.265    
    SLICE_X70Y220        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.331     0.066    vga/data_buf_reg_0_3_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.132ns (10.238%)  route 1.157ns (89.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.013ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.706    -0.795    vga/U12/CLK_OUT3
    SLICE_X59Y209        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y209        FDRE (Prop_fdre_C_Q)         0.132    -0.663 r  vga/U12/h_count_reg[4]/Q
                         net (fo=457, routed)         1.157     0.494    vga/data_buf_reg_0_3_30_31/ADDRD1
    SLICE_X70Y220        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.966    -1.013    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X70Y220        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMB/CLK
                         clock pessimism              0.547    -0.466    
                         clock uncertainty            0.201    -0.265    
    SLICE_X70Y220        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.331     0.066    vga/data_buf_reg_0_3_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.132ns (10.238%)  route 1.157ns (89.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.013ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.706    -0.795    vga/U12/CLK_OUT3
    SLICE_X59Y209        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y209        FDRE (Prop_fdre_C_Q)         0.132    -0.663 r  vga/U12/h_count_reg[4]/Q
                         net (fo=457, routed)         1.157     0.494    vga/data_buf_reg_0_3_30_31/ADDRD1
    SLICE_X70Y220        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.966    -1.013    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X70Y220        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMB_D1/CLK
                         clock pessimism              0.547    -0.466    
                         clock uncertainty            0.201    -0.265    
    SLICE_X70Y220        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.331     0.066    vga/data_buf_reg_0_3_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.132ns (10.238%)  route 1.157ns (89.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.013ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.706    -0.795    vga/U12/CLK_OUT3
    SLICE_X59Y209        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y209        FDRE (Prop_fdre_C_Q)         0.132    -0.663 r  vga/U12/h_count_reg[4]/Q
                         net (fo=457, routed)         1.157     0.494    vga/data_buf_reg_0_3_30_31/ADDRD1
    SLICE_X70Y220        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.966    -1.013    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X70Y220        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMC/CLK
                         clock pessimism              0.547    -0.466    
                         clock uncertainty            0.201    -0.265    
    SLICE_X70Y220        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.331     0.066    vga/data_buf_reg_0_3_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.132ns (10.238%)  route 1.157ns (89.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.013ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.706    -0.795    vga/U12/CLK_OUT3
    SLICE_X59Y209        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y209        FDRE (Prop_fdre_C_Q)         0.132    -0.663 r  vga/U12/h_count_reg[4]/Q
                         net (fo=457, routed)         1.157     0.494    vga/data_buf_reg_0_3_30_31/ADDRD1
    SLICE_X70Y220        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.966    -1.013    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X70Y220        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMC_D1/CLK
                         clock pessimism              0.547    -0.466    
                         clock uncertainty            0.201    -0.265    
    SLICE_X70Y220        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.331     0.066    vga/data_buf_reg_0_3_30_31/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.132ns (10.238%)  route 1.157ns (89.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.013ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.706    -0.795    vga/U12/CLK_OUT3
    SLICE_X59Y209        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y209        FDRE (Prop_fdre_C_Q)         0.132    -0.663 r  vga/U12/h_count_reg[4]/Q
                         net (fo=457, routed)         1.157     0.494    vga/data_buf_reg_0_3_30_31/ADDRD1
    SLICE_X70Y220        RAMS32                                       r  vga/data_buf_reg_0_3_30_31/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.966    -1.013    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X70Y220        RAMS32                                       r  vga/data_buf_reg_0_3_30_31/RAMD/CLK
                         clock pessimism              0.547    -0.466    
                         clock uncertainty            0.201    -0.265    
    SLICE_X70Y220        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.331     0.066    vga/data_buf_reg_0_3_30_31/RAMD
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.428    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :          197  Failing Endpoints,  Worst Slack      -10.426ns,  Total Violation    -1822.609ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.581ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.426ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.251ns  (logic 1.971ns (16.089%)  route 10.280ns (83.911%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 3.389 - 5.000 ) 
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.954    -1.142    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.072 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    -0.477    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.384 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.492     1.108    core/reg_EXE_MEM/debug_clk
    SLICE_X40Y226        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y226        FDRE (Prop_fdre_C_Q)         0.338     1.446 r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/Q
                         net (fo=194, routed)         1.837     3.284    core/data_ram/Q[2]_repN_alias
    SLICE_X61Y224        LUT2 (Prop_lut2_I0_O)        0.070     3.354 r  core/data_ram/i___186_i_1/O
                         net (fo=24, routed)          0.985     4.338    core/data_ram/i___186_i_1_n_0
    SLICE_X60Y212        LUT6 (Prop_lut6_I3_O)        0.070     4.408 r  core/data_ram/i___57_i_10/O
                         net (fo=1, routed)           0.860     5.268    core/data_ram/i___57_i_10_n_0
    SLICE_X46Y212        LUT6 (Prop_lut6_I3_O)        0.070     5.338 f  core/data_ram/i___57_i_3/O
                         net (fo=1, routed)           0.630     5.968    core/data_ram/i___57_i_3_n_0
    SLICE_X38Y212        LUT6 (Prop_lut6_I4_O)        0.070     6.038 f  core/data_ram/i___57/O
                         net (fo=1, routed)           0.658     6.696    core/data_ram/i___57_n_0
    SLICE_X36Y212        LUT6 (Prop_lut6_I4_O)        0.070     6.766 r  core/data_ram/MDR_WB[12]_i_3/O
                         net (fo=3, routed)           0.553     7.319    core/reg_EXE_MEM/RAMout_MEM[7]
    SLICE_X46Y205        LUT6 (Prop_lut6_I1_O)        0.070     7.389 r  core/reg_EXE_MEM/B_EX[12]_i_2/O
                         net (fo=1, routed)           0.309     7.697    core/reg_EXE_MEM/B_EX[12]_i_2_n_0
    SLICE_X47Y204        LUT5 (Prop_lut5_I0_O)        0.070     7.767 r  core/reg_EXE_MEM/B_EX[12]_i_1/O
                         net (fo=4, routed)           1.129     8.897    core/reg_EXE_MEM/ALUO_MEM_reg[30]_1[7]
    SLICE_X45Y208        LUT4 (Prop_lut4_I2_O)        0.070     8.967 r  core/reg_EXE_MEM/Q[31]_i_57/O
                         net (fo=1, routed)           0.000     8.967    core/cmp_ID/Q_reg[31]_i_24_1[2]
    SLICE_X45Y208        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305     9.272 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.272    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X45Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.342 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.342    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X45Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.412 r  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.900    10.311    core/reg_EXE_MEM/i_/Q[31]_i_5[0]
    SLICE_X37Y210        LUT6 (Prop_lut6_I2_O)        0.070    10.381 r  core/reg_EXE_MEM/Q[31]_i_16/O
                         net (fo=1, routed)           0.435    10.816    core/ctrl/Q_reg[0]_0
    SLICE_X33Y211        LUT6 (Prop_lut6_I3_O)        0.070    10.886 r  core/ctrl/i_/Q[31]_i_5/O
                         net (fo=67, routed)          0.728    11.614    core/U1_3/Branch_ctrl
    SLICE_X25Y211        LUT5 (Prop_lut5_I2_O)        0.070    11.684 r  core/U1_3/data_buf_reg_0_3_18_23_i_69/O
                         net (fo=1, routed)           0.230    11.913    core/U1_3/data_buf_reg_0_3_18_23_i_69_n_0
    SLICE_X24Y210        LUT5 (Prop_lut5_I2_O)        0.070    11.983 r  core/U1_3/data_buf_reg_0_3_18_23_i_30/O
                         net (fo=1, routed)           0.000    11.983    core/U1_3/data_buf_reg_0_3_18_23_i_30_n_0
    SLICE_X24Y210        MUXF7 (Prop_muxf7_I0_O)      0.171    12.154 r  core/U1_3/data_buf_reg_0_3_18_23_i_11/O
                         net (fo=2, routed)           0.556    12.710    core/h_count_reg[4]_1
    SLICE_X25Y210        LUT6 (Prop_lut6_I1_O)        0.177    12.887 r  core/code_if[18]_i_1/O
                         net (fo=5, routed)           0.472    13.359    vga/D[18]
    SLICE_X24Y209        FDRE                                         r  vga/code_id_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.410     3.389    vga/CLK_OUT1
    SLICE_X24Y209        FDRE                                         r  vga/code_id_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.166    
                         clock uncertainty           -0.215     2.952    
    SLICE_X24Y209        FDRE (Setup_fdre_C_D)       -0.019     2.933    vga/code_id_reg[18]
  -------------------------------------------------------------------
                         required time                          2.933    
                         arrival time                         -13.359    
  -------------------------------------------------------------------
                         slack                                -10.426    

Slack (VIOLATED) :        -10.420ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.223ns  (logic 1.996ns (16.329%)  route 10.227ns (83.671%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 3.382 - 5.000 ) 
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.954    -1.142    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.072 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    -0.477    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.384 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.492     1.108    core/reg_EXE_MEM/debug_clk
    SLICE_X40Y226        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y226        FDRE (Prop_fdre_C_Q)         0.338     1.446 r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/Q
                         net (fo=194, routed)         1.837     3.284    core/data_ram/Q[2]_repN_alias
    SLICE_X61Y224        LUT2 (Prop_lut2_I0_O)        0.070     3.354 r  core/data_ram/i___186_i_1/O
                         net (fo=24, routed)          0.985     4.338    core/data_ram/i___186_i_1_n_0
    SLICE_X60Y212        LUT6 (Prop_lut6_I3_O)        0.070     4.408 r  core/data_ram/i___57_i_10/O
                         net (fo=1, routed)           0.860     5.268    core/data_ram/i___57_i_10_n_0
    SLICE_X46Y212        LUT6 (Prop_lut6_I3_O)        0.070     5.338 f  core/data_ram/i___57_i_3/O
                         net (fo=1, routed)           0.630     5.968    core/data_ram/i___57_i_3_n_0
    SLICE_X38Y212        LUT6 (Prop_lut6_I4_O)        0.070     6.038 f  core/data_ram/i___57/O
                         net (fo=1, routed)           0.658     6.696    core/data_ram/i___57_n_0
    SLICE_X36Y212        LUT6 (Prop_lut6_I4_O)        0.070     6.766 r  core/data_ram/MDR_WB[12]_i_3/O
                         net (fo=3, routed)           0.553     7.319    core/reg_EXE_MEM/RAMout_MEM[7]
    SLICE_X46Y205        LUT6 (Prop_lut6_I1_O)        0.070     7.389 r  core/reg_EXE_MEM/B_EX[12]_i_2/O
                         net (fo=1, routed)           0.309     7.697    core/reg_EXE_MEM/B_EX[12]_i_2_n_0
    SLICE_X47Y204        LUT5 (Prop_lut5_I0_O)        0.070     7.767 r  core/reg_EXE_MEM/B_EX[12]_i_1/O
                         net (fo=4, routed)           1.129     8.897    core/reg_EXE_MEM/ALUO_MEM_reg[30]_1[7]
    SLICE_X45Y208        LUT4 (Prop_lut4_I2_O)        0.070     8.967 r  core/reg_EXE_MEM/Q[31]_i_57/O
                         net (fo=1, routed)           0.000     8.967    core/cmp_ID/Q_reg[31]_i_24_1[2]
    SLICE_X45Y208        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305     9.272 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.272    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X45Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.342 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.342    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X45Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.412 r  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.900    10.311    core/reg_EXE_MEM/i_/Q[31]_i_5[0]
    SLICE_X37Y210        LUT6 (Prop_lut6_I2_O)        0.070    10.381 r  core/reg_EXE_MEM/Q[31]_i_16/O
                         net (fo=1, routed)           0.435    10.816    core/ctrl/Q_reg[0]_0
    SLICE_X33Y211        LUT6 (Prop_lut6_I3_O)        0.070    10.886 r  core/ctrl/i_/Q[31]_i_5/O
                         net (fo=67, routed)          0.710    11.595    core/U1_3/Branch_ctrl
    SLICE_X31Y214        LUT6 (Prop_lut6_I1_O)        0.070    11.665 r  core/U1_3/data_buf_reg_0_3_24_29_i_87/O
                         net (fo=1, routed)           0.000    11.665    core/U1_3/data_buf_reg_0_3_24_29_i_87_n_0
    SLICE_X31Y214        MUXF7 (Prop_muxf7_I0_O)      0.190    11.855 r  core/U1_3/data_buf_reg_0_3_24_29_i_45/O
                         net (fo=1, routed)           0.000    11.855    core/U1_3/data_buf_reg_0_3_24_29_i_45_n_0
    SLICE_X31Y214        MUXF8 (Prop_muxf8_I0_O)      0.070    11.925 r  core/U1_3/data_buf_reg_0_3_24_29_i_17/O
                         net (fo=2, routed)           0.659    12.585    core/data_buf_reg_0_3_24_29_i_46
    SLICE_X33Y214        LUT6 (Prop_lut6_I1_O)        0.183    12.768 r  core/code_if[26]_i_1/O
                         net (fo=5, routed)           0.564    13.332    vga/D[26]
    SLICE_X32Y214        FDRE                                         r  vga/code_if_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.403     3.382    vga/CLK_OUT1
    SLICE_X32Y214        FDRE                                         r  vga/code_if_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.159    
                         clock uncertainty           -0.215     2.945    
    SLICE_X32Y214        FDRE (Setup_fdre_C_D)       -0.033     2.912    vga/code_if_reg[26]
  -------------------------------------------------------------------
                         required time                          2.912    
                         arrival time                         -13.332    
  -------------------------------------------------------------------
                         slack                                -10.420    

Slack (VIOLATED) :        -10.363ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.170ns  (logic 1.971ns (16.196%)  route 10.199ns (83.804%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 3.386 - 5.000 ) 
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.954    -1.142    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.072 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    -0.477    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.384 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.492     1.108    core/reg_EXE_MEM/debug_clk
    SLICE_X40Y226        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y226        FDRE (Prop_fdre_C_Q)         0.338     1.446 r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/Q
                         net (fo=194, routed)         1.837     3.284    core/data_ram/Q[2]_repN_alias
    SLICE_X61Y224        LUT2 (Prop_lut2_I0_O)        0.070     3.354 r  core/data_ram/i___186_i_1/O
                         net (fo=24, routed)          0.985     4.338    core/data_ram/i___186_i_1_n_0
    SLICE_X60Y212        LUT6 (Prop_lut6_I3_O)        0.070     4.408 r  core/data_ram/i___57_i_10/O
                         net (fo=1, routed)           0.860     5.268    core/data_ram/i___57_i_10_n_0
    SLICE_X46Y212        LUT6 (Prop_lut6_I3_O)        0.070     5.338 f  core/data_ram/i___57_i_3/O
                         net (fo=1, routed)           0.630     5.968    core/data_ram/i___57_i_3_n_0
    SLICE_X38Y212        LUT6 (Prop_lut6_I4_O)        0.070     6.038 f  core/data_ram/i___57/O
                         net (fo=1, routed)           0.658     6.696    core/data_ram/i___57_n_0
    SLICE_X36Y212        LUT6 (Prop_lut6_I4_O)        0.070     6.766 r  core/data_ram/MDR_WB[12]_i_3/O
                         net (fo=3, routed)           0.553     7.319    core/reg_EXE_MEM/RAMout_MEM[7]
    SLICE_X46Y205        LUT6 (Prop_lut6_I1_O)        0.070     7.389 r  core/reg_EXE_MEM/B_EX[12]_i_2/O
                         net (fo=1, routed)           0.309     7.697    core/reg_EXE_MEM/B_EX[12]_i_2_n_0
    SLICE_X47Y204        LUT5 (Prop_lut5_I0_O)        0.070     7.767 r  core/reg_EXE_MEM/B_EX[12]_i_1/O
                         net (fo=4, routed)           1.129     8.897    core/reg_EXE_MEM/ALUO_MEM_reg[30]_1[7]
    SLICE_X45Y208        LUT4 (Prop_lut4_I2_O)        0.070     8.967 r  core/reg_EXE_MEM/Q[31]_i_57/O
                         net (fo=1, routed)           0.000     8.967    core/cmp_ID/Q_reg[31]_i_24_1[2]
    SLICE_X45Y208        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305     9.272 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.272    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X45Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.342 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.342    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X45Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.412 r  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.900    10.311    core/reg_EXE_MEM/i_/Q[31]_i_5[0]
    SLICE_X37Y210        LUT6 (Prop_lut6_I2_O)        0.070    10.381 r  core/reg_EXE_MEM/Q[31]_i_16/O
                         net (fo=1, routed)           0.435    10.816    core/ctrl/Q_reg[0]_0
    SLICE_X33Y211        LUT6 (Prop_lut6_I3_O)        0.070    10.886 r  core/ctrl/i_/Q[31]_i_5/O
                         net (fo=67, routed)          0.728    11.614    core/U1_3/Branch_ctrl
    SLICE_X25Y211        LUT5 (Prop_lut5_I2_O)        0.070    11.684 r  core/U1_3/data_buf_reg_0_3_18_23_i_69/O
                         net (fo=1, routed)           0.230    11.913    core/U1_3/data_buf_reg_0_3_18_23_i_69_n_0
    SLICE_X24Y210        LUT5 (Prop_lut5_I2_O)        0.070    11.983 r  core/U1_3/data_buf_reg_0_3_18_23_i_30/O
                         net (fo=1, routed)           0.000    11.983    core/U1_3/data_buf_reg_0_3_18_23_i_30_n_0
    SLICE_X24Y210        MUXF7 (Prop_muxf7_I0_O)      0.171    12.154 r  core/U1_3/data_buf_reg_0_3_18_23_i_11/O
                         net (fo=2, routed)           0.556    12.710    core/h_count_reg[4]_1
    SLICE_X25Y210        LUT6 (Prop_lut6_I1_O)        0.177    12.887 r  core/code_if[18]_i_1/O
                         net (fo=5, routed)           0.391    13.278    vga/D[18]
    SLICE_X24Y212        FDRE                                         r  vga/code_mem_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.407     3.386    vga/CLK_OUT1
    SLICE_X24Y212        FDRE                                         r  vga/code_mem_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.163    
                         clock uncertainty           -0.215     2.949    
    SLICE_X24Y212        FDRE (Setup_fdre_C_D)       -0.033     2.916    vga/code_mem_reg[18]
  -------------------------------------------------------------------
                         required time                          2.916    
                         arrival time                         -13.278    
  -------------------------------------------------------------------
                         slack                                -10.363    

Slack (VIOLATED) :        -10.362ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.169ns  (logic 1.971ns (16.197%)  route 10.198ns (83.803%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 3.386 - 5.000 ) 
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.954    -1.142    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.072 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    -0.477    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.384 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.492     1.108    core/reg_EXE_MEM/debug_clk
    SLICE_X40Y226        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y226        FDRE (Prop_fdre_C_Q)         0.338     1.446 r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/Q
                         net (fo=194, routed)         1.837     3.284    core/data_ram/Q[2]_repN_alias
    SLICE_X61Y224        LUT2 (Prop_lut2_I0_O)        0.070     3.354 r  core/data_ram/i___186_i_1/O
                         net (fo=24, routed)          0.985     4.338    core/data_ram/i___186_i_1_n_0
    SLICE_X60Y212        LUT6 (Prop_lut6_I3_O)        0.070     4.408 r  core/data_ram/i___57_i_10/O
                         net (fo=1, routed)           0.860     5.268    core/data_ram/i___57_i_10_n_0
    SLICE_X46Y212        LUT6 (Prop_lut6_I3_O)        0.070     5.338 f  core/data_ram/i___57_i_3/O
                         net (fo=1, routed)           0.630     5.968    core/data_ram/i___57_i_3_n_0
    SLICE_X38Y212        LUT6 (Prop_lut6_I4_O)        0.070     6.038 f  core/data_ram/i___57/O
                         net (fo=1, routed)           0.658     6.696    core/data_ram/i___57_n_0
    SLICE_X36Y212        LUT6 (Prop_lut6_I4_O)        0.070     6.766 r  core/data_ram/MDR_WB[12]_i_3/O
                         net (fo=3, routed)           0.553     7.319    core/reg_EXE_MEM/RAMout_MEM[7]
    SLICE_X46Y205        LUT6 (Prop_lut6_I1_O)        0.070     7.389 r  core/reg_EXE_MEM/B_EX[12]_i_2/O
                         net (fo=1, routed)           0.309     7.697    core/reg_EXE_MEM/B_EX[12]_i_2_n_0
    SLICE_X47Y204        LUT5 (Prop_lut5_I0_O)        0.070     7.767 r  core/reg_EXE_MEM/B_EX[12]_i_1/O
                         net (fo=4, routed)           1.129     8.897    core/reg_EXE_MEM/ALUO_MEM_reg[30]_1[7]
    SLICE_X45Y208        LUT4 (Prop_lut4_I2_O)        0.070     8.967 r  core/reg_EXE_MEM/Q[31]_i_57/O
                         net (fo=1, routed)           0.000     8.967    core/cmp_ID/Q_reg[31]_i_24_1[2]
    SLICE_X45Y208        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305     9.272 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.272    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X45Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.342 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.342    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X45Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.412 r  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.900    10.311    core/reg_EXE_MEM/i_/Q[31]_i_5[0]
    SLICE_X37Y210        LUT6 (Prop_lut6_I2_O)        0.070    10.381 r  core/reg_EXE_MEM/Q[31]_i_16/O
                         net (fo=1, routed)           0.435    10.816    core/ctrl/Q_reg[0]_0
    SLICE_X33Y211        LUT6 (Prop_lut6_I3_O)        0.070    10.886 r  core/ctrl/i_/Q[31]_i_5/O
                         net (fo=67, routed)          0.728    11.614    core/U1_3/Branch_ctrl
    SLICE_X25Y211        LUT5 (Prop_lut5_I2_O)        0.070    11.684 r  core/U1_3/data_buf_reg_0_3_18_23_i_69/O
                         net (fo=1, routed)           0.230    11.913    core/U1_3/data_buf_reg_0_3_18_23_i_69_n_0
    SLICE_X24Y210        LUT5 (Prop_lut5_I2_O)        0.070    11.983 r  core/U1_3/data_buf_reg_0_3_18_23_i_30/O
                         net (fo=1, routed)           0.000    11.983    core/U1_3/data_buf_reg_0_3_18_23_i_30_n_0
    SLICE_X24Y210        MUXF7 (Prop_muxf7_I0_O)      0.171    12.154 r  core/U1_3/data_buf_reg_0_3_18_23_i_11/O
                         net (fo=2, routed)           0.556    12.710    core/h_count_reg[4]_1
    SLICE_X25Y210        LUT6 (Prop_lut6_I1_O)        0.177    12.887 r  core/code_if[18]_i_1/O
                         net (fo=5, routed)           0.390    13.277    vga/D[18]
    SLICE_X24Y211        FDRE                                         r  vga/code_exe_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.407     3.386    vga/CLK_OUT1
    SLICE_X24Y211        FDRE                                         r  vga/code_exe_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.163    
                         clock uncertainty           -0.215     2.949    
    SLICE_X24Y211        FDRE (Setup_fdre_C_D)       -0.033     2.916    vga/code_exe_reg[18]
  -------------------------------------------------------------------
                         required time                          2.916    
                         arrival time                         -13.277    
  -------------------------------------------------------------------
                         slack                                -10.362    

Slack (VIOLATED) :        -10.313ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.136ns  (logic 1.971ns (16.241%)  route 10.165ns (83.759%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 3.387 - 5.000 ) 
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.954    -1.142    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.072 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    -0.477    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.384 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.492     1.108    core/reg_EXE_MEM/debug_clk
    SLICE_X40Y226        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y226        FDRE (Prop_fdre_C_Q)         0.338     1.446 r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/Q
                         net (fo=194, routed)         1.837     3.284    core/data_ram/Q[2]_repN_alias
    SLICE_X61Y224        LUT2 (Prop_lut2_I0_O)        0.070     3.354 r  core/data_ram/i___186_i_1/O
                         net (fo=24, routed)          0.985     4.338    core/data_ram/i___186_i_1_n_0
    SLICE_X60Y212        LUT6 (Prop_lut6_I3_O)        0.070     4.408 r  core/data_ram/i___57_i_10/O
                         net (fo=1, routed)           0.860     5.268    core/data_ram/i___57_i_10_n_0
    SLICE_X46Y212        LUT6 (Prop_lut6_I3_O)        0.070     5.338 f  core/data_ram/i___57_i_3/O
                         net (fo=1, routed)           0.630     5.968    core/data_ram/i___57_i_3_n_0
    SLICE_X38Y212        LUT6 (Prop_lut6_I4_O)        0.070     6.038 f  core/data_ram/i___57/O
                         net (fo=1, routed)           0.658     6.696    core/data_ram/i___57_n_0
    SLICE_X36Y212        LUT6 (Prop_lut6_I4_O)        0.070     6.766 r  core/data_ram/MDR_WB[12]_i_3/O
                         net (fo=3, routed)           0.553     7.319    core/reg_EXE_MEM/RAMout_MEM[7]
    SLICE_X46Y205        LUT6 (Prop_lut6_I1_O)        0.070     7.389 r  core/reg_EXE_MEM/B_EX[12]_i_2/O
                         net (fo=1, routed)           0.309     7.697    core/reg_EXE_MEM/B_EX[12]_i_2_n_0
    SLICE_X47Y204        LUT5 (Prop_lut5_I0_O)        0.070     7.767 r  core/reg_EXE_MEM/B_EX[12]_i_1/O
                         net (fo=4, routed)           1.129     8.897    core/reg_EXE_MEM/ALUO_MEM_reg[30]_1[7]
    SLICE_X45Y208        LUT4 (Prop_lut4_I2_O)        0.070     8.967 r  core/reg_EXE_MEM/Q[31]_i_57/O
                         net (fo=1, routed)           0.000     8.967    core/cmp_ID/Q_reg[31]_i_24_1[2]
    SLICE_X45Y208        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305     9.272 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.272    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X45Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.342 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.342    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X45Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.412 r  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.900    10.311    core/reg_EXE_MEM/i_/Q[31]_i_5[0]
    SLICE_X37Y210        LUT6 (Prop_lut6_I2_O)        0.070    10.381 r  core/reg_EXE_MEM/Q[31]_i_16/O
                         net (fo=1, routed)           0.435    10.816    core/ctrl/Q_reg[0]_0
    SLICE_X33Y211        LUT6 (Prop_lut6_I3_O)        0.070    10.886 r  core/ctrl/i_/Q[31]_i_5/O
                         net (fo=67, routed)          0.728    11.614    core/U1_3/Branch_ctrl
    SLICE_X25Y211        LUT5 (Prop_lut5_I2_O)        0.070    11.684 r  core/U1_3/data_buf_reg_0_3_18_23_i_69/O
                         net (fo=1, routed)           0.230    11.913    core/U1_3/data_buf_reg_0_3_18_23_i_69_n_0
    SLICE_X24Y210        LUT5 (Prop_lut5_I2_O)        0.070    11.983 r  core/U1_3/data_buf_reg_0_3_18_23_i_30/O
                         net (fo=1, routed)           0.000    11.983    core/U1_3/data_buf_reg_0_3_18_23_i_30_n_0
    SLICE_X24Y210        MUXF7 (Prop_muxf7_I0_O)      0.171    12.154 r  core/U1_3/data_buf_reg_0_3_18_23_i_11/O
                         net (fo=2, routed)           0.556    12.710    core/h_count_reg[4]_1
    SLICE_X25Y210        LUT6 (Prop_lut6_I1_O)        0.177    12.887 r  core/code_if[18]_i_1/O
                         net (fo=5, routed)           0.357    13.244    vga/D[18]
    SLICE_X27Y210        FDRE                                         r  vga/code_wb_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.408     3.387    vga/CLK_OUT1
    SLICE_X27Y210        FDRE                                         r  vga/code_wb_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.164    
                         clock uncertainty           -0.215     2.950    
    SLICE_X27Y210        FDRE (Setup_fdre_C_D)       -0.019     2.931    vga/code_wb_reg[18]
  -------------------------------------------------------------------
                         required time                          2.931    
                         arrival time                         -13.244    
  -------------------------------------------------------------------
                         slack                                -10.313    

Slack (VIOLATED) :        -10.303ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.127ns  (logic 1.996ns (16.459%)  route 10.131ns (83.541%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 3.386 - 5.000 ) 
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.954    -1.142    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.072 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    -0.477    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.384 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.492     1.108    core/reg_EXE_MEM/debug_clk
    SLICE_X40Y226        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y226        FDRE (Prop_fdre_C_Q)         0.338     1.446 r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/Q
                         net (fo=194, routed)         1.837     3.284    core/data_ram/Q[2]_repN_alias
    SLICE_X61Y224        LUT2 (Prop_lut2_I0_O)        0.070     3.354 r  core/data_ram/i___186_i_1/O
                         net (fo=24, routed)          0.985     4.338    core/data_ram/i___186_i_1_n_0
    SLICE_X60Y212        LUT6 (Prop_lut6_I3_O)        0.070     4.408 r  core/data_ram/i___57_i_10/O
                         net (fo=1, routed)           0.860     5.268    core/data_ram/i___57_i_10_n_0
    SLICE_X46Y212        LUT6 (Prop_lut6_I3_O)        0.070     5.338 f  core/data_ram/i___57_i_3/O
                         net (fo=1, routed)           0.630     5.968    core/data_ram/i___57_i_3_n_0
    SLICE_X38Y212        LUT6 (Prop_lut6_I4_O)        0.070     6.038 f  core/data_ram/i___57/O
                         net (fo=1, routed)           0.658     6.696    core/data_ram/i___57_n_0
    SLICE_X36Y212        LUT6 (Prop_lut6_I4_O)        0.070     6.766 r  core/data_ram/MDR_WB[12]_i_3/O
                         net (fo=3, routed)           0.553     7.319    core/reg_EXE_MEM/RAMout_MEM[7]
    SLICE_X46Y205        LUT6 (Prop_lut6_I1_O)        0.070     7.389 r  core/reg_EXE_MEM/B_EX[12]_i_2/O
                         net (fo=1, routed)           0.309     7.697    core/reg_EXE_MEM/B_EX[12]_i_2_n_0
    SLICE_X47Y204        LUT5 (Prop_lut5_I0_O)        0.070     7.767 r  core/reg_EXE_MEM/B_EX[12]_i_1/O
                         net (fo=4, routed)           1.129     8.897    core/reg_EXE_MEM/ALUO_MEM_reg[30]_1[7]
    SLICE_X45Y208        LUT4 (Prop_lut4_I2_O)        0.070     8.967 r  core/reg_EXE_MEM/Q[31]_i_57/O
                         net (fo=1, routed)           0.000     8.967    core/cmp_ID/Q_reg[31]_i_24_1[2]
    SLICE_X45Y208        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305     9.272 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.272    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X45Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.342 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.342    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X45Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.412 r  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.900    10.311    core/reg_EXE_MEM/i_/Q[31]_i_5[0]
    SLICE_X37Y210        LUT6 (Prop_lut6_I2_O)        0.070    10.381 r  core/reg_EXE_MEM/Q[31]_i_16/O
                         net (fo=1, routed)           0.435    10.816    core/ctrl/Q_reg[0]_0
    SLICE_X33Y211        LUT6 (Prop_lut6_I3_O)        0.070    10.886 r  core/ctrl/i_/Q[31]_i_5/O
                         net (fo=67, routed)          0.960    11.846    core/U1_3/Branch_ctrl
    SLICE_X26Y216        LUT6 (Prop_lut6_I1_O)        0.070    11.916 r  core/U1_3/data_buf_reg_0_3_24_29_i_71/O
                         net (fo=1, routed)           0.000    11.916    core/U1_3/data_buf_reg_0_3_24_29_i_71_n_0
    SLICE_X26Y216        MUXF7 (Prop_muxf7_I0_O)      0.190    12.106 r  core/U1_3/data_buf_reg_0_3_24_29_i_33/O
                         net (fo=1, routed)           0.000    12.106    core/U1_3/data_buf_reg_0_3_24_29_i_33_n_0
    SLICE_X26Y216        MUXF8 (Prop_muxf8_I0_O)      0.070    12.176 r  core/U1_3/data_buf_reg_0_3_24_29_i_11/O
                         net (fo=2, routed)           0.257    12.433    core/data_buf_reg_0_3_24_29_i_34
    SLICE_X28Y216        LUT6 (Prop_lut6_I1_O)        0.183    12.616 r  core/code_if[24]_i_1/O
                         net (fo=5, routed)           0.620    13.235    vga/D[24]
    SLICE_X26Y213        FDRE                                         r  vga/code_if_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.407     3.386    vga/CLK_OUT1
    SLICE_X26Y213        FDRE                                         r  vga/code_if_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.163    
                         clock uncertainty           -0.215     2.949    
    SLICE_X26Y213        FDRE (Setup_fdre_C_D)       -0.016     2.933    vga/code_if_reg[24]
  -------------------------------------------------------------------
                         required time                          2.933    
                         arrival time                         -13.235    
  -------------------------------------------------------------------
                         slack                                -10.303    

Slack (VIOLATED) :        -10.287ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.187ns  (logic 2.439ns (20.013%)  route 9.748ns (79.987%))
  Logic Levels:           16  (CARRY4=3 LUT4=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.619ns = ( 3.381 - 5.000 ) 
    Source Clock Delay      (SCD):    1.035ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.954    -1.142    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.072 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    -0.477    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.384 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.419     1.035    core/reg_EXE_MEM/debug_clk
    SLICE_X63Y221        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y221        FDRE (Prop_fdre_C_Q)         0.338     1.373 r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__7/Q
                         net (fo=119, routed)         2.209     3.582    core/data_ram/data_reg[112][5]_0
    SLICE_X46Y220        LUT6 (Prop_lut6_I4_O)        0.070     3.652 r  core/data_ram/i___235_i_49/O
                         net (fo=1, routed)           0.000     3.652    core/data_ram/i___235_i_49_n_0
    SLICE_X46Y220        MUXF7 (Prop_muxf7_I0_O)      0.156     3.808 r  core/data_ram/i___235_i_22/O
                         net (fo=1, routed)           0.000     3.808    core/data_ram/i___235_i_22_n_0
    SLICE_X46Y220        MUXF8 (Prop_muxf8_I1_O)      0.067     3.875 r  core/data_ram/i___235_i_8/O
                         net (fo=1, routed)           1.096     4.971    core/data_ram/i___235_i_8_n_0
    SLICE_X44Y216        LUT6 (Prop_lut6_I1_O)        0.185     5.156 r  core/data_ram/i___235_i_2/O
                         net (fo=1, routed)           0.725     5.881    core/data_ram/i___235_i_2_n_0
    SLICE_X37Y214        LUT4 (Prop_lut4_I2_O)        0.070     5.951 r  core/data_ram/i___235/O
                         net (fo=1, routed)           0.426     6.377    core/data_ram/i___235_n_0
    SLICE_X36Y211        LUT6 (Prop_lut6_I1_O)        0.070     6.447 r  core/data_ram/MDR_WB[21]_i_3/O
                         net (fo=3, routed)           0.890     7.337    core/reg_EXE_MEM/RAMout_MEM[16]
    SLICE_X41Y203        LUT6 (Prop_lut6_I1_O)        0.070     7.407 r  core/reg_EXE_MEM/A_EX[21]_i_2/O
                         net (fo=1, routed)           0.533     7.941    core/reg_EXE_MEM/A_EX[21]_i_2_n_0
    SLICE_X42Y203        LUT5 (Prop_lut5_I0_O)        0.070     8.011 r  core/reg_EXE_MEM/A_EX[21]_i_1/O
                         net (fo=6, routed)           0.798     8.808    core/reg_IF_ID/rs1_data_ID[18]
    SLICE_X41Y211        LUT5 (Prop_lut5_I0_O)        0.070     8.878 r  core/reg_IF_ID/Q[23]_i_9/O
                         net (fo=1, routed)           0.000     8.878    core/add_branch_ID/Q_reg[23][1]
    SLICE_X41Y211        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.415     9.293 r  core/add_branch_ID/Q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.293    core/add_branch_ID/Q_reg[23]_i_2_n_0
    SLICE_X41Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.363 r  core/add_branch_ID/Q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.363    core/add_branch_ID/Q_reg[27]_i_2_n_0
    SLICE_X41Y213        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.543 r  core/add_branch_ID/Q_reg[31]_i_3/O[0]
                         net (fo=3, routed)           0.481    10.024    core/U1_3/c[28]
    SLICE_X40Y215        LUT6 (Prop_lut6_I0_O)        0.186    10.210 r  core/U1_3/data_buf_reg_0_3_24_29_i_108/O
                         net (fo=1, routed)           0.742    10.952    core/U1_3/data_buf_reg_0_3_24_29_i_108_n_0
    SLICE_X23Y216        LUT6 (Prop_lut6_I5_O)        0.070    11.022 r  core/U1_3/data_buf_reg_0_3_24_29_i_60/O
                         net (fo=1, routed)           0.000    11.022    core/U1_3/data_buf_reg_0_3_24_29_i_60_n_0
    SLICE_X23Y216        MUXF7 (Prop_muxf7_I1_O)      0.175    11.197 r  core/U1_3/data_buf_reg_0_3_24_29_i_24/O
                         net (fo=2, routed)           1.392    12.589    core/PCurrent_ID_reg[28]
    SLICE_X28Y216        LUT6 (Prop_lut6_I0_O)        0.177    12.766 r  core/code_if[28]_i_1/O
                         net (fo=5, routed)           0.457    13.223    vga/D[28]
    SLICE_X29Y216        FDRE                                         r  vga/code_wb_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.402     3.381    vga/CLK_OUT1
    SLICE_X29Y216        FDRE                                         r  vga/code_wb_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.158    
                         clock uncertainty           -0.215     2.944    
    SLICE_X29Y216        FDRE (Setup_fdre_C_D)       -0.008     2.936    vga/code_wb_reg[28]
  -------------------------------------------------------------------
                         required time                          2.936    
                         arrival time                         -13.223    
  -------------------------------------------------------------------
                         slack                                -10.287    

Slack (VIOLATED) :        -10.285ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.106ns  (logic 1.971ns (16.281%)  route 10.135ns (83.719%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 3.386 - 5.000 ) 
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.954    -1.142    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.072 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    -0.477    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.384 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.492     1.108    core/reg_EXE_MEM/debug_clk
    SLICE_X40Y226        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y226        FDRE (Prop_fdre_C_Q)         0.338     1.446 r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/Q
                         net (fo=194, routed)         1.837     3.284    core/data_ram/Q[2]_repN_alias
    SLICE_X61Y224        LUT2 (Prop_lut2_I0_O)        0.070     3.354 r  core/data_ram/i___186_i_1/O
                         net (fo=24, routed)          0.985     4.338    core/data_ram/i___186_i_1_n_0
    SLICE_X60Y212        LUT6 (Prop_lut6_I3_O)        0.070     4.408 r  core/data_ram/i___57_i_10/O
                         net (fo=1, routed)           0.860     5.268    core/data_ram/i___57_i_10_n_0
    SLICE_X46Y212        LUT6 (Prop_lut6_I3_O)        0.070     5.338 f  core/data_ram/i___57_i_3/O
                         net (fo=1, routed)           0.630     5.968    core/data_ram/i___57_i_3_n_0
    SLICE_X38Y212        LUT6 (Prop_lut6_I4_O)        0.070     6.038 f  core/data_ram/i___57/O
                         net (fo=1, routed)           0.658     6.696    core/data_ram/i___57_n_0
    SLICE_X36Y212        LUT6 (Prop_lut6_I4_O)        0.070     6.766 r  core/data_ram/MDR_WB[12]_i_3/O
                         net (fo=3, routed)           0.553     7.319    core/reg_EXE_MEM/RAMout_MEM[7]
    SLICE_X46Y205        LUT6 (Prop_lut6_I1_O)        0.070     7.389 r  core/reg_EXE_MEM/B_EX[12]_i_2/O
                         net (fo=1, routed)           0.309     7.697    core/reg_EXE_MEM/B_EX[12]_i_2_n_0
    SLICE_X47Y204        LUT5 (Prop_lut5_I0_O)        0.070     7.767 r  core/reg_EXE_MEM/B_EX[12]_i_1/O
                         net (fo=4, routed)           1.129     8.897    core/reg_EXE_MEM/ALUO_MEM_reg[30]_1[7]
    SLICE_X45Y208        LUT4 (Prop_lut4_I2_O)        0.070     8.967 r  core/reg_EXE_MEM/Q[31]_i_57/O
                         net (fo=1, routed)           0.000     8.967    core/cmp_ID/Q_reg[31]_i_24_1[2]
    SLICE_X45Y208        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305     9.272 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.272    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X45Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.342 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.342    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X45Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.412 r  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.900    10.311    core/reg_EXE_MEM/i_/Q[31]_i_5[0]
    SLICE_X37Y210        LUT6 (Prop_lut6_I2_O)        0.070    10.381 r  core/reg_EXE_MEM/Q[31]_i_16/O
                         net (fo=1, routed)           0.435    10.816    core/ctrl/Q_reg[0]_0
    SLICE_X33Y211        LUT6 (Prop_lut6_I3_O)        0.070    10.886 r  core/ctrl/i_/Q[31]_i_5/O
                         net (fo=67, routed)          0.690    11.576    core/U1_3/Branch_ctrl
    SLICE_X30Y211        LUT6 (Prop_lut6_I1_O)        0.070    11.646 r  core/U1_3/data_buf_reg_0_3_18_23_i_92/O
                         net (fo=1, routed)           0.000    11.646    core/U1_3/data_buf_reg_0_3_18_23_i_92_n_0
    SLICE_X30Y211        MUXF7 (Prop_muxf7_I0_O)      0.171    11.817 r  core/U1_3/data_buf_reg_0_3_18_23_i_45/O
                         net (fo=1, routed)           0.248    12.065    core/U1_3/data_buf_reg_0_3_18_23_i_45_n_0
    SLICE_X27Y211        LUT6 (Prop_lut6_I5_O)        0.177    12.242 r  core/U1_3/data_buf_reg_0_3_18_23_i_16/O
                         net (fo=2, routed)           0.420    12.662    core/Test_signal[14]
    SLICE_X27Y212        LUT3 (Prop_lut3_I0_O)        0.070    12.732 r  core/code_if[20]_i_1/O
                         net (fo=5, routed)           0.483    13.215    vga/D[20]
    SLICE_X27Y211        FDRE                                         r  vga/code_wb_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.407     3.386    vga/CLK_OUT1
    SLICE_X27Y211        FDRE                                         r  vga/code_wb_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.163    
                         clock uncertainty           -0.215     2.949    
    SLICE_X27Y211        FDRE (Setup_fdre_C_D)       -0.019     2.930    vga/code_wb_reg[20]
  -------------------------------------------------------------------
                         required time                          2.930    
                         arrival time                         -13.215    
  -------------------------------------------------------------------
                         slack                                -10.285    

Slack (VIOLATED) :        -10.251ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.077ns  (logic 1.971ns (16.320%)  route 10.106ns (83.680%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.612ns = ( 3.388 - 5.000 ) 
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.954    -1.142    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.072 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    -0.477    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.384 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.492     1.108    core/reg_EXE_MEM/debug_clk
    SLICE_X40Y226        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y226        FDRE (Prop_fdre_C_Q)         0.338     1.446 r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/Q
                         net (fo=194, routed)         1.837     3.284    core/data_ram/Q[2]_repN_alias
    SLICE_X61Y224        LUT2 (Prop_lut2_I0_O)        0.070     3.354 r  core/data_ram/i___186_i_1/O
                         net (fo=24, routed)          0.985     4.338    core/data_ram/i___186_i_1_n_0
    SLICE_X60Y212        LUT6 (Prop_lut6_I3_O)        0.070     4.408 r  core/data_ram/i___57_i_10/O
                         net (fo=1, routed)           0.860     5.268    core/data_ram/i___57_i_10_n_0
    SLICE_X46Y212        LUT6 (Prop_lut6_I3_O)        0.070     5.338 f  core/data_ram/i___57_i_3/O
                         net (fo=1, routed)           0.630     5.968    core/data_ram/i___57_i_3_n_0
    SLICE_X38Y212        LUT6 (Prop_lut6_I4_O)        0.070     6.038 f  core/data_ram/i___57/O
                         net (fo=1, routed)           0.658     6.696    core/data_ram/i___57_n_0
    SLICE_X36Y212        LUT6 (Prop_lut6_I4_O)        0.070     6.766 r  core/data_ram/MDR_WB[12]_i_3/O
                         net (fo=3, routed)           0.553     7.319    core/reg_EXE_MEM/RAMout_MEM[7]
    SLICE_X46Y205        LUT6 (Prop_lut6_I1_O)        0.070     7.389 r  core/reg_EXE_MEM/B_EX[12]_i_2/O
                         net (fo=1, routed)           0.309     7.697    core/reg_EXE_MEM/B_EX[12]_i_2_n_0
    SLICE_X47Y204        LUT5 (Prop_lut5_I0_O)        0.070     7.767 r  core/reg_EXE_MEM/B_EX[12]_i_1/O
                         net (fo=4, routed)           1.129     8.897    core/reg_EXE_MEM/ALUO_MEM_reg[30]_1[7]
    SLICE_X45Y208        LUT4 (Prop_lut4_I2_O)        0.070     8.967 r  core/reg_EXE_MEM/Q[31]_i_57/O
                         net (fo=1, routed)           0.000     8.967    core/cmp_ID/Q_reg[31]_i_24_1[2]
    SLICE_X45Y208        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305     9.272 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.272    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X45Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.342 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.342    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X45Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.412 r  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.900    10.311    core/reg_EXE_MEM/i_/Q[31]_i_5[0]
    SLICE_X37Y210        LUT6 (Prop_lut6_I2_O)        0.070    10.381 r  core/reg_EXE_MEM/Q[31]_i_16/O
                         net (fo=1, routed)           0.435    10.816    core/ctrl/Q_reg[0]_0
    SLICE_X33Y211        LUT6 (Prop_lut6_I3_O)        0.070    10.886 r  core/ctrl/i_/Q[31]_i_5/O
                         net (fo=67, routed)          0.581    11.466    core/U1_3/Branch_ctrl
    SLICE_X29Y211        LUT5 (Prop_lut5_I2_O)        0.070    11.536 r  core/U1_3/data_buf_reg_0_3_12_17_i_102/O
                         net (fo=1, routed)           0.247    11.783    core/U1_3/data_buf_reg_0_3_12_17_i_102_n_0
    SLICE_X30Y212        LUT5 (Prop_lut5_I2_O)        0.070    11.853 r  core/U1_3/data_buf_reg_0_3_12_17_i_47/O
                         net (fo=1, routed)           0.000    11.853    core/U1_3/data_buf_reg_0_3_12_17_i_47_n_0
    SLICE_X30Y212        MUXF7 (Prop_muxf7_I0_O)      0.171    12.024 r  core/U1_3/data_buf_reg_0_3_12_17_i_16/O
                         net (fo=2, routed)           0.522    12.546    core/h_count_reg[4]_0
    SLICE_X29Y211        LUT6 (Prop_lut6_I1_O)        0.177    12.723 r  core/code_if[17]_i_1/O
                         net (fo=5, routed)           0.462    13.185    vga/D[17]
    SLICE_X29Y208        FDRE                                         r  vga/code_mem_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.409     3.388    vga/CLK_OUT1
    SLICE_X29Y208        FDRE                                         r  vga/code_mem_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.165    
                         clock uncertainty           -0.215     2.951    
    SLICE_X29Y208        FDRE (Setup_fdre_C_D)       -0.016     2.935    vga/code_mem_reg[17]
  -------------------------------------------------------------------
                         required time                          2.935    
                         arrival time                         -13.185    
  -------------------------------------------------------------------
                         slack                                -10.251    

Slack (VIOLATED) :        -10.233ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[13]_rep/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.059ns  (logic 1.971ns (16.345%)  route 10.088ns (83.655%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 3.387 - 5.000 ) 
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.954    -1.142    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.072 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.595    -0.477    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.384 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.492     1.108    core/reg_EXE_MEM/debug_clk
    SLICE_X40Y226        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y226        FDRE (Prop_fdre_C_Q)         0.338     1.446 r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica/Q
                         net (fo=194, routed)         1.837     3.284    core/data_ram/Q[2]_repN_alias
    SLICE_X61Y224        LUT2 (Prop_lut2_I0_O)        0.070     3.354 r  core/data_ram/i___186_i_1/O
                         net (fo=24, routed)          0.985     4.338    core/data_ram/i___186_i_1_n_0
    SLICE_X60Y212        LUT6 (Prop_lut6_I3_O)        0.070     4.408 r  core/data_ram/i___57_i_10/O
                         net (fo=1, routed)           0.860     5.268    core/data_ram/i___57_i_10_n_0
    SLICE_X46Y212        LUT6 (Prop_lut6_I3_O)        0.070     5.338 f  core/data_ram/i___57_i_3/O
                         net (fo=1, routed)           0.630     5.968    core/data_ram/i___57_i_3_n_0
    SLICE_X38Y212        LUT6 (Prop_lut6_I4_O)        0.070     6.038 f  core/data_ram/i___57/O
                         net (fo=1, routed)           0.658     6.696    core/data_ram/i___57_n_0
    SLICE_X36Y212        LUT6 (Prop_lut6_I4_O)        0.070     6.766 r  core/data_ram/MDR_WB[12]_i_3/O
                         net (fo=3, routed)           0.553     7.319    core/reg_EXE_MEM/RAMout_MEM[7]
    SLICE_X46Y205        LUT6 (Prop_lut6_I1_O)        0.070     7.389 r  core/reg_EXE_MEM/B_EX[12]_i_2/O
                         net (fo=1, routed)           0.309     7.697    core/reg_EXE_MEM/B_EX[12]_i_2_n_0
    SLICE_X47Y204        LUT5 (Prop_lut5_I0_O)        0.070     7.767 r  core/reg_EXE_MEM/B_EX[12]_i_1/O
                         net (fo=4, routed)           1.129     8.897    core/reg_EXE_MEM/ALUO_MEM_reg[30]_1[7]
    SLICE_X45Y208        LUT4 (Prop_lut4_I2_O)        0.070     8.967 r  core/reg_EXE_MEM/Q[31]_i_57/O
                         net (fo=1, routed)           0.000     8.967    core/cmp_ID/Q_reg[31]_i_24_1[2]
    SLICE_X45Y208        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.305     9.272 r  core/cmp_ID/Q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.272    core/cmp_ID/Q_reg[31]_i_37_n_0
    SLICE_X45Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.342 r  core/cmp_ID/Q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.342    core/cmp_ID/Q_reg[31]_i_24_n_0
    SLICE_X45Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.070     9.412 r  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.900    10.311    core/reg_EXE_MEM/i_/Q[31]_i_5[0]
    SLICE_X37Y210        LUT6 (Prop_lut6_I2_O)        0.070    10.381 r  core/reg_EXE_MEM/Q[31]_i_16/O
                         net (fo=1, routed)           0.435    10.816    core/ctrl/Q_reg[0]_0
    SLICE_X33Y211        LUT6 (Prop_lut6_I3_O)        0.070    10.886 r  core/ctrl/i_/Q[31]_i_5/O
                         net (fo=67, routed)          0.788    11.674    core/U1_3/Branch_ctrl
    SLICE_X27Y209        LUT6 (Prop_lut6_I1_O)        0.070    11.744 r  core/U1_3/data_buf_reg_0_3_12_17_i_67/O
                         net (fo=1, routed)           0.000    11.744    core/U1_3/data_buf_reg_0_3_12_17_i_67_n_0
    SLICE_X27Y209        MUXF7 (Prop_muxf7_I0_O)      0.171    11.915 r  core/U1_3/data_buf_reg_0_3_12_17_i_26/O
                         net (fo=1, routed)           0.232    12.147    core/U1_3/data_buf_reg_0_3_12_17_i_26_n_0
    SLICE_X24Y209        LUT6 (Prop_lut6_I5_O)        0.177    12.324 r  core/U1_3/data_buf_reg_0_3_12_17_i_8/O
                         net (fo=2, routed)           0.241    12.565    core/Test_signal[11]
    SLICE_X25Y209        LUT3 (Prop_lut3_I0_O)        0.070    12.635 r  core/code_if[13]_i_1/O
                         net (fo=10, routed)          0.532    13.167    vga/D[13]
    SLICE_X24Y210        FDRE                                         r  vga/code_if_reg[13]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973     5.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242     7.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246    -1.031 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     1.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     1.979 f  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.408     3.387    vga/CLK_OUT1
    SLICE_X24Y210        FDRE                                         r  vga/code_if_reg[13]_rep/C  (IS_INVERTED)
                         clock pessimism             -0.223     3.164    
                         clock uncertainty           -0.215     2.950    
    SLICE_X24Y210        FDRE (Setup_fdre_C_D)       -0.016     2.934    vga/code_if_reg[13]_rep
  -------------------------------------------------------------------
                         required time                          2.934    
                         arrival time                         -13.167    
  -------------------------------------------------------------------
                         slack                                -10.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.581ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.312ns (28.659%)  route 0.777ns (71.341%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.946ns
    Source Clock Delay      (SCD):    0.452ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.816    -0.685    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.650 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.348    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.307 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.759     0.452    core/reg_EXE_MEM/debug_clk
    SLICE_X30Y214        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y214        FDCE (Prop_fdce_C_Q)         0.132     0.584 r  core/reg_EXE_MEM/PCurrent_MEM_reg[19]/Q
                         net (fo=2, routed)           0.249     0.833    core/U1_3/PC_MEM[19]
    SLICE_X30Y214        LUT6 (Prop_lut6_I0_O)        0.035     0.868 r  core/U1_3/data_buf_reg_0_3_18_23_i_27/O
                         net (fo=1, routed)           0.000     0.868    core/U1_3/data_buf_reg_0_3_18_23_i_27_n_0
    SLICE_X30Y214        MUXF7 (Prop_muxf7_I1_O)      0.062     0.930 r  core/U1_3/data_buf_reg_0_3_18_23_i_9/O
                         net (fo=2, routed)           0.213     1.143    vga/U12/data_buf_reg_0_3_18_23_2
    SLICE_X24Y217        LUT6 (Prop_lut6_I5_O)        0.083     1.226 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.315     1.541    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X22Y221        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.034    -0.946    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y221        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.547    -0.399    
                         clock uncertainty            0.215    -0.184    
    SLICE_X22Y221        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.040    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.600ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.348ns (31.993%)  route 0.740ns (68.007%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.816    -0.685    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.650 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.348    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.307 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.757     0.450    core/reg_EXE_MEM/debug_clk
    SLICE_X32Y212        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y212        FDRE (Prop_fdre_C_Q)         0.132     0.582 r  core/reg_EXE_MEM/ALUO_MEM_reg[29]/Q
                         net (fo=5, routed)           0.302     0.884    core/reg_ID_EX/ALUO_MEM[25]
    SLICE_X31Y215        LUT6 (Prop_lut6_I4_O)        0.035     0.919 r  core/reg_ID_EX/data_buf_reg_0_3_24_29_i_96/O
                         net (fo=1, routed)           0.000     0.919    core/U1_3/data_buf_reg_0_3_24_29_i_20_0
    SLICE_X31Y215        MUXF7 (Prop_muxf7_I1_O)      0.073     0.992 r  core/U1_3/data_buf_reg_0_3_24_29_i_51/O
                         net (fo=1, routed)           0.000     0.992    core/U1_3/data_buf_reg_0_3_24_29_i_51_n_0
    SLICE_X31Y215        MUXF8 (Prop_muxf8_I0_O)      0.021     1.013 r  core/U1_3/data_buf_reg_0_3_24_29_i_20/O
                         net (fo=2, routed)           0.172     1.185    vga/U12/data_buf_reg_0_3_24_29_9
    SLICE_X34Y215        LUT6 (Prop_lut6_I3_O)        0.087     1.272 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           0.266     1.538    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X38Y220        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.016    -0.963    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X38Y220        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism              0.547    -0.416    
                         clock uncertainty            0.215    -0.201    
    SLICE_X38Y220        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.140    -0.061    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.606ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.311ns (27.745%)  route 0.810ns (72.255%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.816    -0.685    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.650 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.348    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.307 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.758     0.451    core/reg_IF_ID/debug_clk
    SLICE_X33Y211        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y211        FDCE (Prop_fdce_C_Q)         0.132     0.583 r  core/reg_IF_ID/PCurrent_ID_reg[24]/Q
                         net (fo=4, routed)           0.254     0.838    core/U1_3/data_buf_reg_0_3_30_31_i_5_0[22]
    SLICE_X27Y214        LUT6 (Prop_lut6_I0_O)        0.035     0.873 r  core/U1_3/data_buf_reg_0_3_24_29_i_35/O
                         net (fo=1, routed)           0.000     0.873    core/U1_3/data_buf_reg_0_3_24_29_i_35_n_0
    SLICE_X27Y214        MUXF7 (Prop_muxf7_I0_O)      0.061     0.934 r  core/U1_3/data_buf_reg_0_3_24_29_i_12/O
                         net (fo=2, routed)           0.214     1.148    vga/U12/data_buf_reg_0_3_24_29_0
    SLICE_X26Y215        LUT6 (Prop_lut6_I5_O)        0.083     1.231 r  vga/U12/data_buf_reg_0_3_24_29_i_2/O
                         net (fo=1, routed)           0.341     1.572    vga/data_buf_reg_0_3_24_29/DIA0
    SLICE_X38Y220        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.016    -0.963    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X38Y220        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism              0.547    -0.416    
                         clock uncertainty            0.215    -0.201    
    SLICE_X38Y220        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168    -0.033    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.615ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.311ns (28.013%)  route 0.799ns (71.987%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.816    -0.685    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.650 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.348    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.307 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.758     0.451    core/reg_IF_ID/debug_clk
    SLICE_X33Y211        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y211        FDCE (Prop_fdce_C_Q)         0.132     0.583 r  core/reg_IF_ID/PCurrent_ID_reg[27]/Q
                         net (fo=4, routed)           0.208     0.791    core/U1_3/data_buf_reg_0_3_30_31_i_5_0[25]
    SLICE_X30Y215        LUT6 (Prop_lut6_I0_O)        0.035     0.826 r  core/U1_3/data_buf_reg_0_3_24_29_i_41/O
                         net (fo=1, routed)           0.000     0.826    core/U1_3/data_buf_reg_0_3_24_29_i_41_n_0
    SLICE_X30Y215        MUXF7 (Prop_muxf7_I0_O)      0.061     0.887 r  core/U1_3/data_buf_reg_0_3_24_29_i_15/O
                         net (fo=2, routed)           0.477     1.365    vga/U12/data_buf_reg_0_3_24_29_6
    SLICE_X39Y220        LUT6 (Prop_lut6_I5_O)        0.083     1.448 r  vga/U12/data_buf_reg_0_3_24_29_i_3/O
                         net (fo=1, routed)           0.114     1.561    vga/data_buf_reg_0_3_24_29/DIB1
    SLICE_X38Y220        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.016    -0.963    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X38Y220        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism              0.547    -0.416    
                         clock uncertainty            0.215    -0.201    
    SLICE_X38Y220        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.148    -0.053    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.624ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.237ns (20.554%)  route 0.916ns (79.446%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.946ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.816    -0.685    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.650 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.348    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.307 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.760     0.453    core/reg_EXE_MEM/debug_clk
    SLICE_X29Y212        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y212        FDCE (Prop_fdce_C_Q)         0.132     0.585 r  core/reg_EXE_MEM/PCurrent_MEM_reg[22]/Q
                         net (fo=2, routed)           0.245     0.830    core/U1_3/PC_MEM[22]
    SLICE_X29Y212        LUT6 (Prop_lut6_I0_O)        0.035     0.865 r  core/U1_3/data_buf_reg_0_3_18_23_i_54/O
                         net (fo=1, routed)           0.125     0.990    core/U1_3/data_buf_reg_0_3_18_23_i_54_n_0
    SLICE_X27Y212        LUT6 (Prop_lut6_I0_O)        0.035     1.025 r  core/U1_3/data_buf_reg_0_3_18_23_i_21/O
                         net (fo=2, routed)           0.328     1.353    vga/U12/Test_signal[16]
    SLICE_X26Y221        LUT4 (Prop_lut4_I3_O)        0.035     1.388 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.218     1.606    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X22Y221        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.034    -0.946    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y221        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism              0.547    -0.399    
                         clock uncertainty            0.215    -0.184    
    SLICE_X22Y221        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.167    -0.017    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.624ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.311ns (27.555%)  route 0.818ns (72.445%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.946ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.816    -0.685    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.650 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.348    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.307 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.758     0.451    core/reg_IF_ID/debug_clk
    SLICE_X33Y211        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y211        FDCE (Prop_fdce_C_Q)         0.132     0.583 r  core/reg_IF_ID/PCurrent_ID_reg[23]/Q
                         net (fo=4, routed)           0.235     0.819    core/U1_3/data_buf_reg_0_3_30_31_i_5_0[21]
    SLICE_X28Y211        LUT6 (Prop_lut6_I0_O)        0.035     0.854 r  core/U1_3/data_buf_reg_0_3_18_23_i_50/O
                         net (fo=1, routed)           0.000     0.854    core/U1_3/data_buf_reg_0_3_18_23_i_50_n_0
    SLICE_X28Y211        MUXF7 (Prop_muxf7_I0_O)      0.061     0.915 r  core/U1_3/data_buf_reg_0_3_18_23_i_19/O
                         net (fo=2, routed)           0.321     1.235    vga/U12/data_buf_reg_0_3_18_23_4
    SLICE_X22Y217        LUT6 (Prop_lut6_I5_O)        0.083     1.318 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.262     1.580    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X22Y221        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.034    -0.946    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y221        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism              0.547    -0.399    
                         clock uncertainty            0.215    -0.184    
    SLICE_X22Y221        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.140    -0.044    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.635ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.312ns (27.770%)  route 0.812ns (72.230%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.816    -0.685    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.650 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.348    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.307 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.761     0.454    core/reg_EXE_MEM/debug_clk
    SLICE_X25Y215        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y215        FDCE (Prop_fdce_C_Q)         0.132     0.586 r  core/reg_EXE_MEM/IR_MEM_reg[25]/Q
                         net (fo=2, routed)           0.236     0.822    core/U1_3/inst_MEM[23]
    SLICE_X32Y214        LUT6 (Prop_lut6_I2_O)        0.035     0.857 r  core/U1_3/data_buf_reg_0_3_24_29_i_30/O
                         net (fo=1, routed)           0.000     0.857    core/U1_3/data_buf_reg_0_3_24_29_i_30_n_0
    SLICE_X32Y214        MUXF7 (Prop_muxf7_I1_O)      0.062     0.919 r  core/U1_3/data_buf_reg_0_3_24_29_i_9/O
                         net (fo=2, routed)           0.261     1.181    vga/U12/data_buf_reg_0_3_24_29_2
    SLICE_X29Y215        LUT6 (Prop_lut6_I5_O)        0.083     1.264 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.314     1.578    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X38Y220        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.016    -0.963    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X38Y220        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism              0.547    -0.416    
                         clock uncertainty            0.215    -0.201    
    SLICE_X38Y220        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.057    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.691ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.374ns (30.959%)  route 0.834ns (69.041%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    0.449ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.816    -0.685    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.650 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.348    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.307 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.756     0.449    core/reg_EXE_MEM/debug_clk
    SLICE_X35Y214        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y214        FDRE (Prop_fdre_C_Q)         0.116     0.565 r  core/reg_EXE_MEM/ALUO_MEM_reg[26]/Q
                         net (fo=5, routed)           0.218     0.784    core/reg_ID_EX/ALUO_MEM[22]
    SLICE_X31Y214        LUT6 (Prop_lut6_I4_O)        0.077     0.861 r  core/reg_ID_EX/data_buf_reg_0_3_24_29_i_88/O
                         net (fo=1, routed)           0.000     0.861    core/U1_3/data_buf_reg_0_3_24_29_i_17_0
    SLICE_X31Y214        MUXF7 (Prop_muxf7_I1_O)      0.073     0.934 r  core/U1_3/data_buf_reg_0_3_24_29_i_45/O
                         net (fo=1, routed)           0.000     0.934    core/U1_3/data_buf_reg_0_3_24_29_i_45_n_0
    SLICE_X31Y214        MUXF8 (Prop_muxf8_I0_O)      0.021     0.955 r  core/U1_3/data_buf_reg_0_3_24_29_i_17/O
                         net (fo=2, routed)           0.289     1.243    vga/U12/data_buf_reg_0_3_24_29_3
    SLICE_X35Y214        LUT6 (Prop_lut6_I3_O)        0.087     1.330 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.327     1.657    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X38Y220        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.016    -0.963    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X38Y220        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism              0.547    -0.416    
                         clock uncertainty            0.215    -0.201    
    SLICE_X38Y220        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168    -0.033    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.735ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.311ns (25.515%)  route 0.908ns (74.485%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    0.452ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.816    -0.685    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.650 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.348    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.307 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.759     0.452    core/reg_IF_ID/debug_clk
    SLICE_X33Y208        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y208        FDCE (Prop_fdce_C_Q)         0.132     0.584 r  core/reg_IF_ID/PCurrent_ID_reg[17]/Q
                         net (fo=4, routed)           0.269     0.853    core/U1_3/data_buf_reg_0_3_30_31_i_5_0[15]
    SLICE_X27Y212        LUT6 (Prop_lut6_I0_O)        0.035     0.888 r  core/U1_3/data_buf_reg_0_3_12_17_i_49/O
                         net (fo=1, routed)           0.000     0.888    core/U1_3/data_buf_reg_0_3_12_17_i_49_n_0
    SLICE_X27Y212        MUXF7 (Prop_muxf7_I0_O)      0.061     0.949 r  core/U1_3/data_buf_reg_0_3_12_17_i_17/O
                         net (fo=2, routed)           0.190     1.140    vga/U12/data_buf_reg_0_3_12_17_2
    SLICE_X29Y214        LUT6 (Prop_lut6_I5_O)        0.083     1.223 r  vga/U12/data_buf_reg_0_3_12_17_i_5/O
                         net (fo=1, routed)           0.449     1.671    vga/data_buf_reg_0_3_12_17/DIC1
    SLICE_X38Y227        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.015    -0.965    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X38Y227        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
                         clock pessimism              0.547    -0.418    
                         clock uncertainty            0.215    -0.203    
    SLICE_X38Y227        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.140    -0.063    vga/data_buf_reg_0_3_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.765ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.347ns (26.718%)  route 0.952ns (73.282%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.946ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.816    -0.685    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.650 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.302    -0.348    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.307 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.757     0.450    core/reg_EXE_MEM/debug_clk
    SLICE_X32Y212        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y212        FDRE (Prop_fdre_C_Q)         0.132     0.582 r  core/reg_EXE_MEM/ALUO_MEM_reg[20]/Q
                         net (fo=5, routed)           0.251     0.834    core/reg_ID_EX/ALUO_MEM[16]
    SLICE_X30Y211        LUT6 (Prop_lut6_I4_O)        0.035     0.869 r  core/reg_ID_EX/data_buf_reg_0_3_18_23_i_93/O
                         net (fo=1, routed)           0.000     0.869    core/U1_3/data_buf_reg_0_3_18_23_i_16_0
    SLICE_X30Y211        MUXF7 (Prop_muxf7_I1_O)      0.062     0.931 r  core/U1_3/data_buf_reg_0_3_18_23_i_45/O
                         net (fo=1, routed)           0.117     1.048    core/U1_3/data_buf_reg_0_3_18_23_i_45_n_0
    SLICE_X27Y211        LUT6 (Prop_lut6_I5_O)        0.083     1.131 r  core/U1_3/data_buf_reg_0_3_18_23_i_16/O
                         net (fo=2, routed)           0.301     1.432    vga/U12/Test_signal[14]
    SLICE_X23Y211        LUT4 (Prop_lut4_I3_O)        0.035     1.467 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.282     1.749    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X22Y221        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.034    -0.946    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y221        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism              0.547    -0.399    
                         clock uncertainty            0.215    -0.184    
    SLICE_X22Y221        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168    -0.016    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  1.765    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        4.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.476ns  (logic 2.518ns (56.251%)  route 1.958ns (43.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 38.294 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.625ns = ( 28.375 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.471    28.375    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y94         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.808 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.354    32.162    vga/U12/DO[0]
    SLICE_X65Y231        LUT5 (Prop_lut5_I3_O)        0.085    32.247 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.604    32.852    vga/U12/G[3]_i_1_n_0
    SLICE_X65Y231        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.315    38.294    vga/U12/CLK_OUT3
    SLICE_X65Y231        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.223    38.071    
                         clock uncertainty           -0.201    37.870    
    SLICE_X65Y231        FDRE (Setup_fdre_C_D)       -0.142    37.728    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.728    
                         arrival time                         -32.852    
  -------------------------------------------------------------------
                         slack                                  4.876    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.344ns  (logic 2.518ns (57.966%)  route 1.826ns (42.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 38.294 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.625ns = ( 28.375 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.471    28.375    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y94         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.808 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.354    32.162    vga/U12/DO[0]
    SLICE_X65Y231        LUT5 (Prop_lut5_I3_O)        0.085    32.247 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.472    32.719    vga/U12/G[3]_i_1_n_0
    SLICE_X65Y231        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.315    38.294    vga/U12/CLK_OUT3
    SLICE_X65Y231        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.223    38.071    
                         clock uncertainty           -0.201    37.870    
    SLICE_X65Y231        FDRE (Setup_fdre_C_D)       -0.142    37.728    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.728    
                         arrival time                         -32.719    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.250ns  (logic 2.516ns (59.198%)  route 1.734ns (40.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 38.294 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.625ns = ( 28.375 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.471    28.375    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y94         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.808 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.346    32.154    vga/U12/DO[0]
    SLICE_X65Y231        LUT2 (Prop_lut2_I1_O)        0.083    32.237 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.388    32.625    vga/U12/R[3]_i_1_n_0
    SLICE_X67Y231        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.315    38.294    vga/U12/CLK_OUT3
    SLICE_X67Y231        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.223    38.071    
                         clock uncertainty           -0.201    37.870    
    SLICE_X67Y231        FDRE (Setup_fdre_C_D)       -0.139    37.731    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.731    
                         arrival time                         -32.625    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.250ns  (logic 2.508ns (59.008%)  route 1.742ns (40.992%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 38.294 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.625ns = ( 28.375 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.471    28.375    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y94         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.808 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.254    32.062    vga/U12/DO[0]
    SLICE_X65Y231        LUT4 (Prop_lut4_I1_O)        0.075    32.137 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.489    32.626    vga/U12/G[1]_i_1_n_0
    SLICE_X67Y231        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.315    38.294    vga/U12/CLK_OUT3
    SLICE_X67Y231        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.223    38.071    
                         clock uncertainty           -0.201    37.870    
    SLICE_X67Y231        FDRE (Setup_fdre_C_D)       -0.129    37.741    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.741    
                         arrival time                         -32.626    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.245ns  (logic 2.508ns (59.077%)  route 1.737ns (40.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 38.294 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.625ns = ( 28.375 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.471    28.375    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y94         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.808 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.254    32.062    vga/U12/DO[0]
    SLICE_X65Y231        LUT4 (Prop_lut4_I1_O)        0.075    32.137 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.484    32.621    vga/U12/G[1]_i_1_n_0
    SLICE_X67Y231        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.315    38.294    vga/U12/CLK_OUT3
    SLICE_X67Y231        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.223    38.071    
                         clock uncertainty           -0.201    37.870    
    SLICE_X67Y231        FDRE (Setup_fdre_C_D)       -0.129    37.741    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.741    
                         arrival time                         -32.621    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.247ns  (logic 2.503ns (58.937%)  route 1.744ns (41.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 38.294 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.625ns = ( 28.375 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.471    28.375    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y94         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.808 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.346    32.154    vga/U12/DO[0]
    SLICE_X65Y231        LUT4 (Prop_lut4_I0_O)        0.070    32.224 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.398    32.622    vga/U12/B[1]_i_1_n_0
    SLICE_X67Y231        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.315    38.294    vga/U12/CLK_OUT3
    SLICE_X67Y231        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.223    38.071    
                         clock uncertainty           -0.201    37.870    
    SLICE_X67Y231        FDRE (Setup_fdre_C_D)       -0.014    37.856    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.856    
                         arrival time                         -32.622    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.237ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.245ns  (logic 2.503ns (58.965%)  route 1.742ns (41.035%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 38.294 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.625ns = ( 28.375 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.471    28.375    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y94         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.808 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.346    32.154    vga/U12/DO[0]
    SLICE_X65Y231        LUT4 (Prop_lut4_I0_O)        0.070    32.224 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.396    32.620    vga/U12/B[1]_i_1_n_0
    SLICE_X67Y231        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.315    38.294    vga/U12/CLK_OUT3
    SLICE_X67Y231        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.223    38.071    
                         clock uncertainty           -0.201    37.870    
    SLICE_X67Y231        FDRE (Setup_fdre_C_D)       -0.013    37.857    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.857    
                         arrival time                         -32.620    
  -------------------------------------------------------------------
                         slack                                  5.237    

Slack (MET) :             5.237ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.119ns  (logic 2.516ns (61.088%)  route 1.603ns (38.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 38.294 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.625ns = ( 28.375 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.471    28.375    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y94         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.808 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.346    32.154    vga/U12/DO[0]
    SLICE_X65Y231        LUT2 (Prop_lut2_I1_O)        0.083    32.237 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.257    32.494    vga/U12/R[3]_i_1_n_0
    SLICE_X67Y231        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.315    38.294    vga/U12/CLK_OUT3
    SLICE_X67Y231        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.223    38.071    
                         clock uncertainty           -0.201    37.870    
    SLICE_X67Y231        FDRE (Setup_fdre_C_D)       -0.139    37.731    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.731    
                         arrival time                         -32.494    
  -------------------------------------------------------------------
                         slack                                  5.237    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.119ns  (logic 2.503ns (60.773%)  route 1.616ns (39.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 38.294 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.625ns = ( 28.375 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.471    28.375    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y94         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.808 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.354    32.162    vga/U12/DO[0]
    SLICE_X65Y231        LUT5 (Prop_lut5_I3_O)        0.070    32.232 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.262    32.494    vga/U12/B[2]_i_1_n_0
    SLICE_X65Y231        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.315    38.294    vga/U12/CLK_OUT3
    SLICE_X65Y231        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.223    38.071    
                         clock uncertainty           -0.201    37.870    
    SLICE_X65Y231        FDRE (Setup_fdre_C_D)       -0.024    37.846    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.846    
                         arrival time                         -32.494    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.018ns  (logic 2.503ns (62.295%)  route 1.515ns (37.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 38.294 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.625ns = ( 28.375 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         1.471    28.375    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y94         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.808 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.254    32.062    vga/U12/DO[0]
    SLICE_X65Y231        LUT4 (Prop_lut4_I0_O)        0.070    32.132 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.261    32.393    vga/U12/B[3]_i_1_n_0
    SLICE_X65Y231        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.315    38.294    vga/U12/CLK_OUT3
    SLICE_X65Y231        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.223    38.071    
                         clock uncertainty           -0.201    37.870    
    SLICE_X65Y231        FDRE (Setup_fdre_C_D)       -0.038    37.832    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.832    
                         arrival time                         -32.393    
  -------------------------------------------------------------------
                         slack                                  5.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.184ns (25.784%)  route 0.530ns (74.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.009ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.701    -0.800    vga/CLK_OUT1
    SLICE_X70Y238        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y238        FDRE (Prop_fdre_C_Q)         0.149    -0.651 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.331    -0.321    vga/U12/flag
    SLICE_X65Y231        LUT4 (Prop_lut4_I1_O)        0.035    -0.286 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.199    -0.087    vga/U12/B[1]_i_1_n_0
    SLICE_X67Y231        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.970    -1.009    vga/U12/CLK_OUT3
    SLICE_X67Y231        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.462    
                         clock uncertainty            0.201    -0.261    
    SLICE_X67Y231        FDRE (Hold_fdre_C_D)         0.067    -0.194    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.184ns (25.748%)  route 0.531ns (74.252%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.009ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.701    -0.800    vga/CLK_OUT1
    SLICE_X70Y238        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y238        FDRE (Prop_fdre_C_Q)         0.149    -0.651 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.331    -0.321    vga/U12/flag
    SLICE_X65Y231        LUT4 (Prop_lut4_I1_O)        0.035    -0.286 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.200    -0.086    vga/U12/B[1]_i_1_n_0
    SLICE_X67Y231        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.970    -1.009    vga/U12/CLK_OUT3
    SLICE_X67Y231        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.547    -0.462    
                         clock uncertainty            0.201    -0.261    
    SLICE_X67Y231        FDRE (Hold_fdre_C_D)         0.067    -0.194    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.184ns (24.175%)  route 0.577ns (75.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.701    -0.800    vga/CLK_OUT1
    SLICE_X70Y238        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y238        FDRE (Prop_fdre_C_Q)         0.149    -0.651 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.456    -0.195    vga/U12/flag
    SLICE_X65Y231        LUT5 (Prop_lut5_I1_O)        0.035    -0.160 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.121    -0.039    vga/U12/B[2]_i_1_n_0
    SLICE_X65Y231        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.971    -1.008    vga/U12/CLK_OUT3
    SLICE_X65Y231        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.547    -0.461    
                         clock uncertainty            0.201    -0.260    
    SLICE_X65Y231        FDRE (Hold_fdre_C_D)         0.075    -0.185    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.184ns (23.585%)  route 0.596ns (76.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.701    -0.800    vga/CLK_OUT1
    SLICE_X70Y238        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y238        FDRE (Prop_fdre_C_Q)         0.149    -0.651 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.476    -0.176    vga/U12/flag
    SLICE_X65Y231        LUT4 (Prop_lut4_I2_O)        0.035    -0.141 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.120    -0.020    vga/U12/B[3]_i_1_n_0
    SLICE_X65Y231        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.971    -1.008    vga/U12/CLK_OUT3
    SLICE_X65Y231        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.547    -0.461    
                         clock uncertainty            0.201    -0.260    
    SLICE_X65Y231        FDRE (Hold_fdre_C_D)         0.070    -0.190    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.187ns (20.931%)  route 0.706ns (79.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.701    -0.800    vga/CLK_OUT1
    SLICE_X70Y238        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y238        FDRE (Prop_fdre_C_Q)         0.149    -0.651 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.456    -0.195    vga/U12/flag
    SLICE_X65Y231        LUT5 (Prop_lut5_I0_O)        0.038    -0.157 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.250     0.093    vga/U12/G[3]_i_1_n_0
    SLICE_X65Y231        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.971    -1.008    vga/U12/CLK_OUT3
    SLICE_X65Y231        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.547    -0.461    
                         clock uncertainty            0.201    -0.260    
    SLICE_X65Y231        FDRE (Hold_fdre_C_D)         0.028    -0.232    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.185ns (20.409%)  route 0.721ns (79.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.009ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.701    -0.800    vga/CLK_OUT1
    SLICE_X70Y238        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y238        FDRE (Prop_fdre_C_Q)         0.149    -0.651 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.476    -0.176    vga/U12/flag
    SLICE_X65Y231        LUT4 (Prop_lut4_I0_O)        0.036    -0.140 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.246     0.106    vga/U12/G[1]_i_1_n_0
    SLICE_X67Y231        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.970    -1.009    vga/U12/CLK_OUT3
    SLICE_X67Y231        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.547    -0.462    
                         clock uncertainty            0.201    -0.261    
    SLICE_X67Y231        FDRE (Hold_fdre_C_D)         0.020    -0.241    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.185ns (20.364%)  route 0.723ns (79.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.009ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.701    -0.800    vga/CLK_OUT1
    SLICE_X70Y238        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y238        FDRE (Prop_fdre_C_Q)         0.149    -0.651 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.476    -0.176    vga/U12/flag
    SLICE_X65Y231        LUT4 (Prop_lut4_I0_O)        0.036    -0.140 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.248     0.108    vga/U12/G[1]_i_1_n_0
    SLICE_X67Y231        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.970    -1.009    vga/U12/CLK_OUT3
    SLICE_X67Y231        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.462    
                         clock uncertainty            0.201    -0.261    
    SLICE_X67Y231        FDRE (Hold_fdre_C_D)         0.020    -0.241    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.187ns (19.605%)  route 0.767ns (80.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.701    -0.800    vga/CLK_OUT1
    SLICE_X70Y238        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y238        FDRE (Prop_fdre_C_Q)         0.149    -0.651 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.456    -0.195    vga/U12/flag
    SLICE_X65Y231        LUT5 (Prop_lut5_I0_O)        0.038    -0.157 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.310     0.153    vga/U12/G[3]_i_1_n_0
    SLICE_X65Y231        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.971    -1.008    vga/U12/CLK_OUT3
    SLICE_X65Y231        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.547    -0.461    
                         clock uncertainty            0.201    -0.260    
    SLICE_X65Y231        FDRE (Hold_fdre_C_D)         0.029    -0.231    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.746ns (60.238%)  route 0.492ns (39.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.009ns
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.744    -0.758    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y94         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.746    -0.012 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.492     0.480    vga/U12/DO[0]
    SLICE_X67Y231        FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.970    -1.009    vga/U12/CLK_OUT3
    SLICE_X67Y231        FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.547    -0.462    
                         clock uncertainty            0.201    -0.261    
    SLICE_X67Y231        FDRE (Hold_fdre_C_D)         0.075    -0.186    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.746ns (57.435%)  route 0.553ns (42.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.009ns
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=270, routed)         0.744    -0.758    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y94         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y94         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.746    -0.012 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.553     0.541    vga/U12/DO[0]
    SLICE_X67Y231        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.970    -1.009    vga/U12/CLK_OUT3
    SLICE_X67Y231        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.462    
                         clock uncertainty            0.201    -0.261    
    SLICE_X67Y231        FDRE (Hold_fdre_C_D)         0.070    -0.191    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.731    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       15.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.520ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.506ns  (logic 0.459ns (13.092%)  route 3.047ns (86.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 118.593 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.350ns = ( 98.650 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.746    98.650    clk_cpu
    SLICE_X66Y139        FDRE                                         r  rst_all_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.389    99.039 f  rst_all_reg_replica_1/Q
                         net (fo=47, routed)          2.342   101.381    DISPLAY/P2S_SEG/rst_all_repN_1_alias
    SLICE_X65Y131        LUT5 (Prop_lut5_I0_O)        0.070   101.451 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.705   102.156    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X67Y132        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.614   118.593    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X67Y132        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/C
                         clock pessimism             -0.223   118.370    
                         clock uncertainty           -0.215   118.155    
    SLICE_X67Y132        FDSE (Setup_fdse_C_S)       -0.479   117.676    DISPLAY/P2S_SEG/buff_reg[22]
  -------------------------------------------------------------------
                         required time                        117.676    
                         arrival time                        -102.156    
  -------------------------------------------------------------------
                         slack                                 15.520    

Slack (MET) :             15.520ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.506ns  (logic 0.459ns (13.092%)  route 3.047ns (86.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 118.593 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.350ns = ( 98.650 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.746    98.650    clk_cpu
    SLICE_X66Y139        FDRE                                         r  rst_all_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.389    99.039 f  rst_all_reg_replica_1/Q
                         net (fo=47, routed)          2.342   101.381    DISPLAY/P2S_SEG/rst_all_repN_1_alias
    SLICE_X65Y131        LUT5 (Prop_lut5_I0_O)        0.070   101.451 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.705   102.156    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X67Y132        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.614   118.593    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X67Y132        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
                         clock pessimism             -0.223   118.370    
                         clock uncertainty           -0.215   118.155    
    SLICE_X67Y132        FDSE (Setup_fdse_C_S)       -0.479   117.676    DISPLAY/P2S_SEG/buff_reg[23]
  -------------------------------------------------------------------
                         required time                        117.676    
                         arrival time                        -102.156    
  -------------------------------------------------------------------
                         slack                                 15.520    

Slack (MET) :             15.520ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[30]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.506ns  (logic 0.459ns (13.092%)  route 3.047ns (86.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 118.593 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.350ns = ( 98.650 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.746    98.650    clk_cpu
    SLICE_X66Y139        FDRE                                         r  rst_all_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.389    99.039 f  rst_all_reg_replica_1/Q
                         net (fo=47, routed)          2.342   101.381    DISPLAY/P2S_SEG/rst_all_repN_1_alias
    SLICE_X65Y131        LUT5 (Prop_lut5_I0_O)        0.070   101.451 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.705   102.156    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X67Y132        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.614   118.593    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X67Y132        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/C
                         clock pessimism             -0.223   118.370    
                         clock uncertainty           -0.215   118.155    
    SLICE_X67Y132        FDSE (Setup_fdse_C_S)       -0.479   117.676    DISPLAY/P2S_SEG/buff_reg[30]
  -------------------------------------------------------------------
                         required time                        117.676    
                         arrival time                        -102.156    
  -------------------------------------------------------------------
                         slack                                 15.520    

Slack (MET) :             15.520ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[31]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.506ns  (logic 0.459ns (13.092%)  route 3.047ns (86.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 118.593 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.350ns = ( 98.650 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.746    98.650    clk_cpu
    SLICE_X66Y139        FDRE                                         r  rst_all_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.389    99.039 f  rst_all_reg_replica_1/Q
                         net (fo=47, routed)          2.342   101.381    DISPLAY/P2S_SEG/rst_all_repN_1_alias
    SLICE_X65Y131        LUT5 (Prop_lut5_I0_O)        0.070   101.451 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.705   102.156    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X67Y132        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.614   118.593    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X67Y132        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
                         clock pessimism             -0.223   118.370    
                         clock uncertainty           -0.215   118.155    
    SLICE_X67Y132        FDSE (Setup_fdse_C_S)       -0.479   117.676    DISPLAY/P2S_SEG/buff_reg[31]
  -------------------------------------------------------------------
                         required time                        117.676    
                         arrival time                        -102.156    
  -------------------------------------------------------------------
                         slack                                 15.520    

Slack (MET) :             15.520ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[38]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.506ns  (logic 0.459ns (13.092%)  route 3.047ns (86.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 118.593 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.350ns = ( 98.650 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.746    98.650    clk_cpu
    SLICE_X66Y139        FDRE                                         r  rst_all_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.389    99.039 f  rst_all_reg_replica_1/Q
                         net (fo=47, routed)          2.342   101.381    DISPLAY/P2S_SEG/rst_all_repN_1_alias
    SLICE_X65Y131        LUT5 (Prop_lut5_I0_O)        0.070   101.451 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.705   102.156    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X67Y132        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[38]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.614   118.593    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X67Y132        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[38]/C
                         clock pessimism             -0.223   118.370    
                         clock uncertainty           -0.215   118.155    
    SLICE_X67Y132        FDSE (Setup_fdse_C_S)       -0.479   117.676    DISPLAY/P2S_SEG/buff_reg[38]
  -------------------------------------------------------------------
                         required time                        117.676    
                         arrival time                        -102.156    
  -------------------------------------------------------------------
                         slack                                 15.520    

Slack (MET) :             15.520ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[39]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.506ns  (logic 0.459ns (13.092%)  route 3.047ns (86.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 118.593 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.350ns = ( 98.650 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.746    98.650    clk_cpu
    SLICE_X66Y139        FDRE                                         r  rst_all_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.389    99.039 f  rst_all_reg_replica_1/Q
                         net (fo=47, routed)          2.342   101.381    DISPLAY/P2S_SEG/rst_all_repN_1_alias
    SLICE_X65Y131        LUT5 (Prop_lut5_I0_O)        0.070   101.451 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.705   102.156    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X67Y132        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.614   118.593    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X67Y132        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
                         clock pessimism             -0.223   118.370    
                         clock uncertainty           -0.215   118.155    
    SLICE_X67Y132        FDSE (Setup_fdse_C_S)       -0.479   117.676    DISPLAY/P2S_SEG/buff_reg[39]
  -------------------------------------------------------------------
                         required time                        117.676    
                         arrival time                        -102.156    
  -------------------------------------------------------------------
                         slack                                 15.520    

Slack (MET) :             15.520ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[46]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.506ns  (logic 0.459ns (13.092%)  route 3.047ns (86.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 118.593 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.350ns = ( 98.650 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.746    98.650    clk_cpu
    SLICE_X66Y139        FDRE                                         r  rst_all_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.389    99.039 f  rst_all_reg_replica_1/Q
                         net (fo=47, routed)          2.342   101.381    DISPLAY/P2S_SEG/rst_all_repN_1_alias
    SLICE_X65Y131        LUT5 (Prop_lut5_I0_O)        0.070   101.451 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.705   102.156    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X67Y132        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[46]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.614   118.593    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X67Y132        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[46]/C
                         clock pessimism             -0.223   118.370    
                         clock uncertainty           -0.215   118.155    
    SLICE_X67Y132        FDSE (Setup_fdse_C_S)       -0.479   117.676    DISPLAY/P2S_SEG/buff_reg[46]
  -------------------------------------------------------------------
                         required time                        117.676    
                         arrival time                        -102.156    
  -------------------------------------------------------------------
                         slack                                 15.520    

Slack (MET) :             15.520ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[47]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.506ns  (logic 0.459ns (13.092%)  route 3.047ns (86.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 118.593 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.350ns = ( 98.650 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.746    98.650    clk_cpu
    SLICE_X66Y139        FDRE                                         r  rst_all_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.389    99.039 f  rst_all_reg_replica_1/Q
                         net (fo=47, routed)          2.342   101.381    DISPLAY/P2S_SEG/rst_all_repN_1_alias
    SLICE_X65Y131        LUT5 (Prop_lut5_I0_O)        0.070   101.451 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.705   102.156    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X67Y132        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.614   118.593    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X67Y132        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
                         clock pessimism             -0.223   118.370    
                         clock uncertainty           -0.215   118.155    
    SLICE_X67Y132        FDSE (Setup_fdse_C_S)       -0.479   117.676    DISPLAY/P2S_SEG/buff_reg[47]
  -------------------------------------------------------------------
                         required time                        117.676    
                         arrival time                        -102.156    
  -------------------------------------------------------------------
                         slack                                 15.520    

Slack (MET) :             15.619ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.406ns  (logic 0.459ns (13.475%)  route 2.947ns (86.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 118.592 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.350ns = ( 98.650 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.746    98.650    clk_cpu
    SLICE_X66Y139        FDRE                                         r  rst_all_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.389    99.039 f  rst_all_reg_replica_1/Q
                         net (fo=47, routed)          2.342   101.381    DISPLAY/P2S_SEG/rst_all_repN_1_alias
    SLICE_X65Y131        LUT5 (Prop_lut5_I0_O)        0.070   101.451 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.606   102.057    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X67Y131        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.613   118.592    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X67Y131        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/C
                         clock pessimism             -0.223   118.369    
                         clock uncertainty           -0.215   118.154    
    SLICE_X67Y131        FDSE (Setup_fdse_C_S)       -0.479   117.675    DISPLAY/P2S_SEG/buff_reg[14]
  -------------------------------------------------------------------
                         required time                        117.675    
                         arrival time                        -102.057    
  -------------------------------------------------------------------
                         slack                                 15.619    

Slack (MET) :             15.619ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.406ns  (logic 0.459ns (13.475%)  route 2.947ns (86.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 118.592 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.350ns = ( 98.650 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.746    98.650    clk_cpu
    SLICE_X66Y139        FDRE                                         r  rst_all_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.389    99.039 f  rst_all_reg_replica_1/Q
                         net (fo=47, routed)          2.342   101.381    DISPLAY/P2S_SEG/rst_all_repN_1_alias
    SLICE_X65Y131        LUT5 (Prop_lut5_I0_O)        0.070   101.451 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.606   102.057    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X67Y131        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.613   118.592    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X67Y131        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
                         clock pessimism             -0.223   118.369    
                         clock uncertainty           -0.215   118.154    
    SLICE_X67Y131        FDSE (Setup_fdse_C_S)       -0.479   117.675    DISPLAY/P2S_SEG/buff_reg[15]
  -------------------------------------------------------------------
                         required time                        117.675    
                         arrival time                        -102.057    
  -------------------------------------------------------------------
                         slack                                 15.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.149ns (20.588%)  route 0.575ns (79.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.971ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.734    -0.768    clk_cpu
    SLICE_X66Y139        FDRE                                         r  rst_all_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.149    -0.619 r  rst_all_reg_replica_1/Q
                         net (fo=47, routed)          0.575    -0.044    DISPLAY/P2S_LED/rst_all_repN_1_alias
    SLICE_X68Y137        FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.008    -0.971    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X68Y137        FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[0]/C
                         clock pessimism              0.547    -0.424    
                         clock uncertainty            0.215    -0.209    
    SLICE_X68Y137        FDRE (Hold_fdre_C_R)        -0.020    -0.229    DISPLAY/P2S_LED/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.149ns (20.588%)  route 0.575ns (79.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.971ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.734    -0.768    clk_cpu
    SLICE_X66Y139        FDRE                                         r  rst_all_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.149    -0.619 r  rst_all_reg_replica_1/Q
                         net (fo=47, routed)          0.575    -0.044    DISPLAY/P2S_LED/rst_all_repN_1_alias
    SLICE_X68Y137        FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.008    -0.971    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X68Y137        FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[1]/C
                         clock pessimism              0.547    -0.424    
                         clock uncertainty            0.215    -0.209    
    SLICE_X68Y137        FDRE (Hold_fdre_C_R)        -0.020    -0.229    DISPLAY/P2S_LED/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.149ns (19.264%)  route 0.624ns (80.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.972ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.734    -0.768    clk_cpu
    SLICE_X66Y139        FDRE                                         r  rst_all_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.149    -0.619 r  rst_all_reg_replica_1/Q
                         net (fo=47, routed)          0.624     0.005    DISPLAY/P2S_LED/rst_all_repN_1_alias
    SLICE_X68Y136        FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.007    -0.972    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X68Y136        FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.547    -0.425    
                         clock uncertainty            0.215    -0.210    
    SLICE_X68Y136        FDRE (Hold_fdre_C_R)        -0.020    -0.230    DISPLAY/P2S_LED/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.149ns (19.264%)  route 0.624ns (80.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.972ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.734    -0.768    clk_cpu
    SLICE_X66Y139        FDRE                                         r  rst_all_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.149    -0.619 r  rst_all_reg_replica_1/Q
                         net (fo=47, routed)          0.624     0.005    DISPLAY/rst_all_repN_1_alias
    SLICE_X68Y136        FDRE                                         r  DISPLAY/clk_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.007    -0.972    DISPLAY/CLK_OUT3
    SLICE_X68Y136        FDRE                                         r  DISPLAY/clk_count_reg[20]/C
                         clock pessimism              0.547    -0.425    
                         clock uncertainty            0.215    -0.210    
    SLICE_X68Y136        FDRE (Hold_fdre_C_R)        -0.020    -0.230    DISPLAY/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.149ns (19.264%)  route 0.624ns (80.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.972ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.734    -0.768    clk_cpu
    SLICE_X66Y139        FDRE                                         r  rst_all_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.149    -0.619 r  rst_all_reg_replica_1/Q
                         net (fo=47, routed)          0.624     0.005    DISPLAY/rst_all_repN_1_alias
    SLICE_X68Y136        FDRE                                         r  DISPLAY/clk_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.007    -0.972    DISPLAY/CLK_OUT3
    SLICE_X68Y136        FDRE                                         r  DISPLAY/clk_count_reg[21]/C
                         clock pessimism              0.547    -0.425    
                         clock uncertainty            0.215    -0.210    
    SLICE_X68Y136        FDRE (Hold_fdre_C_R)        -0.020    -0.230    DISPLAY/clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.149ns (17.613%)  route 0.697ns (82.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.971ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.734    -0.768    clk_cpu
    SLICE_X66Y139        FDRE                                         r  rst_all_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.149    -0.619 r  rst_all_reg_replica_1/Q
                         net (fo=47, routed)          0.697     0.078    DISPLAY/P2S_LED/rst_all_repN_1_alias
    SLICE_X67Y137        FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.008    -0.971    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X67Y137        FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[2]/C
                         clock pessimism              0.547    -0.424    
                         clock uncertainty            0.215    -0.209    
    SLICE_X67Y137        FDRE (Hold_fdre_C_R)        -0.020    -0.229    DISPLAY/P2S_LED/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.149ns (17.613%)  route 0.697ns (82.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.971ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.734    -0.768    clk_cpu
    SLICE_X66Y139        FDRE                                         r  rst_all_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.149    -0.619 r  rst_all_reg_replica_1/Q
                         net (fo=47, routed)          0.697     0.078    DISPLAY/P2S_LED/rst_all_repN_1_alias
    SLICE_X67Y137        FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.008    -0.971    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X67Y137        FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[3]/C
                         clock pessimism              0.547    -0.424    
                         clock uncertainty            0.215    -0.209    
    SLICE_X67Y137        FDRE (Hold_fdre_C_R)        -0.020    -0.229    DISPLAY/P2S_LED/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.149ns (16.747%)  route 0.741ns (83.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.972ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.734    -0.768    clk_cpu
    SLICE_X66Y139        FDRE                                         r  rst_all_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.149    -0.619 r  rst_all_reg_replica_1/Q
                         net (fo=47, routed)          0.741     0.122    DISPLAY/P2S_LED/rst_all_repN_1_alias
    SLICE_X67Y135        FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.007    -0.972    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X67Y135        FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.547    -0.425    
                         clock uncertainty            0.215    -0.210    
    SLICE_X67Y135        FDSE (Hold_fdse_C_S)        -0.020    -0.230    DISPLAY/P2S_LED/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.149ns (16.380%)  route 0.761ns (83.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.972ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.734    -0.768    clk_cpu
    SLICE_X66Y139        FDRE                                         r  rst_all_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.149    -0.619 r  rst_all_reg_replica_1/Q
                         net (fo=47, routed)          0.761     0.142    DISPLAY/P2S_LED/rst_all_repN_1_alias
    SLICE_X67Y136        FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.007    -0.972    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X67Y136        FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.547    -0.425    
                         clock uncertainty            0.215    -0.210    
    SLICE_X67Y136        FDRE (Hold_fdre_C_R)        -0.020    -0.230    DISPLAY/P2S_LED/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.149ns (15.453%)  route 0.815ns (84.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.972ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.734    -0.768    clk_cpu
    SLICE_X66Y139        FDRE                                         r  rst_all_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.149    -0.619 r  rst_all_reg_replica_1/Q
                         net (fo=47, routed)          0.815     0.196    DISPLAY/P2S_LED/rst_all_repN_1_alias
    SLICE_X69Y135        FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.007    -0.972    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X69Y135        FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.547    -0.425    
                         clock uncertainty            0.215    -0.210    
    SLICE_X69Y135        FDRE (Hold_fdre_C_R)        -0.020    -0.230    DISPLAY/P2S_LED/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.427    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       43.420ns,  Total Violation        0.000ns
Hold  :            6  Failing Endpoints,  Worst Slack       -0.133ns,  Total Violation       -0.674ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.420ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.563ns  (logic 0.338ns (3.947%)  route 8.225ns (96.053%))
  Logic Levels:           0  
  Clock Path Skew:        2.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 50.818 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.437    -1.659    clk_cpu
    SLICE_X72Y200        FDRE                                         r  rst_all_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y200        FDRE (Prop_fdre_C_Q)         0.338    -1.321 f  rst_all_reg_replica_7/Q
                         net (fo=240, routed)         8.225     6.904    core/register/rst_all_repN_7_alias
    SLICE_X41Y201        FDCE                                         f  core/register/register_reg[31][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.761    48.740    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.796 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    49.326    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.414 f  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.404    50.818    core/register/debug_clk
    SLICE_X41Y201        FDCE                                         r  core/register/register_reg[31][8]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.743    
                         clock uncertainty           -0.095    50.648    
    SLICE_X41Y201        FDCE (Recov_fdce_C_CLR)     -0.324    50.324    core/register/register_reg[31][8]
  -------------------------------------------------------------------
                         required time                         50.324    
                         arrival time                          -6.904    
  -------------------------------------------------------------------
                         slack                                 43.420    

Slack (MET) :             43.776ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[27][11]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 0.338ns (4.116%)  route 7.875ns (95.884%))
  Logic Levels:           0  
  Clock Path Skew:        2.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.824ns = ( 50.824 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.437    -1.659    clk_cpu
    SLICE_X72Y200        FDRE                                         r  rst_all_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y200        FDRE (Prop_fdre_C_Q)         0.338    -1.321 f  rst_all_reg_replica_7/Q
                         net (fo=240, routed)         7.875     6.554    core/register/rst_all_repN_7_alias
    SLICE_X30Y207        FDCE                                         f  core/register/register_reg[27][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.761    48.740    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.796 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    49.326    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.414 f  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.410    50.824    core/register/debug_clk
    SLICE_X30Y207        FDCE                                         r  core/register/register_reg[27][11]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.749    
                         clock uncertainty           -0.095    50.654    
    SLICE_X30Y207        FDCE (Recov_fdce_C_CLR)     -0.324    50.330    core/register/register_reg[27][11]
  -------------------------------------------------------------------
                         required time                         50.330    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                 43.776    

Slack (MET) :             43.832ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[26][11]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 0.338ns (4.145%)  route 7.816ns (95.855%))
  Logic Levels:           0  
  Clock Path Skew:        2.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 50.821 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.437    -1.659    clk_cpu
    SLICE_X72Y200        FDRE                                         r  rst_all_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y200        FDRE (Prop_fdre_C_Q)         0.338    -1.321 f  rst_all_reg_replica_7/Q
                         net (fo=240, routed)         7.816     6.495    core/register/rst_all_repN_7_alias
    SLICE_X35Y208        FDCE                                         f  core/register/register_reg[26][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.761    48.740    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.796 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    49.326    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.414 f  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.407    50.821    core/register/debug_clk
    SLICE_X35Y208        FDCE                                         r  core/register/register_reg[26][11]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.746    
                         clock uncertainty           -0.095    50.651    
    SLICE_X35Y208        FDCE (Recov_fdce_C_CLR)     -0.324    50.327    core/register/register_reg[26][11]
  -------------------------------------------------------------------
                         required time                         50.327    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                 43.832    

Slack (MET) :             44.757ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[6][11]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.225ns  (logic 0.389ns (5.384%)  route 6.836ns (94.616%))
  Logic Levels:           0  
  Clock Path Skew:        2.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 50.818 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.438    -1.658    clk_cpu
    SLICE_X66Y200        FDRE                                         r  rst_all_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y200        FDRE (Prop_fdre_C_Q)         0.389    -1.269 f  rst_all_reg_replica_6/Q
                         net (fo=178, routed)         6.836     5.567    core/register/rst_all_repN_6_alias
    SLICE_X34Y211        FDCE                                         f  core/register/register_reg[6][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.761    48.740    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.796 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    49.326    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.414 f  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.404    50.818    core/register/debug_clk
    SLICE_X34Y211        FDCE                                         r  core/register/register_reg[6][11]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.743    
                         clock uncertainty           -0.095    50.648    
    SLICE_X34Y211        FDCE (Recov_fdce_C_CLR)     -0.324    50.324    core/register/register_reg[6][11]
  -------------------------------------------------------------------
                         required time                         50.324    
                         arrival time                          -5.567    
  -------------------------------------------------------------------
                         slack                                 44.757    

Slack (MET) :             46.926ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[1][7]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 0.338ns (6.829%)  route 4.612ns (93.171%))
  Logic Levels:           0  
  Clock Path Skew:        2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.806ns = ( 50.806 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.532    -1.564    clk_cpu
    SLICE_X72Y199        FDRE                                         r  rst_all_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y199        FDRE (Prop_fdre_C_Q)         0.338    -1.226 f  rst_all_reg_replica_2/Q
                         net (fo=206, routed)         4.612     3.386    core/register/rst_all_repN_2_alias
    SLICE_X40Y219        FDCE                                         f  core/register/register_reg[1][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.761    48.740    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.796 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    49.326    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.414 f  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.392    50.806    core/register/debug_clk
    SLICE_X40Y219        FDCE                                         r  core/register/register_reg[1][7]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.731    
                         clock uncertainty           -0.095    50.636    
    SLICE_X40Y219        FDCE (Recov_fdce_C_CLR)     -0.324    50.312    core/register/register_reg[1][7]
  -------------------------------------------------------------------
                         required time                         50.312    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                 46.926    

Slack (MET) :             46.929ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[26][28]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 0.338ns (6.833%)  route 4.609ns (93.167%))
  Logic Levels:           0  
  Clock Path Skew:        2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.806ns = ( 50.806 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.532    -1.564    clk_cpu
    SLICE_X72Y199        FDRE                                         r  rst_all_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y199        FDRE (Prop_fdre_C_Q)         0.338    -1.226 f  rst_all_reg_replica_2/Q
                         net (fo=206, routed)         4.609     3.383    core/register/rst_all_repN_2_alias
    SLICE_X41Y219        FDCE                                         f  core/register/register_reg[26][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.761    48.740    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.796 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    49.326    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.414 f  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.392    50.806    core/register/debug_clk
    SLICE_X41Y219        FDCE                                         r  core/register/register_reg[26][28]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.731    
                         clock uncertainty           -0.095    50.636    
    SLICE_X41Y219        FDCE (Recov_fdce_C_CLR)     -0.324    50.312    core/register/register_reg[26][28]
  -------------------------------------------------------------------
                         required time                         50.312    
                         arrival time                          -3.383    
  -------------------------------------------------------------------
                         slack                                 46.929    

Slack (MET) :             47.388ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[28][18]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.338ns (7.537%)  route 4.147ns (92.463%))
  Logic Levels:           0  
  Clock Path Skew:        2.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.805ns = ( 50.805 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.534    -1.562    clk_cpu
    SLICE_X60Y199        FDRE                                         r  rst_all_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y199        FDRE (Prop_fdre_C_Q)         0.338    -1.224 f  rst_all_reg_replica_4/Q
                         net (fo=211, routed)         4.147     2.923    core/register/rst_all_repN_4_alias
    SLICE_X49Y215        FDCE                                         f  core/register/register_reg[28][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.761    48.740    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.796 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    49.326    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.414 f  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.391    50.805    core/register/debug_clk
    SLICE_X49Y215        FDCE                                         r  core/register/register_reg[28][18]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.730    
                         clock uncertainty           -0.095    50.635    
    SLICE_X49Y215        FDCE (Recov_fdce_C_CLR)     -0.324    50.311    core/register/register_reg[28][18]
  -------------------------------------------------------------------
                         required time                         50.311    
                         arrival time                          -2.923    
  -------------------------------------------------------------------
                         slack                                 47.388    

Slack (MET) :             47.401ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[25][24]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.338ns (7.677%)  route 4.065ns (92.323%))
  Logic Levels:           0  
  Clock Path Skew:        2.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.736ns = ( 50.736 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.534    -1.562    clk_cpu
    SLICE_X60Y199        FDRE                                         r  rst_all_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y199        FDRE (Prop_fdre_C_Q)         0.338    -1.224 f  rst_all_reg_replica_4/Q
                         net (fo=211, routed)         4.065     2.841    core/register/rst_all_repN_4_alias
    SLICE_X51Y214        FDCE                                         f  core/register/register_reg[25][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.761    48.740    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.796 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    49.326    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.414 f  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.322    50.736    core/register/debug_clk
    SLICE_X51Y214        FDCE                                         r  core/register/register_reg[25][24]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.661    
                         clock uncertainty           -0.095    50.566    
    SLICE_X51Y214        FDCE (Recov_fdce_C_CLR)     -0.324    50.242    core/register/register_reg[25][24]
  -------------------------------------------------------------------
                         required time                         50.242    
                         arrival time                          -2.841    
  -------------------------------------------------------------------
                         slack                                 47.401    

Slack (MET) :             47.401ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[25][30]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.338ns (7.677%)  route 4.065ns (92.323%))
  Logic Levels:           0  
  Clock Path Skew:        2.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.736ns = ( 50.736 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.534    -1.562    clk_cpu
    SLICE_X60Y199        FDRE                                         r  rst_all_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y199        FDRE (Prop_fdre_C_Q)         0.338    -1.224 f  rst_all_reg_replica_4/Q
                         net (fo=211, routed)         4.065     2.841    core/register/rst_all_repN_4_alias
    SLICE_X51Y214        FDCE                                         f  core/register/register_reg[25][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.761    48.740    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.796 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    49.326    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.414 f  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.322    50.736    core/register/debug_clk
    SLICE_X51Y214        FDCE                                         r  core/register/register_reg[25][30]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.661    
                         clock uncertainty           -0.095    50.566    
    SLICE_X51Y214        FDCE (Recov_fdce_C_CLR)     -0.324    50.242    core/register/register_reg[25][30]
  -------------------------------------------------------------------
                         required time                         50.242    
                         arrival time                          -2.841    
  -------------------------------------------------------------------
                         slack                                 47.401    

Slack (MET) :             47.414ns  (required time - arrival time)
  Source:                 rst_all_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[7][10]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 0.338ns (7.563%)  route 4.131ns (92.437%))
  Logic Levels:           0  
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.815ns = ( 50.815 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.534    -1.562    clk_cpu
    SLICE_X60Y199        FDRE                                         r  rst_all_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y199        FDRE (Prop_fdre_C_Q)         0.338    -1.224 f  rst_all_reg_replica_4/Q
                         net (fo=211, routed)         4.131     2.907    core/register/rst_all_repN_4_alias
    SLICE_X36Y213        FDCE                                         f  core/register/register_reg[7][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.761    48.740    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.796 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.529    49.326    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.414 f  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        1.401    50.815    core/register/debug_clk
    SLICE_X36Y213        FDCE                                         r  core/register/register_reg[7][10]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.740    
                         clock uncertainty           -0.095    50.645    
    SLICE_X36Y213        FDCE (Recov_fdce_C_CLR)     -0.324    50.321    core/register/register_reg[7][10]
  -------------------------------------------------------------------
                         required time                         50.321    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                 47.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.133ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[12][5]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.132ns (7.887%)  route 1.542ns (92.113%))
  Logic Levels:           0  
  Clock Path Skew:        1.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.649    -0.852    clk_cpu
    SLICE_X72Y199        FDRE                                         r  rst_all_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y199        FDRE (Prop_fdre_C_Q)         0.132    -0.720 f  rst_all_reg_replica_2/Q
                         net (fo=206, routed)         1.542     0.821    core/exp_unit/csr/rst_all_repN_2_alias
    SLICE_X56Y231        FDCE                                         f  core/exp_unit/csr/CSR_reg[12][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.123    -0.856    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.812 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.475    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.432 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.974     0.542    core/exp_unit/csr/debug_clk
    SLICE_X56Y231        FDCE                                         r  core/exp_unit/csr/CSR_reg[12][5]/C
                         clock pessimism              0.477     1.019    
    SLICE_X56Y231        FDCE (Remov_fdce_C_CLR)     -0.065     0.954    core/exp_unit/csr/CSR_reg[12][5]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                 -0.133    

Slack (VIOLATED) :        -0.114ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[9][13]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.132ns (7.795%)  route 1.561ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        1.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.649    -0.852    clk_cpu
    SLICE_X72Y199        FDRE                                         r  rst_all_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y199        FDRE (Prop_fdre_C_Q)         0.132    -0.720 f  rst_all_reg_replica_2/Q
                         net (fo=206, routed)         1.561     0.841    core/exp_unit/csr/rst_all_repN_2_alias
    SLICE_X56Y232        FDCE                                         f  core/exp_unit/csr/CSR_reg[9][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.123    -0.856    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.812 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.475    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.432 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.975     0.543    core/exp_unit/csr/debug_clk
    SLICE_X56Y232        FDCE                                         r  core/exp_unit/csr/CSR_reg[9][13]/C
                         clock pessimism              0.477     1.020    
    SLICE_X56Y232        FDCE (Remov_fdce_C_CLR)     -0.065     0.955    core/exp_unit/csr/CSR_reg[9][13]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[9][9]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.132ns (7.795%)  route 1.561ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        1.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.649    -0.852    clk_cpu
    SLICE_X72Y199        FDRE                                         r  rst_all_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y199        FDRE (Prop_fdre_C_Q)         0.132    -0.720 f  rst_all_reg_replica_2/Q
                         net (fo=206, routed)         1.561     0.841    core/exp_unit/csr/rst_all_repN_2_alias
    SLICE_X56Y232        FDCE                                         f  core/exp_unit/csr/CSR_reg[9][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.123    -0.856    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.812 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.475    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.432 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.975     0.543    core/exp_unit/csr/debug_clk
    SLICE_X56Y232        FDCE                                         r  core/exp_unit/csr/CSR_reg[9][9]/C
                         clock pessimism              0.477     1.020    
    SLICE_X56Y232        FDCE (Remov_fdce_C_CLR)     -0.065     0.955    core/exp_unit/csr/CSR_reg[9][9]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.113ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[7][18]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.132ns (7.887%)  route 1.542ns (92.113%))
  Logic Levels:           0  
  Clock Path Skew:        1.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.649    -0.852    clk_cpu
    SLICE_X72Y199        FDRE                                         r  rst_all_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y199        FDRE (Prop_fdre_C_Q)         0.132    -0.720 f  rst_all_reg_replica_2/Q
                         net (fo=206, routed)         1.542     0.821    core/exp_unit/csr/rst_all_repN_2_alias
    SLICE_X57Y231        FDCE                                         f  core/exp_unit/csr/CSR_reg[7][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.123    -0.856    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.812 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.475    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.432 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.974     0.542    core/exp_unit/csr/debug_clk
    SLICE_X57Y231        FDCE                                         r  core/exp_unit/csr/CSR_reg[7][18]/C
                         clock pessimism              0.477     1.019    
    SLICE_X57Y231        FDCE (Remov_fdce_C_CLR)     -0.085     0.934    core/exp_unit/csr/CSR_reg[7][18]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.113ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[7][24]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.132ns (7.887%)  route 1.542ns (92.113%))
  Logic Levels:           0  
  Clock Path Skew:        1.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.649    -0.852    clk_cpu
    SLICE_X72Y199        FDRE                                         r  rst_all_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y199        FDRE (Prop_fdre_C_Q)         0.132    -0.720 f  rst_all_reg_replica_2/Q
                         net (fo=206, routed)         1.542     0.821    core/exp_unit/csr/rst_all_repN_2_alias
    SLICE_X57Y231        FDCE                                         f  core/exp_unit/csr/CSR_reg[7][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.123    -0.856    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.812 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.475    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.432 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.974     0.542    core/exp_unit/csr/debug_clk
    SLICE_X57Y231        FDCE                                         r  core/exp_unit/csr/CSR_reg[7][24]/C
                         clock pessimism              0.477     1.019    
    SLICE_X57Y231        FDCE (Remov_fdce_C_CLR)     -0.085     0.934    core/exp_unit/csr/CSR_reg[7][24]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.088ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[5][9]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.132ns (7.666%)  route 1.590ns (92.334%))
  Logic Levels:           0  
  Clock Path Skew:        1.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.649    -0.852    clk_cpu
    SLICE_X72Y199        FDRE                                         r  rst_all_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y199        FDRE (Prop_fdre_C_Q)         0.132    -0.720 f  rst_all_reg_replica_2/Q
                         net (fo=206, routed)         1.590     0.870    core/exp_unit/csr/rst_all_repN_2_alias
    SLICE_X54Y235        FDCE                                         f  core/exp_unit/csr/CSR_reg[5][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.123    -0.856    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.812 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.475    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.432 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.977     0.546    core/exp_unit/csr/debug_clk
    SLICE_X54Y235        FDCE                                         r  core/exp_unit/csr/CSR_reg[5][9]/C
                         clock pessimism              0.477     1.023    
    SLICE_X54Y235        FDCE (Remov_fdce_C_CLR)     -0.065     0.958    core/exp_unit/csr/CSR_reg[5][9]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                 -0.088    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[2][18]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.132ns (6.896%)  route 1.782ns (93.104%))
  Logic Levels:           0  
  Clock Path Skew:        1.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.534ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.649    -0.852    clk_cpu
    SLICE_X72Y199        FDRE                                         r  rst_all_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y199        FDRE (Prop_fdre_C_Q)         0.132    -0.720 f  rst_all_reg_replica_2/Q
                         net (fo=206, routed)         1.782     1.062    core/exp_unit/csr/rst_all_repN_2_alias
    SLICE_X60Y225        FDCE                                         f  core/exp_unit/csr/CSR_reg[2][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.123    -0.856    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.812 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.475    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.432 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.965     0.534    core/exp_unit/csr/debug_clk
    SLICE_X60Y225        FDCE                                         r  core/exp_unit/csr/CSR_reg[2][18]/C
                         clock pessimism              0.477     1.011    
    SLICE_X60Y225        FDCE (Remov_fdce_C_CLR)     -0.085     0.926    core/exp_unit/csr/CSR_reg[2][18]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[2][20]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.132ns (6.896%)  route 1.782ns (93.104%))
  Logic Levels:           0  
  Clock Path Skew:        1.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.534ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.649    -0.852    clk_cpu
    SLICE_X72Y199        FDRE                                         r  rst_all_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y199        FDRE (Prop_fdre_C_Q)         0.132    -0.720 f  rst_all_reg_replica_2/Q
                         net (fo=206, routed)         1.782     1.062    core/exp_unit/csr/rst_all_repN_2_alias
    SLICE_X60Y225        FDCE                                         f  core/exp_unit/csr/CSR_reg[2][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.123    -0.856    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.812 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.475    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.432 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.965     0.534    core/exp_unit/csr/debug_clk
    SLICE_X60Y225        FDCE                                         r  core/exp_unit/csr/CSR_reg[2][20]/C
                         clock pessimism              0.477     1.011    
    SLICE_X60Y225        FDCE (Remov_fdce_C_CLR)     -0.085     0.926    core/exp_unit/csr/CSR_reg[2][20]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[2][24]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.132ns (6.896%)  route 1.782ns (93.104%))
  Logic Levels:           0  
  Clock Path Skew:        1.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.534ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.649    -0.852    clk_cpu
    SLICE_X72Y199        FDRE                                         r  rst_all_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y199        FDRE (Prop_fdre_C_Q)         0.132    -0.720 f  rst_all_reg_replica_2/Q
                         net (fo=206, routed)         1.782     1.062    core/exp_unit/csr/rst_all_repN_2_alias
    SLICE_X60Y225        FDCE                                         f  core/exp_unit/csr/CSR_reg[2][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.123    -0.856    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.812 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.475    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.432 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.965     0.534    core/exp_unit/csr/debug_clk
    SLICE_X60Y225        FDCE                                         r  core/exp_unit/csr/CSR_reg[2][24]/C
                         clock pessimism              0.477     1.011    
    SLICE_X60Y225        FDCE (Remov_fdce_C_CLR)     -0.085     0.926    core/exp_unit/csr/CSR_reg[2][24]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rst_all_reg_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[27]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.132ns (7.066%)  route 1.736ns (92.934%))
  Logic Levels:           0  
  Clock Path Skew:        1.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.537ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          0.704    -0.797    clk_cpu
    SLICE_X72Y200        FDRE                                         r  rst_all_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y200        FDRE (Prop_fdre_C_Q)         0.132    -0.665 f  rst_all_reg_replica_7/Q
                         net (fo=240, routed)         1.736     1.071    core/reg_MEM_WB/rst_all_repN_7_alias
    SLICE_X73Y218        FDCE                                         f  core/reg_MEM_WB/IR_WB_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=26, routed)          1.123    -0.856    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.812 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.337    -0.475    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.432 r  data_reg[126][7]_i_3/O
                         net (fo=2671, routed)        0.969     0.537    core/reg_MEM_WB/debug_clk
    SLICE_X73Y218        FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[27]/C
                         clock pessimism              0.477     1.014    
    SLICE_X73Y218        FDCE (Remov_fdce_C_CLR)     -0.085     0.929    core/reg_MEM_WB/IR_WB_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.142    





