{
  "module_name": "tvp7002_reg.h",
  "hash_id": "acb4d376accfc24fd36bee8ec143082c10781e4452ac04442f8ea93fa309c735",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/i2c/tvp7002_reg.h",
  "human_readable_source": " \n \n\n \n\n#define TVP7002_CHIP_REV\t\t0x00\n#define TVP7002_HPLL_FDBK_DIV_MSBS\t0x01\n#define TVP7002_HPLL_FDBK_DIV_LSBS\t0x02\n#define TVP7002_HPLL_CRTL\t\t0x03\n#define TVP7002_HPLL_PHASE_SEL\t\t0x04\n#define TVP7002_CLAMP_START\t\t0x05\n#define TVP7002_CLAMP_W\t\t\t0x06\n#define TVP7002_HSYNC_OUT_W\t\t0x07\n#define TVP7002_B_FINE_GAIN\t\t0x08\n#define TVP7002_G_FINE_GAIN\t\t0x09\n#define TVP7002_R_FINE_GAIN\t\t0x0a\n#define TVP7002_B_FINE_OFF_MSBS\t\t0x0b\n#define TVP7002_G_FINE_OFF_MSBS         0x0c\n#define TVP7002_R_FINE_OFF_MSBS         0x0d\n#define TVP7002_SYNC_CTL_1\t\t0x0e\n#define TVP7002_HPLL_AND_CLAMP_CTL\t0x0f\n#define TVP7002_SYNC_ON_G_THRS\t\t0x10\n#define TVP7002_SYNC_SEPARATOR_THRS\t0x11\n#define TVP7002_HPLL_PRE_COAST\t\t0x12\n#define TVP7002_HPLL_POST_COAST\t\t0x13\n#define TVP7002_SYNC_DETECT_STAT\t0x14\n#define TVP7002_OUT_FORMATTER\t\t0x15\n#define TVP7002_MISC_CTL_1\t\t0x16\n#define TVP7002_MISC_CTL_2              0x17\n#define TVP7002_MISC_CTL_3              0x18\n#define TVP7002_IN_MUX_SEL_1\t\t0x19\n#define TVP7002_IN_MUX_SEL_2            0x1a\n#define TVP7002_B_AND_G_COARSE_GAIN\t0x1b\n#define TVP7002_R_COARSE_GAIN\t\t0x1c\n#define TVP7002_FINE_OFF_LSBS\t\t0x1d\n#define TVP7002_B_COARSE_OFF\t\t0x1e\n#define TVP7002_G_COARSE_OFF            0x1f\n#define TVP7002_R_COARSE_OFF            0x20\n#define TVP7002_HSOUT_OUT_START\t\t0x21\n#define TVP7002_MISC_CTL_4\t\t0x22\n#define TVP7002_B_DGTL_ALC_OUT_LSBS\t0x23\n#define TVP7002_G_DGTL_ALC_OUT_LSBS     0x24\n#define TVP7002_R_DGTL_ALC_OUT_LSBS     0x25\n#define TVP7002_AUTO_LVL_CTL_ENABLE\t0x26\n#define TVP7002_DGTL_ALC_OUT_MSBS\t0x27\n#define TVP7002_AUTO_LVL_CTL_FILTER\t0x28\n \n#define TVP7002_FINE_CLAMP_CTL\t\t0x2a\n#define TVP7002_PWR_CTL\t\t\t0x2b\n#define TVP7002_ADC_SETUP\t\t0x2c\n#define TVP7002_COARSE_CLAMP_CTL\t0x2d\n#define TVP7002_SOG_CLAMP\t\t0x2e\n#define TVP7002_RGB_COARSE_CLAMP_CTL\t0x2f\n#define TVP7002_SOG_COARSE_CLAMP_CTL\t0x30\n#define TVP7002_ALC_PLACEMENT\t\t0x31\n \n \n#define TVP7002_MVIS_STRIPPER_W\t\t0x34\n#define TVP7002_VSYNC_ALGN\t\t0x35\n#define TVP7002_SYNC_BYPASS\t\t0x36\n#define TVP7002_L_FRAME_STAT_LSBS\t0x37\n#define TVP7002_L_FRAME_STAT_MSBS\t0x38\n#define TVP7002_CLK_L_STAT_LSBS\t\t0x39\n#define TVP7002_CLK_L_STAT_MSBS\t\t0x3a\n#define TVP7002_HSYNC_W\t\t\t0x3b\n#define TVP7002_VSYNC_W                 0x3c\n#define TVP7002_L_LENGTH_TOL\t\t0x3d\n \n#define TVP7002_VIDEO_BWTH_CTL\t\t0x3f\n#define TVP7002_AVID_START_PIXEL_LSBS\t0x40\n#define TVP7002_AVID_START_PIXEL_MSBS   0x41\n#define TVP7002_AVID_STOP_PIXEL_LSBS\t0x42\n#define TVP7002_AVID_STOP_PIXEL_MSBS    0x43\n#define TVP7002_VBLK_F_0_START_L_OFF\t0x44\n#define TVP7002_VBLK_F_1_START_L_OFF    0x45\n#define TVP7002_VBLK_F_0_DURATION\t0x46\n#define TVP7002_VBLK_F_1_DURATION       0x47\n#define TVP7002_FBIT_F_0_START_L_OFF\t0x48\n#define TVP7002_FBIT_F_1_START_L_OFF    0x49\n#define TVP7002_YUV_Y_G_COEF_LSBS\t0x4a\n#define TVP7002_YUV_Y_G_COEF_MSBS       0x4b\n#define TVP7002_YUV_Y_B_COEF_LSBS       0x4c\n#define TVP7002_YUV_Y_B_COEF_MSBS       0x4d\n#define TVP7002_YUV_Y_R_COEF_LSBS       0x4e\n#define TVP7002_YUV_Y_R_COEF_MSBS       0x4f\n#define TVP7002_YUV_U_G_COEF_LSBS       0x50\n#define TVP7002_YUV_U_G_COEF_MSBS       0x51\n#define TVP7002_YUV_U_B_COEF_LSBS       0x52\n#define TVP7002_YUV_U_B_COEF_MSBS       0x53\n#define TVP7002_YUV_U_R_COEF_LSBS       0x54\n#define TVP7002_YUV_U_R_COEF_MSBS       0x55\n#define TVP7002_YUV_V_G_COEF_LSBS       0x56\n#define TVP7002_YUV_V_G_COEF_MSBS       0x57\n#define TVP7002_YUV_V_B_COEF_LSBS       0x58\n#define TVP7002_YUV_V_B_COEF_MSBS       0x59\n#define TVP7002_YUV_V_R_COEF_LSBS       0x5a\n#define TVP7002_YUV_V_R_COEF_MSBS       0x5b\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}