{
  "nodes":
  [
    {
      "name":"device"
      , "id":4574
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"4096 bytes"
          , "Channels":"4 channels"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel device Width (bits)":"512, 512, 512, 512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"device"
          , "id":4576
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000000000000"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"device"
          , "id":4577
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000200000000"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"device"
          , "id":4578
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000400000000"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"device"
          , "id":4579
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x1000600000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":4575
      , "parent":"4574"
      , "bw":"76800.00"
      , "num_channels":"4"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":4580
      , "parent":"4574"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":4581
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":4584
          , "details":
          [
            {
              "type":"table"
              , "Name":"device"
              , "Interconnect Style":"ring"
              , "Writes":"6"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"4"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":4582
          , "details":
          [
            {
              "type":"table"
              , "Name":"device"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":4583
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":4594
              , "type":"memsys"
            }
            , {
              "name":"Bus 1"
              , "id":4595
              , "type":"memsys"
            }
            , {
              "name":"Bus 2"
              , "id":4596
              , "type":"memsys"
            }
            , {
              "name":"Bus 3"
              , "id":4597
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":4585
      , "parent":"4574"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":4586
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"6"
              , "Latency":"1 cycle"
              , "Width":"512 bits"
              , "device Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV5"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/./../primitives/primitives.hpp"
                , "line":522
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":4587
      , "parent":"4574"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":4588
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"17"
              , "Latency":"38 cycles"
              , "Width":"32 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"kernelV5"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":4589
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"17"
              , "Latency":"38 cycles"
              , "Width":"32 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"kernelV5"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":4590
          , "kwidth":"64"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"55"
              , "Latency":"179 cycles"
              , "Width":"64 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV5"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":4591
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"55"
              , "Latency":"129 cycles"
              , "Width":"512 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV5"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":4592
          , "kwidth":"64"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"55"
              , "Latency":"179 cycles"
              , "Width":"64 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV5"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":4593
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"55"
              , "Latency":"129 cycles"
              , "Width":"512 bits"
              , "device Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-NON-ALIGNED"
              , "Kernel":"kernelV5"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v5/kernel.cpp"
                , "line":341
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"host"
      , "id":4598
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"No"
          , "Channels":"1 channel"
          , "Maximum bandwidth the BSP can deliver":"30000.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel host Width (bits)":"512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"host"
          , "id":4600
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"48"
              , "Latency":"800"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x0"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":4599
      , "parent":"4598"
      , "bw":"30000.00"
      , "num_channels":"1"
      , "interleave":"0"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"30000.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":4601
      , "parent":"4598"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":4602
          , "type":"arb"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":4576
      , "to":4575
    }
    , {
      "from":4575
      , "to":4576
    }
    , {
      "from":4577
      , "to":4575
    }
    , {
      "from":4575
      , "to":4577
    }
    , {
      "from":4578
      , "to":4575
    }
    , {
      "from":4575
      , "to":4578
    }
    , {
      "from":4579
      , "to":4575
    }
    , {
      "from":4575
      , "to":4579
    }
    , {
      "from":4582
      , "to":4581
    }
    , {
      "from":4584
      , "to":4581
    }
    , {
      "from":4581
      , "to":4575
    }
    , {
      "from":4586
      , "to":4582
    }
    , {
      "from":4588
      , "to":4584
    }
    , {
      "from":4589
      , "to":4584
    }
    , {
      "from":4590
      , "to":4584
    }
    , {
      "from":4591
      , "to":4584
    }
    , {
      "from":4592
      , "to":4584
    }
    , {
      "from":4593
      , "to":4584
    }
    , {
      "from":4575
      , "to":4594
    }
    , {
      "from":4575
      , "to":4595
    }
    , {
      "from":4575
      , "to":4596
    }
    , {
      "from":4575
      , "to":4597
    }
    , {
      "from":4594
      , "to":4586
      , "reverse":1
    }
    , {
      "from":4600
      , "to":4599
    }
    , {
      "from":4599
      , "to":4600
    }
    , {
      "from":4602
      , "to":4599
    }
  ]
}
