SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/piso_8bit.sv
TOPLEVEL        = piso_8bit
MODULE          = test_piso
PYTHONPATH      = /src
HASH            = 1-design-rtl-for-generating-8-bit-incremental-pattern-through-piso