("inv_chain:/\tinv_chain ajgrosze_scratch schematic" (("open" (nil hierarchy "/{ajgrosze_scratch inv_chain schematic }:a"))) (((-2.7375 -0.8125) (0.55 1.75)) "a" "Schematics" 79))("single_inv_sim:/\tsingle_inv_sim ajgrosze_scratch schematic" (("open" (nil hierarchy "/{ajgrosze_scratch single_inv_sim schematic }:a"))) (((-4.21875 -1.08125) (3.8125 1.83125)) "a" "analogArtist-Schematic" 76))("inv:/\tinv ajgrosze_scratch schematic" (("open" (nil hierarchy "/{ajgrosze_scratch inv schematic }:a"))) (((-2.19375 -1.8875) (1.63125 1.0875)) "a" "Schematics" 28))("nmos_3stack_sim:/\tnmos_3stack_sim ajgrosze_scratch schematic" (("open" (nil hierarchy "/{ajgrosze_scratch nmos_3stack_sim schematic }:a"))) (((-1.85625 -1.4) (3.75 2.54375)) "a" "analogArtist-Schematic" 4))("nmos_stack_compare:/\tnmos_stack_compare ajgrosze_scratch schematic" (("open" (nil hierarchy "/{ajgrosze_scratch nmos_stack_compare schematic }:a"))) (((-1.85625 -1.825) (3.75 2.54375)) "a" "Schematics" 2))