
pwm_tmr0.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  0000061f  2**0
                  ALLOC, LOAD, DATA
  1 .text         000000c8  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000028  00800100  00800100  0000061f  2**0
                  ALLOC
  3 .comment      0000002f  00000000  00000000  0000061f  2**0
                  CONTENTS, READONLY
  4 .stack.descriptors.hdr 00000038  00000000  00000000  0000064e  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 000000b8  00000000  00000000  00000686  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000012e4  00000000  00000000  0000073e  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000084b  00000000  00000000  00001a22  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000502  00000000  00000000  0000226d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001b8  00000000  00000000  00002770  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000267  00000000  00000000  00002928  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000357  00000000  00000000  00002b8f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000088  00000000  00000000  00002ee6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .text         00000004  0000055c  0000055c  00000610  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 14 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002f70  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .text.set_sample_amount 00000006  00000556  00000556  0000060a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.adc_pin_enable 0000001a  000004e8  000004e8  0000059c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.adc_pin_disable 0000001c  000004cc  000004cc  00000580  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.adc_pin_select 00000016  00000502  00000502  000005b6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.ADC_Init 00000012  00000544  00000544  000005f8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.ADC_Read 0000002a  0000043e  0000043e  000004f2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .text.adc_convrt_a_1 0000012a  000000c8  000000c8  0000017c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .data.max_sample_amount 00000001  0080012c  0000056a  0000061e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 23 .text.main    000000d6  000001f2  000001f2  000002a6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.__vector_14 0000002c  000003e6  000003e6  0000049a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .text.__vector_15 0000002c  00000412  00000412  000004c6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 26 .text.__vector_16 00000048  0000035a  0000035a  0000040e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 27 .text.pwm_pin_enable 00000092  000002c8  000002c8  0000037c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .text.Init_pwm 0000001e  00000490  00000490  00000544  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .text.Set_pwm_value 00000028  00000468  00000468  0000051c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 30 .bss.OCR0     00000004  00800128  00800128  0000061f  2**0
                  ALLOC
 31 .text.libgcc.div 00000044  000003a2  000003a2  00000456  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 32 .text.libgcc.mul 0000001e  000004ae  000004ae  00000562  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 33 .text.libgcc.mul 00000016  00000518  00000518  000005cc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 34 .text.__dummy_fini 00000002  00000564  00000564  00000618  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 35 .text.__dummy_funcs_on_exit 00000002  00000566  00000566  0000061a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 36 .text.__dummy_simulator_exit 00000002  00000568  00000568  0000061c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 37 .text.exit    00000016  0000052e  0000052e  000005e2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 38 .text._Exit   00000004  00000560  00000560  00000614  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 3a 00 	jmp	0x74	; 0x74 <__ctors_end>
   4:	0c 94 ae 02 	jmp	0x55c	; 0x55c <__bad_interrupt>
   8:	0c 94 ae 02 	jmp	0x55c	; 0x55c <__bad_interrupt>
   c:	0c 94 ae 02 	jmp	0x55c	; 0x55c <__bad_interrupt>
  10:	0c 94 ae 02 	jmp	0x55c	; 0x55c <__bad_interrupt>
  14:	0c 94 ae 02 	jmp	0x55c	; 0x55c <__bad_interrupt>
  18:	0c 94 ae 02 	jmp	0x55c	; 0x55c <__bad_interrupt>
  1c:	0c 94 ae 02 	jmp	0x55c	; 0x55c <__bad_interrupt>
  20:	0c 94 ae 02 	jmp	0x55c	; 0x55c <__bad_interrupt>
  24:	0c 94 ae 02 	jmp	0x55c	; 0x55c <__bad_interrupt>
  28:	0c 94 ae 02 	jmp	0x55c	; 0x55c <__bad_interrupt>
  2c:	0c 94 ae 02 	jmp	0x55c	; 0x55c <__bad_interrupt>
  30:	0c 94 ae 02 	jmp	0x55c	; 0x55c <__bad_interrupt>
  34:	0c 94 ae 02 	jmp	0x55c	; 0x55c <__bad_interrupt>
  38:	0c 94 f3 01 	jmp	0x3e6	; 0x3e6 <__vector_14>
  3c:	0c 94 09 02 	jmp	0x412	; 0x412 <__vector_15>
  40:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__vector_16>
  44:	0c 94 ae 02 	jmp	0x55c	; 0x55c <__bad_interrupt>
  48:	0c 94 ae 02 	jmp	0x55c	; 0x55c <__bad_interrupt>
  4c:	0c 94 ae 02 	jmp	0x55c	; 0x55c <__bad_interrupt>
  50:	0c 94 ae 02 	jmp	0x55c	; 0x55c <__bad_interrupt>
  54:	0c 94 ae 02 	jmp	0x55c	; 0x55c <__bad_interrupt>
  58:	0c 94 ae 02 	jmp	0x55c	; 0x55c <__bad_interrupt>
  5c:	0c 94 ae 02 	jmp	0x55c	; 0x55c <__bad_interrupt>
  60:	0c 94 ae 02 	jmp	0x55c	; 0x55c <__bad_interrupt>
  64:	0c 94 ae 02 	jmp	0x55c	; 0x55c <__bad_interrupt>

00000068 <.dinit>:
  68:	01 00       	.word	0x0001	; ????
  6a:	01 2c       	mov	r0, r1
  6c:	80 01       	movw	r16, r0
  6e:	2c 01       	movw	r4, r24
  70:	2d 00       	.word	0x002d	; ????
  72:	05 6a       	ori	r16, 0xA5	; 165

00000074 <__ctors_end>:
  74:	11 24       	eor	r1, r1
  76:	1f be       	out	0x3f, r1	; 63
  78:	cf ef       	ldi	r28, 0xFF	; 255
  7a:	d8 e0       	ldi	r29, 0x08	; 8
  7c:	de bf       	out	0x3e, r29	; 62
  7e:	cd bf       	out	0x3d, r28	; 61

00000080 <__do_copy_data>:
  80:	e8 e6       	ldi	r30, 0x68	; 104
  82:	f0 e0       	ldi	r31, 0x00	; 0
  84:	40 e0       	ldi	r20, 0x00	; 0
  86:	17 c0       	rjmp	.+46     	; 0xb6 <__do_clear_bss+0x8>
  88:	b5 91       	lpm	r27, Z+
  8a:	a5 91       	lpm	r26, Z+
  8c:	35 91       	lpm	r19, Z+
  8e:	25 91       	lpm	r18, Z+
  90:	05 91       	lpm	r16, Z+
  92:	07 fd       	sbrc	r16, 7
  94:	0c c0       	rjmp	.+24     	; 0xae <__do_clear_bss>
  96:	95 91       	lpm	r25, Z+
  98:	85 91       	lpm	r24, Z+
  9a:	ef 01       	movw	r28, r30
  9c:	f9 2f       	mov	r31, r25
  9e:	e8 2f       	mov	r30, r24
  a0:	05 90       	lpm	r0, Z+
  a2:	0d 92       	st	X+, r0
  a4:	a2 17       	cp	r26, r18
  a6:	b3 07       	cpc	r27, r19
  a8:	d9 f7       	brne	.-10     	; 0xa0 <__do_copy_data+0x20>
  aa:	fe 01       	movw	r30, r28
  ac:	04 c0       	rjmp	.+8      	; 0xb6 <__do_clear_bss+0x8>

000000ae <__do_clear_bss>:
  ae:	1d 92       	st	X+, r1
  b0:	a2 17       	cp	r26, r18
  b2:	b3 07       	cpc	r27, r19
  b4:	e1 f7       	brne	.-8      	; 0xae <__do_clear_bss>
  b6:	e4 37       	cpi	r30, 0x74	; 116
  b8:	f4 07       	cpc	r31, r20
  ba:	31 f7       	brne	.-52     	; 0x88 <__do_copy_data+0x8>
  bc:	0e 94 f9 00 	call	0x1f2	; 0x1f2 <main>
  c0:	0c 94 97 02 	jmp	0x52e	; 0x52e <exit>

000000c4 <_exit>:
  c4:	f8 94       	cli

000000c6 <__stop_program>:
  c6:	ff cf       	rjmp	.-2      	; 0xc6 <__stop_program>

Disassembly of section .text:

0000055c <__bad_interrupt>:
 55c:	0c 94 00 00 	jmp	0	; 0x0 <__TEXT_REGION_ORIGIN__>

Disassembly of section .text.set_sample_amount:

00000556 <set_sample_amount>:
volatile uint32_t averall[6];
short adc_convert_done;
uint8_t max_sample_amount=5;

void set_sample_amount(uint8_t maxsample){
	max_sample_amount =maxsample ;
 556:	80 93 2c 01 	sts	0x012C, r24	; 0x80012c <max_sample_amount>
 55a:	08 95       	ret

Disassembly of section .text.adc_pin_enable:

000004e8 <adc_pin_enable>:
}

void adc_pin_enable(uint8_t pin){
	DIDR0 |= 1 << pin;
 4e8:	ee e7       	ldi	r30, 0x7E	; 126
 4ea:	f0 e0       	ldi	r31, 0x00	; 0
 4ec:	90 81       	ld	r25, Z
 4ee:	21 e0       	ldi	r18, 0x01	; 1
 4f0:	30 e0       	ldi	r19, 0x00	; 0
 4f2:	02 c0       	rjmp	.+4      	; 0x4f8 <adc_pin_enable+0x10>
 4f4:	22 0f       	add	r18, r18
 4f6:	33 1f       	adc	r19, r19
 4f8:	8a 95       	dec	r24
 4fa:	e2 f7       	brpl	.-8      	; 0x4f4 <adc_pin_enable+0xc>
 4fc:	29 2b       	or	r18, r25
 4fe:	20 83       	st	Z, r18
 500:	08 95       	ret

Disassembly of section .text.adc_pin_disable:

000004cc <adc_pin_disable>:
}

void adc_pin_disable(uint8_t pin){
	DIDR0 &= ~(1 << pin);
 4cc:	ee e7       	ldi	r30, 0x7E	; 126
 4ce:	f0 e0       	ldi	r31, 0x00	; 0
 4d0:	90 81       	ld	r25, Z
 4d2:	21 e0       	ldi	r18, 0x01	; 1
 4d4:	30 e0       	ldi	r19, 0x00	; 0
 4d6:	02 c0       	rjmp	.+4      	; 0x4dc <adc_pin_disable+0x10>
 4d8:	22 0f       	add	r18, r18
 4da:	33 1f       	adc	r19, r19
 4dc:	8a 95       	dec	r24
 4de:	e2 f7       	brpl	.-8      	; 0x4d8 <adc_pin_disable+0xc>
 4e0:	20 95       	com	r18
 4e2:	29 23       	and	r18, r25
 4e4:	20 83       	st	Z, r18
 4e6:	08 95       	ret

Disassembly of section .text.adc_pin_select:

00000502 <adc_pin_select>:
}

void adc_pin_select(uint8_t souce)
{
	ADMUX &= 0xF0;
 502:	ec e7       	ldi	r30, 0x7C	; 124
 504:	f0 e0       	ldi	r31, 0x00	; 0
 506:	90 81       	ld	r25, Z
 508:	90 7f       	andi	r25, 0xF0	; 240
 50a:	90 83       	st	Z, r25
	ADMUX = (ADMUX&0xF8) | (0x7&souce);
 50c:	90 81       	ld	r25, Z
 50e:	98 7f       	andi	r25, 0xF8	; 248
 510:	87 70       	andi	r24, 0x07	; 7
 512:	89 2b       	or	r24, r25
 514:	80 83       	st	Z, r24
 516:	08 95       	ret

Disassembly of section .text.ADC_Init:

00000544 <ADC_Init>:
}
void ADC_Init()										/* ADC Initialization function */
{
	ADCSRA |= 1<<ADEN | 1<<ADPS2 | 1<<ADPS1 ;  // AVCC with external capacitor at AREF pin,  64 prescaler
 544:	ea e7       	ldi	r30, 0x7A	; 122
 546:	f0 e0       	ldi	r31, 0x00	; 0
 548:	80 81       	ld	r24, Z
 54a:	86 68       	ori	r24, 0x86	; 134
 54c:	80 83       	st	Z, r24
	ADMUX = (1 << REFS0);
 54e:	80 e4       	ldi	r24, 0x40	; 64
 550:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7f807c>
 554:	08 95       	ret

Disassembly of section .text.ADC_Read:

0000043e <ADC_Read>:
}

uint16_t ADC_Read(char channel)							/* ADC Read function */
{
	ADMUX = (ADMUX & 0xF0) | (channel & 0x07);		/* set input channel to read */
 43e:	ec e7       	ldi	r30, 0x7C	; 124
 440:	f0 e0       	ldi	r31, 0x00	; 0
 442:	90 81       	ld	r25, Z
 444:	90 7f       	andi	r25, 0xF0	; 240
 446:	87 70       	andi	r24, 0x07	; 7
 448:	89 2b       	or	r24, r25
 44a:	80 83       	st	Z, r24
	ADCSRA |= (1<<ADSC);							/* Start ADC conversion */
 44c:	ea e7       	ldi	r30, 0x7A	; 122
 44e:	f0 e0       	ldi	r31, 0x00	; 0
 450:	80 81       	ld	r24, Z
 452:	80 64       	ori	r24, 0x40	; 64
 454:	80 83       	st	Z, r24
	while(ADCSRA & (0x1 <<ADSC));				//// Wait until conversion is  completed
 456:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f807a>
 45a:	86 fd       	sbrc	r24, 6
 45c:	fc cf       	rjmp	.-8      	; 0x456 <ADC_Read+0x18>
	return ADCW;									/* Return ADC word */
 45e:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7f8078>
 462:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
	
}
 466:	08 95       	ret

Disassembly of section .text.adc_convrt_a_1:

000000c8 <adc_convrt_a_1>:

void adc_convrt_a_1 (uint8_t a){
  c8:	4f 92       	push	r4
  ca:	5f 92       	push	r5
  cc:	6f 92       	push	r6
  ce:	7f 92       	push	r7
  d0:	bf 92       	push	r11
  d2:	cf 92       	push	r12
  d4:	df 92       	push	r13
  d6:	ef 92       	push	r14
  d8:	ff 92       	push	r15
  da:	0f 93       	push	r16
  dc:	1f 93       	push	r17
  de:	cf 93       	push	r28
  e0:	df 93       	push	r29
  e2:	b8 2e       	mov	r11, r24
	
	adc_pin_enable(a);
  e4:	0e 94 74 02 	call	0x4e8	; 0x4e8 <adc_pin_enable>
	adc_pin_select(a);
  e8:	8b 2d       	mov	r24, r11
  ea:	0e 94 81 02 	call	0x502	; 0x502 <adc_pin_select>
	//for (int8_t iii=0 ; iii<max_sample_amount ; iii++)
		averall[a] = (70*averall[a] + 30*((500000*ADC_Read(a))>>10))/100;
  ee:	cb 2d       	mov	r28, r11
  f0:	d0 e0       	ldi	r29, 0x00	; 0
  f2:	8e 01       	movw	r16, r28
  f4:	00 0f       	add	r16, r16
  f6:	11 1f       	adc	r17, r17
  f8:	00 0f       	add	r16, r16
  fa:	11 1f       	adc	r17, r17
  fc:	02 5f       	subi	r16, 0xF2	; 242
  fe:	1e 4f       	sbci	r17, 0xFE	; 254
 100:	f8 01       	movw	r30, r16
 102:	20 81       	ld	r18, Z
 104:	31 81       	ldd	r19, Z+1	; 0x01
 106:	42 81       	ldd	r20, Z+2	; 0x02
 108:	53 81       	ldd	r21, Z+3	; 0x03
 10a:	a6 e4       	ldi	r26, 0x46	; 70
 10c:	b0 e0       	ldi	r27, 0x00	; 0
 10e:	0e 94 8c 02 	call	0x518	; 0x518 <__muluhisi3>
 112:	6b 01       	movw	r12, r22
 114:	7c 01       	movw	r14, r24
 116:	8b 2d       	mov	r24, r11
 118:	0e 94 1f 02 	call	0x43e	; 0x43e <ADC_Read>
 11c:	dc 01       	movw	r26, r24
 11e:	20 e2       	ldi	r18, 0x20	; 32
 120:	31 ea       	ldi	r19, 0xA1	; 161
 122:	47 e0       	ldi	r20, 0x07	; 7
 124:	50 e0       	ldi	r21, 0x00	; 0
 126:	0e 94 8c 02 	call	0x518	; 0x518 <__muluhisi3>
 12a:	dc 01       	movw	r26, r24
 12c:	cb 01       	movw	r24, r22
 12e:	07 2e       	mov	r0, r23
 130:	7a e0       	ldi	r23, 0x0A	; 10
 132:	b5 95       	asr	r27
 134:	a7 95       	ror	r26
 136:	97 95       	ror	r25
 138:	87 95       	ror	r24
 13a:	7a 95       	dec	r23
 13c:	d1 f7       	brne	.-12     	; 0x132 <adc_convrt_a_1+0x6a>
 13e:	70 2d       	mov	r23, r0
 140:	2c 01       	movw	r4, r24
 142:	3d 01       	movw	r6, r26
 144:	44 0c       	add	r4, r4
 146:	55 1c       	adc	r5, r5
 148:	66 1c       	adc	r6, r6
 14a:	77 1c       	adc	r7, r7
 14c:	84 0d       	add	r24, r4
 14e:	95 1d       	adc	r25, r5
 150:	a6 1d       	adc	r26, r6
 152:	b7 1d       	adc	r27, r7
 154:	ac 01       	movw	r20, r24
 156:	bd 01       	movw	r22, r26
 158:	44 0f       	add	r20, r20
 15a:	55 1f       	adc	r21, r21
 15c:	66 1f       	adc	r22, r22
 15e:	77 1f       	adc	r23, r23
 160:	44 0f       	add	r20, r20
 162:	55 1f       	adc	r21, r21
 164:	66 1f       	adc	r22, r22
 166:	77 1f       	adc	r23, r23
 168:	84 0f       	add	r24, r20
 16a:	95 1f       	adc	r25, r21
 16c:	a6 1f       	adc	r26, r22
 16e:	b7 1f       	adc	r27, r23
 170:	ac 01       	movw	r20, r24
 172:	bd 01       	movw	r22, r26
 174:	44 0f       	add	r20, r20
 176:	55 1f       	adc	r21, r21
 178:	66 1f       	adc	r22, r22
 17a:	77 1f       	adc	r23, r23
 17c:	cb 01       	movw	r24, r22
 17e:	ba 01       	movw	r22, r20
 180:	6c 0d       	add	r22, r12
 182:	7d 1d       	adc	r23, r13
 184:	8e 1d       	adc	r24, r14
 186:	9f 1d       	adc	r25, r15
 188:	24 e6       	ldi	r18, 0x64	; 100
 18a:	30 e0       	ldi	r19, 0x00	; 0
 18c:	40 e0       	ldi	r20, 0x00	; 0
 18e:	50 e0       	ldi	r21, 0x00	; 0
 190:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <__udivmodsi4>
 194:	f8 01       	movw	r30, r16
 196:	20 83       	st	Z, r18
 198:	31 83       	std	Z+1, r19	; 0x01
 19a:	42 83       	std	Z+2, r20	; 0x02
 19c:	53 83       	std	Z+3, r21	; 0x03
	a_1[a] = averall[a]/1000;
 19e:	60 81       	ld	r22, Z
 1a0:	71 81       	ldd	r23, Z+1	; 0x01
 1a2:	82 81       	ldd	r24, Z+2	; 0x02
 1a4:	93 81       	ldd	r25, Z+3	; 0x03
 1a6:	28 ee       	ldi	r18, 0xE8	; 232
 1a8:	33 e0       	ldi	r19, 0x03	; 3
 1aa:	40 e0       	ldi	r20, 0x00	; 0
 1ac:	50 e0       	ldi	r21, 0x00	; 0
 1ae:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <__udivmodsi4>
 1b2:	cc 0f       	add	r28, r28
 1b4:	dd 1f       	adc	r29, r29
 1b6:	ce 5f       	subi	r28, 0xFE	; 254
 1b8:	de 4f       	sbci	r29, 0xFE	; 254
 1ba:	39 83       	std	Y+1, r19	; 0x01
 1bc:	28 83       	st	Y, r18
	adc_pin_disable(a);
 1be:	8b 2d       	mov	r24, r11
 1c0:	0e 94 66 02 	call	0x4cc	; 0x4cc <adc_pin_disable>
	if (a==1)//A1 done
 1c4:	f1 e0       	ldi	r31, 0x01	; 1
 1c6:	bf 12       	cpse	r11, r31
 1c8:	06 c0       	rjmp	.+12     	; 0x1d6 <adc_convrt_a_1+0x10e>
	adc_convert_done=1;
 1ca:	81 e0       	ldi	r24, 0x01	; 1
 1cc:	90 e0       	ldi	r25, 0x00	; 0
 1ce:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 1d2:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
}
 1d6:	df 91       	pop	r29
 1d8:	cf 91       	pop	r28
 1da:	1f 91       	pop	r17
 1dc:	0f 91       	pop	r16
 1de:	ff 90       	pop	r15
 1e0:	ef 90       	pop	r14
 1e2:	df 90       	pop	r13
 1e4:	cf 90       	pop	r12
 1e6:	bf 90       	pop	r11
 1e8:	7f 90       	pop	r7
 1ea:	6f 90       	pop	r6
 1ec:	5f 90       	pop	r5
 1ee:	4f 90       	pop	r4
 1f0:	08 95       	ret

Disassembly of section .text.main:

000001f2 <main>:
#include "pwm_sg.h"
#include "adc_hal_v4.h"


int main(void)
{
 1f2:	cf 93       	push	r28
 1f4:	df 93       	push	r29
 1f6:	00 d0       	rcall	.+0      	; 0x1f8 <main+0x6>
 1f8:	00 d0       	rcall	.+0      	; 0x1fa <main+0x8>
 1fa:	cd b7       	in	r28, 0x3d	; 61
 1fc:	de b7       	in	r29, 0x3e	; 62
	pwm_pin_enable('d',5);
 1fe:	65 e0       	ldi	r22, 0x05	; 5
 200:	70 e0       	ldi	r23, 0x00	; 0
 202:	84 e6       	ldi	r24, 0x64	; 100
 204:	0e 94 64 01 	call	0x2c8	; 0x2c8 <pwm_pin_enable>
	pwm_pin_enable('d',6);
 208:	66 e0       	ldi	r22, 0x06	; 6
 20a:	70 e0       	ldi	r23, 0x00	; 0
 20c:	84 e6       	ldi	r24, 0x64	; 100
 20e:	0e 94 64 01 	call	0x2c8	; 0x2c8 <pwm_pin_enable>
	Init_pwm();
 212:	0e 94 48 02 	call	0x490	; 0x490 <Init_pwm>
	
	adc_pin_enable(1);
 216:	81 e0       	ldi	r24, 0x01	; 1
 218:	0e 94 74 02 	call	0x4e8	; 0x4e8 <adc_pin_enable>
	adc_pin_enable(0);
 21c:	80 e0       	ldi	r24, 0x00	; 0
 21e:	0e 94 74 02 	call	0x4e8	; 0x4e8 <adc_pin_enable>
	set_sample_amount(20);
 222:	84 e1       	ldi	r24, 0x14	; 20
 224:	0e 94 ab 02 	call	0x556	; 0x556 <set_sample_amount>
	ADC_Init();
 228:	0e 94 a2 02 	call	0x544	; 0x544 <ADC_Init>
	
	sei();
 22c:	78 94       	sei
	30=2090us
	*/
	short adcpwm[2];
	
	
	Set_pwm_value(5,10);
 22e:	6a e0       	ldi	r22, 0x0A	; 10
 230:	70 e0       	ldi	r23, 0x00	; 0
 232:	85 e0       	ldi	r24, 0x05	; 5
 234:	90 e0       	ldi	r25, 0x00	; 0
 236:	0e 94 34 02 	call	0x468	; 0x468 <Set_pwm_value>
	Set_pwm_value(6,10);
 23a:	6a e0       	ldi	r22, 0x0A	; 10
 23c:	70 e0       	ldi	r23, 0x00	; 0
 23e:	86 e0       	ldi	r24, 0x06	; 6
 240:	90 e0       	ldi	r25, 0x00	; 0
 242:	0e 94 34 02 	call	0x468	; 0x468 <Set_pwm_value>
	
	int nn= 0;
 246:	00 e0       	ldi	r16, 0x00	; 0
 248:	10 e0       	ldi	r17, 0x00	; 0
		
		
		
		//500(adc) ü 25(pwm) e sýðdýr
		
		if (adc_convert_done)
 24a:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 24e:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 252:	89 2b       	or	r24, r25
 254:	91 f0       	breq	.+36     	; 0x27a <main+0x88>
		{
			Set_pwm_value(5,adcpwm[0]);
 256:	69 81       	ldd	r22, Y+1	; 0x01
 258:	7a 81       	ldd	r23, Y+2	; 0x02
 25a:	85 e0       	ldi	r24, 0x05	; 5
 25c:	90 e0       	ldi	r25, 0x00	; 0
 25e:	0e 94 34 02 	call	0x468	; 0x468 <Set_pwm_value>
			Set_pwm_value(6,adcpwm[1]);
 262:	6b 81       	ldd	r22, Y+3	; 0x03
 264:	7c 81       	ldd	r23, Y+4	; 0x04
 266:	86 e0       	ldi	r24, 0x06	; 6
 268:	90 e0       	ldi	r25, 0x00	; 0
 26a:	0e 94 34 02 	call	0x468	; 0x468 <Set_pwm_value>
			adc_convert_done=0x0;
 26e:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 272:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__DATA_REGION_ORIGIN__>
			nn=0;
 276:	00 e0       	ldi	r16, 0x00	; 0
 278:	10 e0       	ldi	r17, 0x00	; 0
		}
		
			adc_convrt_a_1(nn);
 27a:	80 2f       	mov	r24, r16
 27c:	0e 94 64 00 	call	0xc8	; 0xc8 <__data_load_end>
			adcpwm[nn]=(int)(a_1[nn]/25);
 280:	f8 01       	movw	r30, r16
 282:	ee 0f       	add	r30, r30
 284:	ff 1f       	adc	r31, r31
 286:	df 01       	movw	r26, r30
 288:	ae 5f       	subi	r26, 0xFE	; 254
 28a:	be 4f       	sbci	r27, 0xFE	; 254
 28c:	4d 91       	ld	r20, X+
 28e:	5c 91       	ld	r21, X
 290:	9a 01       	movw	r18, r20
 292:	af ea       	ldi	r26, 0xAF	; 175
 294:	b7 e4       	ldi	r27, 0x47	; 71
 296:	0e 94 57 02 	call	0x4ae	; 0x4ae <__umulhisi3>
 29a:	48 1b       	sub	r20, r24
 29c:	59 0b       	sbc	r21, r25
 29e:	56 95       	lsr	r21
 2a0:	47 95       	ror	r20
 2a2:	84 0f       	add	r24, r20
 2a4:	95 1f       	adc	r25, r21
 2a6:	92 95       	swap	r25
 2a8:	82 95       	swap	r24
 2aa:	8f 70       	andi	r24, 0x0F	; 15
 2ac:	89 27       	eor	r24, r25
 2ae:	9f 70       	andi	r25, 0x0F	; 15
 2b0:	89 27       	eor	r24, r25
 2b2:	21 e0       	ldi	r18, 0x01	; 1
 2b4:	30 e0       	ldi	r19, 0x00	; 0
 2b6:	2c 0f       	add	r18, r28
 2b8:	3d 1f       	adc	r19, r29
 2ba:	e2 0f       	add	r30, r18
 2bc:	f3 1f       	adc	r31, r19
 2be:	91 83       	std	Z+1, r25	; 0x01
 2c0:	80 83       	st	Z, r24
			nn++;
 2c2:	0f 5f       	subi	r16, 0xFF	; 255
 2c4:	1f 4f       	sbci	r17, 0xFF	; 255
			 
		
		 
		 
    }
 2c6:	c1 cf       	rjmp	.-126    	; 0x24a <main+0x58>

Disassembly of section .text.__vector_14:

000003e6 <__vector_14>:

uint8_t timr0_width;
volatile uint8_t timr0_ovf;
static uint16_t OCR0[2]; 

ISR(TIMER0_COMPA_vect){
 3e6:	1f 92       	push	r1
 3e8:	0f 92       	push	r0
 3ea:	0f b6       	in	r0, 0x3f	; 63
 3ec:	0f 92       	push	r0
 3ee:	11 24       	eor	r1, r1
 3f0:	8f 93       	push	r24
 3f2:	9f 93       	push	r25
	OCR0A = 0xFF - (OCR0[0]/2);
 3f4:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <OCR0>
 3f8:	90 91 29 01 	lds	r25, 0x0129	; 0x800129 <OCR0+0x1>
 3fc:	96 95       	lsr	r25
 3fe:	87 95       	ror	r24
 400:	80 95       	com	r24
 402:	87 bd       	out	0x27, r24	; 39
}
 404:	9f 91       	pop	r25
 406:	8f 91       	pop	r24
 408:	0f 90       	pop	r0
 40a:	0f be       	out	0x3f, r0	; 63
 40c:	0f 90       	pop	r0
 40e:	1f 90       	pop	r1
 410:	18 95       	reti

Disassembly of section .text.__vector_15:

00000412 <__vector_15>:
ISR(TIMER0_COMPB_vect){
 412:	1f 92       	push	r1
 414:	0f 92       	push	r0
 416:	0f b6       	in	r0, 0x3f	; 63
 418:	0f 92       	push	r0
 41a:	11 24       	eor	r1, r1
 41c:	8f 93       	push	r24
 41e:	9f 93       	push	r25
	OCR0B = 0xFF - (OCR0[1]/2);
 420:	80 91 2a 01 	lds	r24, 0x012A	; 0x80012a <OCR0+0x2>
 424:	90 91 2b 01 	lds	r25, 0x012B	; 0x80012b <OCR0+0x3>
 428:	96 95       	lsr	r25
 42a:	87 95       	ror	r24
 42c:	80 95       	com	r24
 42e:	88 bd       	out	0x28, r24	; 40
}
 430:	9f 91       	pop	r25
 432:	8f 91       	pop	r24
 434:	0f 90       	pop	r0
 436:	0f be       	out	0x3f, r0	; 63
 438:	0f 90       	pop	r0
 43a:	1f 90       	pop	r1
 43c:	18 95       	reti

Disassembly of section .text.__vector_16:

0000035a <__vector_16>:

ISR(TIMER0_OVF_vect){
 35a:	1f 92       	push	r1
 35c:	0f 92       	push	r0
 35e:	0f b6       	in	r0, 0x3f	; 63
 360:	0f 92       	push	r0
 362:	11 24       	eor	r1, r1
 364:	8f 93       	push	r24
 366:	9f 93       	push	r25
 368:	ef 93       	push	r30
 36a:	ff 93       	push	r31
	TCNT0= 0xff - timr0_width;  //0x200 - timr0_width*2 ;
 36c:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <timr0_width>
 370:	80 95       	com	r24
 372:	86 bd       	out	0x26, r24	; 38
	OCR0B = 0xFF - (OCR0[1]/2);
 374:	e8 e2       	ldi	r30, 0x28	; 40
 376:	f1 e0       	ldi	r31, 0x01	; 1
 378:	82 81       	ldd	r24, Z+2	; 0x02
 37a:	93 81       	ldd	r25, Z+3	; 0x03
 37c:	96 95       	lsr	r25
 37e:	87 95       	ror	r24
 380:	80 95       	com	r24
 382:	88 bd       	out	0x28, r24	; 40
	OCR0A = 0xFF - (OCR0[0]/2);
 384:	80 81       	ld	r24, Z
 386:	91 81       	ldd	r25, Z+1	; 0x01
 388:	96 95       	lsr	r25
 38a:	87 95       	ror	r24
 38c:	80 95       	com	r24
 38e:	87 bd       	out	0x27, r24	; 39
		OCR0A = 0;
		OCR0B =0;
		timr0_ovf++;
	}
	*/
}
 390:	ff 91       	pop	r31
 392:	ef 91       	pop	r30
 394:	9f 91       	pop	r25
 396:	8f 91       	pop	r24
 398:	0f 90       	pop	r0
 39a:	0f be       	out	0x3f, r0	; 63
 39c:	0f 90       	pop	r0
 39e:	1f 90       	pop	r1
 3a0:	18 95       	reti

Disassembly of section .text.pwm_pin_enable:

000002c8 <pwm_pin_enable>:

void pwm_pin_enable( unsigned char port , short pin){
	switch(port){
 2c8:	84 34       	cpi	r24, 0x44	; 68
 2ca:	c1 f0       	breq	.+48     	; 0x2fc <pwm_pin_enable+0x34>
 2cc:	18 f4       	brcc	.+6      	; 0x2d4 <pwm_pin_enable+0xc>
 2ce:	82 34       	cpi	r24, 0x42	; 66
 2d0:	31 f0       	breq	.+12     	; 0x2de <pwm_pin_enable+0x16>
 2d2:	08 95       	ret
 2d4:	82 36       	cpi	r24, 0x62	; 98
 2d6:	09 f1       	breq	.+66     	; 0x31a <pwm_pin_enable+0x52>
 2d8:	84 36       	cpi	r24, 0x64	; 100
 2da:	79 f1       	breq	.+94     	; 0x33a <pwm_pin_enable+0x72>
 2dc:	08 95       	ret
		case 'B': DDRB|= 1<<pin;PORTB|= 1<<pin;break;
 2de:	24 b1       	in	r18, 0x04	; 4
 2e0:	81 e0       	ldi	r24, 0x01	; 1
 2e2:	90 e0       	ldi	r25, 0x00	; 0
 2e4:	02 c0       	rjmp	.+4      	; 0x2ea <pwm_pin_enable+0x22>
 2e6:	88 0f       	add	r24, r24
 2e8:	99 1f       	adc	r25, r25
 2ea:	6a 95       	dec	r22
 2ec:	e2 f7       	brpl	.-8      	; 0x2e6 <pwm_pin_enable+0x1e>
 2ee:	92 2f       	mov	r25, r18
 2f0:	98 2b       	or	r25, r24
 2f2:	94 b9       	out	0x04, r25	; 4
 2f4:	95 b1       	in	r25, 0x05	; 5
 2f6:	89 2b       	or	r24, r25
 2f8:	85 b9       	out	0x05, r24	; 5
 2fa:	08 95       	ret
		case 'D': DDRD|= 1<<pin;PORTD|= 1<<pin;break;
 2fc:	2a b1       	in	r18, 0x0a	; 10
 2fe:	81 e0       	ldi	r24, 0x01	; 1
 300:	90 e0       	ldi	r25, 0x00	; 0
 302:	02 c0       	rjmp	.+4      	; 0x308 <pwm_pin_enable+0x40>
 304:	88 0f       	add	r24, r24
 306:	99 1f       	adc	r25, r25
 308:	6a 95       	dec	r22
 30a:	e2 f7       	brpl	.-8      	; 0x304 <pwm_pin_enable+0x3c>
 30c:	92 2f       	mov	r25, r18
 30e:	98 2b       	or	r25, r24
 310:	9a b9       	out	0x0a, r25	; 10
 312:	9b b1       	in	r25, 0x0b	; 11
 314:	89 2b       	or	r24, r25
 316:	8b b9       	out	0x0b, r24	; 11
 318:	08 95       	ret
		case 'b': DDRB|= 1<<pin;PORTB &= ~( 1<<pin);break;
 31a:	24 b1       	in	r18, 0x04	; 4
 31c:	81 e0       	ldi	r24, 0x01	; 1
 31e:	90 e0       	ldi	r25, 0x00	; 0
 320:	02 c0       	rjmp	.+4      	; 0x326 <pwm_pin_enable+0x5e>
 322:	88 0f       	add	r24, r24
 324:	99 1f       	adc	r25, r25
 326:	6a 95       	dec	r22
 328:	e2 f7       	brpl	.-8      	; 0x322 <pwm_pin_enable+0x5a>
 32a:	92 2f       	mov	r25, r18
 32c:	98 2b       	or	r25, r24
 32e:	94 b9       	out	0x04, r25	; 4
 330:	95 b1       	in	r25, 0x05	; 5
 332:	80 95       	com	r24
 334:	89 23       	and	r24, r25
 336:	85 b9       	out	0x05, r24	; 5
 338:	08 95       	ret
		case 'd': DDRD|= 1<<pin;PORTD &= ~( 1<<pin);break;
 33a:	2a b1       	in	r18, 0x0a	; 10
 33c:	81 e0       	ldi	r24, 0x01	; 1
 33e:	90 e0       	ldi	r25, 0x00	; 0
 340:	02 c0       	rjmp	.+4      	; 0x346 <pwm_pin_enable+0x7e>
 342:	88 0f       	add	r24, r24
 344:	99 1f       	adc	r25, r25
 346:	6a 95       	dec	r22
 348:	e2 f7       	brpl	.-8      	; 0x342 <pwm_pin_enable+0x7a>
 34a:	92 2f       	mov	r25, r18
 34c:	98 2b       	or	r25, r24
 34e:	9a b9       	out	0x0a, r25	; 10
 350:	9b b1       	in	r25, 0x0b	; 11
 352:	80 95       	com	r24
 354:	89 23       	and	r24, r25
 356:	8b b9       	out	0x0b, r24	; 11
 358:	08 95       	ret

Disassembly of section .text.Init_pwm:

00000490 <Init_pwm>:
	}
}

void Init_pwm(){
	timr0_ovf = 0;
 490:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <timr0_ovf>
	timr0_width=60;//overflov 10ms yapýyor 
 494:	8c e3       	ldi	r24, 0x3C	; 60
 496:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <timr0_width>
	
	//phase için aþagýdan yukarý sayarken high
	//yukarýdan aþagý inerken karþýlaþýrlarsa low yap
	/* Set phase Fast PWM, TOP in0xFF, Clear OC1A on compare match, clk/prescaler1024 */

	TCCR0A =  (3<< COM0A0)|(3<< COM0B0) | (1<<WGM00); //
 49a:	81 ef       	ldi	r24, 0xF1	; 241
 49c:	84 bd       	out	0x24, r24	; 36
	TCCR0B = (prescaller<<CS00);
 49e:	85 e0       	ldi	r24, 0x05	; 5
 4a0:	85 bd       	out	0x25, r24	; 37
	TIMSK0 |= (1<<OCIE0B) | (1<<OCIE0A) |(1<<TOIE0);
 4a2:	ee e6       	ldi	r30, 0x6E	; 110
 4a4:	f0 e0       	ldi	r31, 0x00	; 0
 4a6:	80 81       	ld	r24, Z
 4a8:	87 60       	ori	r24, 0x07	; 7
 4aa:	80 83       	st	Z, r24
 4ac:	08 95       	ret

Disassembly of section .text.Set_pwm_value:

00000468 <Set_pwm_value>:
}

void Set_pwm_value(short pin , uint16_t new_value){
	
		switch(pin)
 468:	85 30       	cpi	r24, 0x05	; 5
 46a:	91 05       	cpc	r25, r1
 46c:	19 f0       	breq	.+6      	; 0x474 <Set_pwm_value+0xc>
 46e:	06 97       	sbiw	r24, 0x06	; 6
 470:	41 f0       	breq	.+16     	; 0x482 <Set_pwm_value+0x1a>
 472:	08 95       	ret
		{
			case 5:OCR0[0] = 10+ (new_value);break;
 474:	66 5f       	subi	r22, 0xF6	; 246
 476:	7f 4f       	sbci	r23, 0xFF	; 255
 478:	70 93 29 01 	sts	0x0129, r23	; 0x800129 <OCR0+0x1>
 47c:	60 93 28 01 	sts	0x0128, r22	; 0x800128 <OCR0>
 480:	08 95       	ret
			case 6:OCR0[1] = 10+ (new_value);break;
 482:	66 5f       	subi	r22, 0xF6	; 246
 484:	7f 4f       	sbci	r23, 0xFF	; 255
 486:	70 93 2b 01 	sts	0x012B, r23	; 0x80012b <OCR0+0x3>
 48a:	60 93 2a 01 	sts	0x012A, r22	; 0x80012a <OCR0+0x2>
 48e:	08 95       	ret

Disassembly of section .text.libgcc.div:

000003a2 <__udivmodsi4>:
 3a2:	a1 e2       	ldi	r26, 0x21	; 33
 3a4:	1a 2e       	mov	r1, r26
 3a6:	aa 1b       	sub	r26, r26
 3a8:	bb 1b       	sub	r27, r27
 3aa:	fd 01       	movw	r30, r26
 3ac:	0d c0       	rjmp	.+26     	; 0x3c8 <__udivmodsi4_ep>

000003ae <__udivmodsi4_loop>:
 3ae:	aa 1f       	adc	r26, r26
 3b0:	bb 1f       	adc	r27, r27
 3b2:	ee 1f       	adc	r30, r30
 3b4:	ff 1f       	adc	r31, r31
 3b6:	a2 17       	cp	r26, r18
 3b8:	b3 07       	cpc	r27, r19
 3ba:	e4 07       	cpc	r30, r20
 3bc:	f5 07       	cpc	r31, r21
 3be:	20 f0       	brcs	.+8      	; 0x3c8 <__udivmodsi4_ep>
 3c0:	a2 1b       	sub	r26, r18
 3c2:	b3 0b       	sbc	r27, r19
 3c4:	e4 0b       	sbc	r30, r20
 3c6:	f5 0b       	sbc	r31, r21

000003c8 <__udivmodsi4_ep>:
 3c8:	66 1f       	adc	r22, r22
 3ca:	77 1f       	adc	r23, r23
 3cc:	88 1f       	adc	r24, r24
 3ce:	99 1f       	adc	r25, r25
 3d0:	1a 94       	dec	r1
 3d2:	69 f7       	brne	.-38     	; 0x3ae <__udivmodsi4_loop>
 3d4:	60 95       	com	r22
 3d6:	70 95       	com	r23
 3d8:	80 95       	com	r24
 3da:	90 95       	com	r25
 3dc:	9b 01       	movw	r18, r22
 3de:	ac 01       	movw	r20, r24
 3e0:	bd 01       	movw	r22, r26
 3e2:	cf 01       	movw	r24, r30
 3e4:	08 95       	ret

Disassembly of section .text.libgcc.mul:

000004ae <__umulhisi3>:
 4ae:	a2 9f       	mul	r26, r18
 4b0:	b0 01       	movw	r22, r0
 4b2:	b3 9f       	mul	r27, r19
 4b4:	c0 01       	movw	r24, r0
 4b6:	a3 9f       	mul	r26, r19
 4b8:	70 0d       	add	r23, r0
 4ba:	81 1d       	adc	r24, r1
 4bc:	11 24       	eor	r1, r1
 4be:	91 1d       	adc	r25, r1
 4c0:	b2 9f       	mul	r27, r18
 4c2:	70 0d       	add	r23, r0
 4c4:	81 1d       	adc	r24, r1
 4c6:	11 24       	eor	r1, r1
 4c8:	91 1d       	adc	r25, r1
 4ca:	08 95       	ret

Disassembly of section .text.libgcc.mul:

00000518 <__muluhisi3>:
 518:	0e 94 57 02 	call	0x4ae	; 0x4ae <__umulhisi3>
 51c:	a5 9f       	mul	r26, r21
 51e:	90 0d       	add	r25, r0
 520:	b4 9f       	mul	r27, r20
 522:	90 0d       	add	r25, r0
 524:	a4 9f       	mul	r26, r20
 526:	80 0d       	add	r24, r0
 528:	91 1d       	adc	r25, r1
 52a:	11 24       	eor	r1, r1
 52c:	08 95       	ret

Disassembly of section .text.__dummy_fini:

00000564 <_fini>:
 564:	08 95       	ret

Disassembly of section .text.__dummy_funcs_on_exit:

00000566 <__funcs_on_exit>:
 566:	08 95       	ret

Disassembly of section .text.__dummy_simulator_exit:

00000568 <__simulator_exit>:
 568:	08 95       	ret

Disassembly of section .text.exit:

0000052e <exit>:
 52e:	ec 01       	movw	r28, r24
 530:	0e 94 b3 02 	call	0x566	; 0x566 <__funcs_on_exit>
 534:	0e 94 b2 02 	call	0x564	; 0x564 <_fini>
 538:	ce 01       	movw	r24, r28
 53a:	0e 94 b4 02 	call	0x568	; 0x568 <__simulator_exit>
 53e:	ce 01       	movw	r24, r28
 540:	0e 94 b0 02 	call	0x560	; 0x560 <_Exit>

Disassembly of section .text._Exit:

00000560 <_Exit>:
 560:	0e 94 62 00 	call	0xc4	; 0xc4 <_exit>
