

================================================================
== Vitis HLS Report for 'p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3'
================================================================
* Date:           Tue Jun 25 13:53:36 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Layer_Norm.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.857 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      514|      514|  5.140 us|  5.140 us|  514|  514|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_275_3  |      512|      512|         2|          1|          1|   512|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      13|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      13|      77|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln275_fu_77_p2         |         +|   0|  0|  17|          10|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln275_fu_71_p2        |      icmp|   0|  0|  11|          10|          11|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  32|          22|          15|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1     |   9|          2|   10|         20|
    |k_fu_38                  |   9|          2|   10|         20|
    |store_temp10_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   23|         46|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |k_fu_38                  |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  13|   0|   13|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                                 Source Object                                |    C Type    |
+-----------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3|  return value|
|store_temp10_din             |  out|  256|     ap_fifo|                                                                  store_temp10|       pointer|
|store_temp10_num_data_valid  |   in|    5|     ap_fifo|                                                                  store_temp10|       pointer|
|store_temp10_fifo_cap        |   in|    5|     ap_fifo|                                                                  store_temp10|       pointer|
|store_temp10_full_n          |   in|    1|     ap_fifo|                                                                  store_temp10|       pointer|
|store_temp10_write           |  out|    1|     ap_fifo|                                                                  store_temp10|       pointer|
|ram_V_address0               |  out|    9|   ap_memory|                                                                         ram_V|         array|
|ram_V_ce0                    |  out|    1|   ap_memory|                                                                         ram_V|         array|
|ram_V_q0                     |   in|  256|   ap_memory|                                                                         ram_V|         array|
+-----------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+

