$date
	Sat Jun 14 21:01:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_demux_1x2 $end
$var wire 2 ! y [1:0] $end
$var reg 1 " a $end
$var reg 1 # s $end
$scope module DUT $end
$var wire 1 " a $end
$var wire 1 # s $end
$var wire 1 $ sn $end
$var wire 2 % y [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
1$
0#
0"
b0 !
$end
#10000
0$
1#
#20000
b1 !
b1 %
1$
0#
1"
#30000
0$
b10 !
b10 %
1#
#40000
