// Seed: 314633503
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input logic id_5,
    input logic id_6,
    output id_7,
    input logic id_8,
    output id_9
);
  logic id_10 = id_6 << 1;
endmodule
