
---------- Begin Simulation Statistics ----------
final_tick                                22312120000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    417                       # Simulator instruction rate (inst/s)
host_mem_usage                               10298408                       # Number of bytes of host memory used
host_op_rate                                      428                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 33309.52                       # Real time elapsed on the host
host_tick_rate                                 336889                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13904003                       # Number of instructions simulated
sim_ops                                      14272630                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011222                       # Number of seconds simulated
sim_ticks                                 11221617500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.370856                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   45825                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                66058                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1013                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5020                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             55258                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9413                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11698                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2285                       # Number of indirect misses.
system.cpu.branchPred.lookups                  103489                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18090                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1295                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      551907                       # Number of instructions committed
system.cpu.committedOps                        623405                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.495710                       # CPI: cycles per instruction
system.cpu.discardedOps                         14747                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             303817                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            145956                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            75262                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1669892                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.222434                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1013                       # number of quiesce instructions executed
system.cpu.numCycles                          2481214                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1013                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  350730     56.26%     56.26% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2417      0.39%     56.65% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::MemRead                 158434     25.41%     82.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite                111824     17.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   623405                       # Class of committed instruction
system.cpu.quiesceCycles                     15473374                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          811322                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          958                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2152                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              471315                       # Transaction distribution
system.membus.trans_dist::ReadResp             472186                       # Transaction distribution
system.membus.trans_dist::WriteReq             281673                       # Transaction distribution
system.membus.trans_dist::WriteResp            281673                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          530                       # Transaction distribution
system.membus.trans_dist::CleanEvict              415                       # Transaction distribution
system.membus.trans_dist::ReadExReq               331                       # Transaction distribution
system.membus.trans_dist::ReadExResp              331                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            224                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           647                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          499                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          499                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           53                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        22966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1485860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1485860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1509325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        95104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22555                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       127267                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     47547260                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     47547260                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47688863                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            754950                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000026                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005147                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  754930    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      20      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              754950                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2044794010                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20281500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              464609                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3932750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16676665                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2913441370                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1123750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5840156                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1460039                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7300195                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1460039                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5840156                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7300195                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7300195                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7300195                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     14600391                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       565248                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       565248                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       968554                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       968554                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          210                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        40992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        49184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2957314                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2981890                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3067604                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          330                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15906                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22555                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       655732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       786804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47316996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     47710212                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     48847767                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5214816375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             46.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          3405593                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          746                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   4210229508                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2665066000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     11680313                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4380117                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5840156                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     21900586                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5840156                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4380117                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10220274                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     11680313                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10220274                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10220274                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     32120860                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4380117                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10220274                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14600391                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4380117                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1506022                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5886139                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4380117                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14600391                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1506022                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20486530                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       470290                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       470290                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       272640                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       272640                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1466370                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1485860                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       524660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46923780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     47547260                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       925384                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       925384    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       925384                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2221757885                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2624079000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12702624                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3017960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1067736269                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     29200781                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     35040938                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1131977988                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     29200781                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     29233932                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     58434713                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1096937050                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     58434713                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     35040938                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1190412701                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     17039360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     48496644                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30277636                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48234500                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       532480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8382465                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       946177                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5435393                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2797435218                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1518440635                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5840156                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4321716009                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1600202823                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2698152561                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4298355384                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4397638041                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4216593196                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5840156                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8620071393                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14336                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15744                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14336                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14336                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          224                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          246                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1277534                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       125472                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1403006                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1277534                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1277534                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1277534                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       125472                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1403006                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29884420                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30159484                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        33920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     17039360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17482880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       466945                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             956                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              471246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          530                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       266240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             273170                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     17553619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2663111624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1506022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5452333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2687623598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3022737                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     29200781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1518440635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5840156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1460039                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1557964349                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3022737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     46754401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4181552258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5840156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1460039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1506022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5452333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4245587947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    733151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000358743750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          566                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          566                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              844629                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             290893                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      471246                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     273170                       # Number of write requests accepted
system.mem_ctrls.readBursts                    471246                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   273170                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     35                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17073                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15473506910                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2356055000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27842795660                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32837.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59087.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       755                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   439581                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  254339                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                471244                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               273170                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  410881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2026                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        50470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.951179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   872.385551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.480020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1151      2.28%      2.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1128      2.23%      4.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          658      1.30%      5.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          865      1.71%      7.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1035      2.05%      9.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          653      1.29%     10.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          675      1.34%     12.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          899      1.78%     14.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43406     86.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        50470                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     832.533569                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1018.411886                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           306     54.06%     54.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.18%     54.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.18%     54.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.18%     54.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           70     12.37%     66.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.18%     67.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.35%     67.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          177     31.27%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.18%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.35%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.18%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.18%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            1      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           566                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     482.637809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    118.902387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    498.225600                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            285     50.35%     50.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             7      1.24%     51.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      0.53%     52.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.18%     52.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.53%     52.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      0.71%     53.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.35%     53.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.18%     54.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.18%     54.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.18%     54.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.18%     54.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           23      4.06%     58.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          234     41.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           566                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30157504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17483072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30159484                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17482880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2687.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1557.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2687.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1557.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11221617625                       # Total gap between requests
system.mem_ctrls.avgGap                      15074.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29882244                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        35072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     17038400                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 17553619.164082184434                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2662917712.174737930298                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1506021.747756061144                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5446630.131529612467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3125396.138301809318                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 29200781.438148289919                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1518355085.619341611862                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5840156.287629658356                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1460039.071907414589                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       466945                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          956                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          530                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       266240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    219930165                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27562512915                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     20388495                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     39964085                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5009083505                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4807300420                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 212029767265                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1008486495                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     62805750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     71405.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59027.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     76937.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41803.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9451100.95                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    938925.86                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    796385.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    984850.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    245334.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         24908094.000000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         17383934.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        857091393.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       379664412.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     107440256.700005                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     228742489.987502                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     52374321.900000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1667604903.487491                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        148.606465                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2645006475                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    607110000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7972783525                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2026                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1013                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9547144.496545                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2631798.937409                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1013    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       166375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     13870250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1013                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12640862625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9671257375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       220274                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           220274                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       220274                       # number of overall hits
system.cpu.icache.overall_hits::total          220274                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          224                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            224                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          224                       # number of overall misses
system.cpu.icache.overall_misses::total           224                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9716250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9716250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9716250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9716250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       220498                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       220498                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       220498                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       220498                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001016                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43376.116071                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43376.116071                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43376.116071                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43376.116071                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          224                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          224                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          224                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          224                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9367625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9367625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9367625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9367625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001016                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41819.754464                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41819.754464                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41819.754464                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41819.754464                       # average overall mshr miss latency
system.cpu.icache.replacements                     51                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       220274                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          220274                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          224                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           224                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9716250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9716250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       220498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       220498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43376.116071                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43376.116071                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          224                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          224                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9367625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9367625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41819.754464                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41819.754464                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           432.286907                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               82975                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                51                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1626.960784                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   432.286907                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.844310                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.844310                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          419                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            441220                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           441220                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       261177                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           261177                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       261177                       # number of overall hits
system.cpu.dcache.overall_hits::total          261177                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1277                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1277                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1277                       # number of overall misses
system.cpu.dcache.overall_misses::total          1277                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     95602250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     95602250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     95602250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     95602250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       262454                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       262454                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       262454                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       262454                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004866                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004866                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004866                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004866                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74864.722005                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74864.722005                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74864.722005                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74864.722005                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          530                       # number of writebacks
system.cpu.dcache.writebacks::total               530                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          299                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          299                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          299                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          299                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          978                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          978                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          978                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          978                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10058                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10058                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     72131000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     72131000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     72131000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     72131000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22246750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22246750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003726                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003726                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003726                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003726                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73753.578732                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73753.578732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73753.578732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73753.578732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2211.846292                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2211.846292                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    894                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       159413                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          159413                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          647                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           647                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     48199375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     48199375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       160060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       160060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004042                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004042                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74496.715611                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74496.715611                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          647                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          647                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1025                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1025                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     47181875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     47181875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22246750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22246750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004042                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004042                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72924.072643                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72924.072643                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21704.146341                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21704.146341                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       101764                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         101764                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          630                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          630                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     47402875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     47402875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       102394                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       102394                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006153                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006153                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75242.658730                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75242.658730                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          299                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          299                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9033                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9033                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     24949125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24949125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003233                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003233                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        75375                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        75375                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           490.125219                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              296286                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               894                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            331.416107                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   490.125219                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.957276                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.957276                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          336                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           66                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1050794                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1050794                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22312120000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                22312206250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    417                       # Simulator instruction rate (inst/s)
host_mem_usage                               10298408                       # Number of bytes of host memory used
host_op_rate                                      428                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 33309.61                       # Real time elapsed on the host
host_tick_rate                                 336891                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13904012                       # Number of instructions simulated
sim_ops                                      14272645                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011222                       # Number of seconds simulated
sim_ticks                                 11221703750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.369683                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   45827                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                66062                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1014                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5022                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             55258                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9413                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11698                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2285                       # Number of indirect misses.
system.cpu.branchPred.lookups                  103495                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18092                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1295                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      551916                       # Number of instructions committed
system.cpu.committedOps                        623420                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.495887                       # CPI: cycles per instruction
system.cpu.discardedOps                         14754                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             303834                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            145956                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            75265                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1669986                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.222426                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1013                       # number of quiesce instructions executed
system.cpu.numCycles                          2481352                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1013                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  350738     56.26%     56.26% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2417      0.39%     56.65% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::MemRead                 158440     25.41%     82.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite                111824     17.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   623420                       # Class of committed instruction
system.cpu.quiesceCycles                     15473374                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          811366                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          959                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2154                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              471315                       # Transaction distribution
system.membus.trans_dist::ReadResp             472187                       # Transaction distribution
system.membus.trans_dist::WriteReq             281673                       # Transaction distribution
system.membus.trans_dist::WriteResp            281673                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          531                       # Transaction distribution
system.membus.trans_dist::CleanEvict              415                       # Transaction distribution
system.membus.trans_dist::ReadExReq               331                       # Transaction distribution
system.membus.trans_dist::ReadExResp              331                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            224                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           648                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          499                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          499                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           53                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        22969                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1485860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1485860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1509328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        95232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22555                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       127395                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     47547260                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     47547260                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47688991                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            754951                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000026                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005147                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  754931    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      20      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              754951                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2044801385                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20281500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              464609                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3932750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16682415                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2913441370                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1123750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5840111                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1460028                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7300139                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1460028                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5840111                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7300139                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7300139                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7300139                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     14600279                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       565248                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       565248                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       968554                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       968554                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          210                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        40992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        49184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2957314                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2981890                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3067604                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          330                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15906                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22555                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       655732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       786804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47316996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     47710212                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     48847767                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5214816375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             46.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          3405593                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          746                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   4210229508                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2665066000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     11680223                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4380084                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5840111                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     21900418                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5840111                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4380084                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10220195                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     11680223                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10220195                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10220195                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     32120613                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4380084                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10220195                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14600279                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4380084                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1506010                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5886094                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4380084                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14600279                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1506010                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20486372                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       470290                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       470290                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       272640                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       272640                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1466370                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1485860                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       524660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46923780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     47547260                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       925384                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       925384    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       925384                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2221757885                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2624079000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12702624                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3017960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1067728062                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     29200557                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     35040668                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1131969288                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     29200557                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     29233707                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     58434264                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1096928619                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     58434264                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     35040668                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1190403552                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     17039360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     48496644                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30277636                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48234500                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       532480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8382465                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       946177                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5435393                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2797413717                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1518428964                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5840111                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4321682793                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1600190524                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2698131823                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4298322347                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4397604241                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4216560787                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5840111                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8620005140                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14336                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15744                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14336                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14336                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          224                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          246                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1277524                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       125471                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1402996                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1277524                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1277524                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1277524                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       125471                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1402996                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29884420                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30159548                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        33984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     17039360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17482944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       466945                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              471247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          531                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       266240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             273171                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     17553484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2663091155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1506010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5457995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2687608644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3028417                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     29200557                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1518428964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5840111                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1460028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1557958077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3028417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     46754041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4181520119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5840111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1460028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1506010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5457995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4245566722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    733151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000358743750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          566                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          566                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              844632                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             290893                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      471247                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     273171                       # Number of write requests accepted
system.mem_ctrls.readBursts                    471247                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   273171                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     35                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17073                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15473506910                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2356060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27842821910                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32837.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59087.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       755                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   439582                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  254339                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                471245                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               273171                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  410881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2026                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        50470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.951179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   872.385551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.480020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1151      2.28%      2.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1128      2.23%      4.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          658      1.30%      5.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          865      1.71%      7.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1035      2.05%      9.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          653      1.29%     10.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          675      1.34%     12.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          899      1.78%     14.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43406     86.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        50470                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     832.533569                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1018.411886                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           306     54.06%     54.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.18%     54.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.18%     54.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.18%     54.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           70     12.37%     66.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.18%     67.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.35%     67.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          177     31.27%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.18%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.35%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.18%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.18%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            1      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           566                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     482.637809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    118.902387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    498.225600                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            285     50.35%     50.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             7      1.24%     51.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      0.53%     52.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.18%     52.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.53%     52.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      0.71%     53.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.35%     53.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.18%     54.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.18%     54.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.18%     54.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.18%     54.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           23      4.06%     58.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          234     41.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           566                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30157568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17483072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30159548                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17482944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2687.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1557.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2687.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1557.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11221879500                       # Total gap between requests
system.mem_ctrls.avgGap                      15074.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29882244                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        35072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     17038400                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 17553484.246988788247                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2662897244.992766857147                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1506010.172474924009                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5452291.502526967786                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3125372.116511274129                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 29200557.000981248915                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1518343415.544186115265                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5840111.400196249597                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1460027.850049062399                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       466945                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          957                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          531                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       266240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    219930165                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27562512915                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     20388495                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     39990335                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5009083505                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4807300420                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 212029767265                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1008486495                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     62805750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     71405.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59027.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     76937.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41787.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9433302.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    938925.86                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    796385.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    984850.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    245334.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         24908094.000000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         17383934.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        857093212.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       379664412.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     107440256.700005                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     228744821.325002                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     52374321.900000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1667609053.574991                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        148.605692                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2645006475                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    607110000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7972869775                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2026                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1013                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9547144.496545                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2631798.937409                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1013    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       166375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     13870250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1013                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12640948875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9671257375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       220286                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           220286                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       220286                       # number of overall hits
system.cpu.icache.overall_hits::total          220286                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          224                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            224                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          224                       # number of overall misses
system.cpu.icache.overall_misses::total           224                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9716250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9716250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9716250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9716250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       220510                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       220510                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       220510                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       220510                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001016                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43376.116071                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43376.116071                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43376.116071                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43376.116071                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          224                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          224                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          224                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          224                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9367625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9367625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9367625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9367625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001016                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41819.754464                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41819.754464                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41819.754464                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41819.754464                       # average overall mshr miss latency
system.cpu.icache.replacements                     51                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       220286                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          220286                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          224                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           224                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9716250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9716250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       220510                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       220510                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43376.116071                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43376.116071                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          224                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          224                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9367625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9367625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41819.754464                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41819.754464                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           432.287005                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4230700                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               496                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8529.637097                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   432.287005                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.844311                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.844311                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          419                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            441244                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           441244                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       261181                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           261181                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       261181                       # number of overall hits
system.cpu.dcache.overall_hits::total          261181                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1278                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1278                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1278                       # number of overall misses
system.cpu.dcache.overall_misses::total          1278                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     95662875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     95662875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     95662875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     95662875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       262459                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       262459                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       262459                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       262459                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004869                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004869                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004869                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004869                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74853.579812                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74853.579812                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74853.579812                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74853.579812                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          531                       # number of writebacks
system.cpu.dcache.writebacks::total               531                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          299                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          299                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          299                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          299                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          979                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          979                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          979                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          979                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10058                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10058                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     72190125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     72190125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     72190125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     72190125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22246750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22246750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003730                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003730                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003730                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003730                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73738.636364                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73738.636364                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73738.636364                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73738.636364                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2211.846292                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2211.846292                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    895                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       159417                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          159417                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          648                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           648                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     48260000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     48260000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       160065                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       160065                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004048                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004048                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74475.308642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74475.308642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          648                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          648                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1025                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1025                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     47241000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     47241000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22246750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22246750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004048                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004048                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72902.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72902.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21704.146341                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21704.146341                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       101764                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         101764                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          630                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          630                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     47402875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     47402875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       102394                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       102394                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006153                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006153                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75242.658730                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75242.658730                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          299                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          299                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9033                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9033                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     24949125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24949125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003233                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003233                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        75375                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        75375                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           490.125372                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              544100                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1405                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            387.259786                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   490.125372                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.957276                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.957276                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          336                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           66                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1050815                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1050815                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22312206250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
