{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {
    "pycharm": {
     "name": "#%%\n"
    }
   },
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2023-02-20 13:56:43.856454: I tensorflow/core/platform/cpu_feature_guard.cc:193] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  AVX2 AVX512F FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n",
      "2023-02-20 13:56:43.961697: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcudart.so.11.0'; dlerror: libcudart.so.11.0: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: \n",
      "2023-02-20 13:56:43.961712: I tensorflow/compiler/xla/stream_executor/cuda/cudart_stub.cc:29] Ignore above cudart dlerror if you do not have a GPU set up on your machine.\n",
      "2023-02-20 13:56:44.489698: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libnvinfer.so.7'; dlerror: libnvinfer.so.7: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: \n",
      "2023-02-20 13:56:44.489743: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libnvinfer_plugin.so.7'; dlerror: libnvinfer_plugin.so.7: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: \n",
      "2023-02-20 13:56:44.489748: W tensorflow/compiler/tf2tensorrt/utils/py_utils.cc:38] TF-TRT Warning: Cannot dlopen some TensorRT libraries. If you would like to use Nvidia GPU with TensorRT, please make sure the missing libraries mentioned above are installed properly.\n"
     ]
    }
   ],
   "source": [
    "import tensorflow as tf\n",
    "from tensorflow import keras\n",
    "import pandas as pd\n",
    "import numpy as np\n",
    "from sklearn.model_selection import train_test_split\n",
    "from tensorflow.python.client import device_lib\n",
    "from tensorflow.keras.models import Model\n",
    "\n",
    "# Make numpy values easier to read.\n",
    "np.set_printoptions(precision=3, suppress=True,threshold=np.inf)\n",
    "pd.options.display.max_rows = 999"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {
    "pycharm": {
     "name": "#%%\n"
    }
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "(370515, 36)\n",
      "(123505, 36)\n",
      "(370515, 6, 6)\n",
      "(123505, 6, 6)\n"
     ]
    }
   ],
   "source": [
    "from sklearn.preprocessing import StandardScaler\n",
    "from sklearn.decomposition import PCA\n",
    "\n",
    "df = pd.read_csv(\"kddcup99_csv.csv\")\n",
    "col2encode = [\"protocol_type\",\"service\",\"flag\"]\n",
    "ohe_col = pd.get_dummies(df[col2encode],columns=col2encode)\n",
    "df = df.drop(columns=col2encode)\n",
    "df_ohe = pd.concat([df,ohe_col],axis=1)\n",
    "\n",
    "attack_values = pd.unique(df_ohe[\"label\"].values.ravel())\n",
    "attack_values = attack_values[1:] ## Remove \"normal\" as it is not an attack\n",
    "\n",
    "### Create a dict to remap attack to True and normal to False\n",
    "d_attack = {\"normal\":False}\n",
    "for a in attack_values:\n",
    "    d_attack.update({a:True})\n",
    "\n",
    "label = df_ohe[\"label\"].map(d_attack)\n",
    "df_ohe = df_ohe.drop(columns=\"label\",axis=1)\n",
    "\n",
    "X_train, X_test, y_train, y_test = train_test_split(df_ohe, label, test_size=0.25, random_state=42)\n",
    "\n",
    "scaler = StandardScaler()\n",
    "scaler.fit(X_train)\n",
    "X_sc_train = scaler.transform(X_train)\n",
    "X_sc_test = scaler.transform(X_test)\n",
    "\n",
    "NCOMPONENTS = 36\n",
    "\n",
    "pca = PCA(n_components=NCOMPONENTS)\n",
    "X_pca_train = pca.fit_transform(X_sc_train)\n",
    "X_pca_test = pca.transform(X_sc_test)\n",
    "\n",
    "print(X_pca_train.shape)\n",
    "print(X_pca_test.shape)\n",
    "\n",
    "X_pca_train  = X_pca_train.reshape(370515,6,6)\n",
    "X_pca_test  = X_pca_test.reshape(123505,6,6)\n",
    "\n",
    "print(X_pca_train.shape)\n",
    "print(X_pca_test.shape)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {
    "pycharm": {
     "name": "#%%\n"
    }
   },
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2023-02-20 13:56:53.782094: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcudart.so.11.0'; dlerror: libcudart.so.11.0: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: \n",
      "2023-02-20 13:56:53.782154: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcublas.so.11'; dlerror: libcublas.so.11: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: \n",
      "2023-02-20 13:56:53.782183: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcublasLt.so.11'; dlerror: libcublasLt.so.11: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: \n",
      "2023-02-20 13:56:53.782210: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcufft.so.10'; dlerror: libcufft.so.10: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: \n",
      "2023-02-20 13:56:53.782241: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcurand.so.10'; dlerror: libcurand.so.10: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: \n",
      "2023-02-20 13:56:53.782267: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcusolver.so.11'; dlerror: libcusolver.so.11: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: \n",
      "2023-02-20 13:56:53.782293: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcusparse.so.11'; dlerror: libcusparse.so.11: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: \n",
      "2023-02-20 13:56:53.782320: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcudnn.so.8'; dlerror: libcudnn.so.8: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: \n",
      "2023-02-20 13:56:53.782330: W tensorflow/core/common_runtime/gpu/gpu_device.cc:1934] Cannot dlopen some GPU libraries. Please make sure the missing libraries mentioned above are installed properly if you would like to use GPU. Follow the guide at https://www.tensorflow.org/install/gpu for how to download and setup the required libraries for your platform.\n",
      "Skipping registering GPU devices...\n",
      "2023-02-20 13:56:53.782589: I tensorflow/core/platform/cpu_feature_guard.cc:193] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  AVX2 AVX512F FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING:tensorflow:From /home/bertelem/Documents/env_python3/lib/python3.7/site-packages/tensorflow/python/autograph/pyct/static_analysis/liveness.py:83: Analyzer.lamba_check (from tensorflow.python.autograph.pyct.static_analysis.liveness) is deprecated and will be removed after 2023-09-23.\n",
      "Instructions for updating:\n",
      "Lambda fuctions will be no more assumed to be used in the statement where they are used, or at least in the same block. https://github.com/tensorflow/tensorflow/issues/56089\n",
      "Model: \"qkeras\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " input_1 (InputLayer)        [(None, 6, 6, 1)]         0         \n",
      "                                                                 \n",
      " fused_convbn (QConv2DBatchn  (None, 4, 4, 8)          113       \n",
      " orm)                                                            \n",
      "                                                                 \n",
      " conv_act1 (QActivation)     (None, 4, 4, 8)           0         \n",
      "                                                                 \n",
      " pool (MaxPooling2D)         (None, 2, 2, 8)           0         \n",
      "                                                                 \n",
      " flatten (Flatten)           (None, 32)                0         \n",
      "                                                                 \n",
      " bn_dense (BatchNormalizatio  (None, 32)               128       \n",
      " n)                                                              \n",
      "                                                                 \n",
      " output_dense (Dense)        (None, 1)                 33        \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 274\n",
      "Trainable params: 193\n",
      "Non-trainable params: 81\n",
      "_________________________________________________________________\n"
     ]
    }
   ],
   "source": [
    "\n",
    "from keras import Input\n",
    "from keras.regularizers import l1\n",
    "from keras.layers import MaxPooling2D, Flatten, BatchNormalization, Dense\n",
    "from qkeras import QConv2DBatchnorm, QActivation, QDense\n",
    "\n",
    "x = x_in = Input(shape=(6,6,1))\n",
    "\n",
    "x = QConv2DBatchnorm(32, kernel_size=(3,3), strides=(1,1),\n",
    "                     kernel_quantizer=\"quantized_bits(6,0,alpha=1)\",\n",
    "                     bias_quantizer=\"quantized_bits(6,0,alpha=1)\",\n",
    "                     kernel_initializer='lecun_uniform', kernel_regularizer=l1(0.0001), use_bias=True,\n",
    "                     name='fused_convbn')(x)\n",
    "x = QActivation('quantized_relu(6)',name='conv_act1')(x)\n",
    "x = MaxPooling2D(pool_size = (2,2),name='pool')(x)\n",
    "x = Flatten()(x)\n",
    "x = BatchNormalization(name='bn_dense')(x)\n",
    "x_out = Dense(1,\n",
    "           name='output_dense')(x)\n",
    "#x_out = Activation('softmax',name='output_softmax')(x)\n",
    "model = Model(inputs=[x_in], outputs=[x_out], name='qkeras')\n",
    "\n",
    "model.summary()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {
    "pycharm": {
     "name": "#%%\n"
    }
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "5790/5790 [==============================] - 32s 5ms/step - loss: 0.3319 - accuracy: 0.9717 - val_loss: 0.1957 - val_accuracy: 0.9818\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "<keras.callbacks.History at 0x7f837c776278>"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "model.compile(\n",
    "    optimizer=keras.optimizers.Adam(learning_rate=1e-3),\n",
    "    loss=keras.losses.BinaryCrossentropy(),\n",
    "    metrics =['accuracy']\n",
    ")\n",
    "\n",
    "model.fit(X_pca_train, y_train, batch_size=64, epochs=10,validation_data=(X_pca_test,y_test))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {
    "pycharm": {
     "name": "#%%\n"
    }
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Evaluate on test data\n",
      "3860/3860 [==============================] - 10s 3ms/step - loss: 0.1957 - accuracy: 0.9818\n",
      "test acc: [0.19567687809467316, 0.9817901849746704]\n"
     ]
    }
   ],
   "source": [
    "print(\"Evaluate on test data\")\n",
    "results = model.evaluate(X_pca_test, y_test)\n",
    "print(\"test acc:\", results)\n",
    "#model.save(\"model3\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "from tensorflow_model_optimization.sparsity.keras import strip_pruning\n",
    "from tensorflow_model_optimization.python.core.sparsity.keras import pruning_wrapper\n",
    "from qkeras.utils import _add_supported_quantized_objects\n",
    "\n",
    "co = {}\n",
    "_add_supported_quantized_objects(co)\n",
    "co['PruneLowMagnitude'] = pruning_wrapper.PruneLowMagnitude\n",
    "\n",
    "qmodel  = strip_pruning(model)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: Input\n",
      "Layer name: fused_convbn, layer type: QConv2DBatchnorm\n",
      "Layer name: conv_act1, layer type: QActivation\n",
      "Layer name: pool, layer type: MaxPooling2D\n",
      "Layer name: bn_dense, layer type: BatchNormalization\n",
      "Layer name: output_dense, layer type: Dense\n",
      "  -> Activation (linear), layer name: output_dense\n",
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 6, 6, 1]], output shape: [None, 6, 6, 1]\n",
      "Layer name: fused_convbn, layer type: QConv2DBatchnorm, input shapes: [[None, 6, 6, 1]], output shape: [None, 4, 4, 8]\n",
      "Layer name: conv_act1, layer type: Activation, input shapes: [[None, 4, 4, 8]], output shape: [None, 4, 4, 8]\n",
      "Layer name: pool, layer type: MaxPooling2D, input shapes: [[None, 4, 4, 8]], output shape: [None, 2, 2, 8]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 2, 2, 8]], output shape: [None, 32]\n",
      "Layer name: bn_dense, layer type: BatchNormalization, input shapes: [[None, 32]], output shape: [None, 32]\n",
      "Layer name: output_dense, layer type: Dense, input shapes: [[None, 32]], output shape: [None, 1]\n",
      "Creating HLS model\n",
      "Writing HLS project\n",
      "WARNING:tensorflow:Compiled the loaded model, but the compiled metrics have yet to be built. `model.compile_metrics` will be empty until you train or evaluate the model.\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/bertelem/Documents/env_python3/lib/python3.7/site-packages/hls4ml/converters/__init__.py:16: UserWarning: WARNING: Pytorch converter is not enabled!\n",
      "  warnings.warn(\"WARNING: Pytorch converter is not enabled!\")\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Done\n"
     ]
    }
   ],
   "source": [
    "import hls4ml\n",
    "import plotting\n",
    "import os\n",
    "\n",
    "os.environ['PATH'] = '/opt/Xilinx/Vivado/2019.2/bin:' + os.environ['PATH']\n",
    "\n",
    "# Then the QKeras model\n",
    "hls4ml.model.optimizer.OutputRoundingSaturationMode.layers = ['Activation']\n",
    "hls4ml.model.optimizer.OutputRoundingSaturationMode.rounding_mode = 'AP_RND'\n",
    "hls4ml.model.optimizer.OutputRoundingSaturationMode.saturation_mode = 'AP_SAT'\n",
    "\n",
    "hls_config_q = hls4ml.utils.config_from_keras_model(qmodel, granularity='name')\n",
    "hls_config_q['Model']['ReuseFactor'] = 1\n",
    "hls_config_q['Model']['Precision'] = 'ap_fixed<6,0>'\n",
    "  \n",
    "cfg_q = hls4ml.converters.create_config(backend='Vivado')\n",
    "cfg_q['IOType']     = 'io_stream' # Must set this if using CNNs!\n",
    "cfg_q['HLSConfig']  = hls_config_q\n",
    "cfg_q['KerasModel'] = qmodel\n",
    "cfg_q['OutputDir']  = 'quantized_pruned_cnn/'\n",
    "cfg_q['XilinxPart'] = 'xc7z020clg484-1'\n",
    "  \n",
    "hls_model_q = hls4ml.converters.keras_to_hls(cfg_q)\n",
    "hls_model_q.compile()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'bertelem' on host 'tdell5823.ensieta.ecole' (Linux_x86_64 version 4.19.0-22-amd64) on Mon Feb 20 13:57:43 CET 2023\n",
      "INFO: [HLS 200-10] On os Debian GNU/Linux 10 (buster)\n",
      "INFO: [HLS 200-10] In directory '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-10] Creating and opening project '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1'.\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 60.\n",
      "INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9\n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2\n",
      "WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9\n",
      "WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:79:9\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:60:68\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:60:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:76:71\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:76:75\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:67\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:71\n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:35:2\n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:36:5\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 12 issue(s) in file firmware/myproject.cpp\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 940.711 ; gain = 526.004 ; free physical = 25965 ; free virtual = 28200\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 940.711 ; gain = 526.004 ; free physical = 25965 ; free virtual = 28200\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'void nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>(hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LinearPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:45) in function 'void nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, linear_config9>(hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:229) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:220) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:224).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:235).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:285).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, linear_config3>' (firmware/nnet_utils/nnet_activation_stream.h:47).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:277).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:85).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, linear_config3>' (firmware/nnet_utils/nnet_activation_stream.h:47).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:70).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:224).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:235).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:195).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' (firmware/nnet_utils/nnet_batchnorm_stream.h:63).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, config5>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:195).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:238).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:251).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' (firmware/nnet_utils/nnet_batchnorm_stream.h:46).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:48).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' (firmware/nnet_utils/nnet_batchnorm_stream.h:63).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' (firmware/nnet_utils/nnet_batchnorm_stream.h:63).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:22).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:62).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, linear_config9>' (firmware/nnet_utils/nnet_activation_stream.h:47).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, linear_config9>' (firmware/nnet_utils/nnet_activation_stream.h:47).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 946.184 ; gain = 531.477 ; free physical = 25855 ; free virtual = 28110\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:53) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:22->firmware/nnet_utils/nnet_pooling_stream.h:195->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1068.711 ; gain = 654.004 ; free physical = 25800 ; free virtual = 28060\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 48-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) into a 128-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:52) into a 192-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:42) into a 48-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:42) into a 16-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 16-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:265) into a 48-bit variable.\n",
      "WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>'.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:234) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:186) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BatchNormLoop' (firmware/nnet_utils/nnet_batchnorm_stream.h:48) in function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LinearActLoop' (firmware/nnet_utils/nnet_activation_stream.h:38) in function 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, linear_config3>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:79) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:15:50).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:188:82).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:188:75).\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:188) because its parent loop or function is pipelined.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:186) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:190) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:55) in function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LinearPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:45) in function 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, linear_config3>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:283) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:220) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:227) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:188) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:191) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:200) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:202) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:229) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:188) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:200) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3.\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:62) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:66) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:70) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:74) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:58) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:78) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:26) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'input_1.V.data.V' (firmware/myproject.cpp:25) .\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:172) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's7.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b7.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_dense_stream.h:38) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b8.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:217) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:217) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:62) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:66) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:70) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:74) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:58) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:78) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:26) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'input_1.V.data.V' (firmware/myproject.cpp:25) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:217) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:217) in dimension 2 completely.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:53) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:22->firmware/nnet_utils/nnet_pooling_stream.h:195->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 8 process function(s): \n",
      "\t 'Block__proc'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>'\n",
      "\t 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, linear_config3>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>'\n",
      "\t 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, linear_config9>'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>'... converting 25 basic blocks.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:86:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:20:1)...32 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:45:5)...73 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1072.746 ; gain = 658.039 ; free physical = 25744 ; free virtual = 28011\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:233:80) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:78:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>'.\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, config5>' to 'shift_line_buffer<array<ap_ufixed,8u>,config5>' (firmware/nnet_utils/nnet_conv_stream.h:214:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' to 'shift_line_buffer<array<ap_fixed,1u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:214:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config4>' to 'relu<array,array<ap_ufixed,8u>,relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' to 'pooling2d_cl<array,array<ap_fixed,8u>,config5>' (firmware/nnet_utils/nnet_pooling_stream.h:86:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' to 'normalize<array,array<ap_fixed,32u>,config7>' (firmware/nnet_utils/nnet_batchnorm_stream.h:48:148)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, linear_config3>' to 'linear<array,array<ap_fixed,8u>,linear_config3>' (firmware/nnet_utils/nnet_activation_stream.h:38:70)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, linear_config9>' to 'linear<array,array<ap_fixed,1u>,linear_config9>' (firmware/nnet_utils/nnet_activation_stream.h:38:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>' (firmware/nnet_utils/nnet_dense_stream.h:20:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8>' (firmware/nnet_utils/nnet_dense_stream.h:41:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' to 'conv_2d_cl<array,array<ap_fixed,8u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:45:5)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1133.906 ; gain = 719.199 ; free physical = 25649 ; free virtual = 27912\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed,1u>,config2>' to 'shift_line_buffer_array_ap_fixed_1u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,8u>,config2>' to 'conv_2d_cl_array_array_ap_fixed_8u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'linear<array,array<ap_fixed,8u>,linear_config3>' to 'linear_array_array_ap_fixed_8u_linear_config3_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_ufixed,8u>,relu_config4>' to 'relu_array_array_ap_ufixed_8u_relu_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed,8u>,config5>' to 'shift_line_buffer_array_ap_ufixed_8u_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed,8u>,config5>' to 'pooling2d_cl_array_array_ap_fixed_8u_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array,array<ap_fixed,32u>,config7>' to 'normalize_array_array_ap_fixed_32u_config7_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8>' to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'linear<array,array<ap_fixed,1u>,linear_config9>' to 'linear_array_array_ap_fixed_1u_linear_config9_s'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Block_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 26.02 seconds; current allocated memory: 429.910 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 429.954 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_1u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed,1u>,config2>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 430.053 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 430.162 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_8u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.06475ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_array_ap_fixed_8u_config2_s' consists of the following:\n",
      "\t'load' operation ('sX_1_loc_1_load', firmware/nnet_utils/nnet_conv_stream.h:308->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) on local variable 'sX_1_loc_1' [384]  (0 ns)\n",
      "\t'add' operation ('add_ln308', firmware/nnet_utils/nnet_conv_stream.h:308->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) [387]  (2.55 ns)\n",
      "\t'select' operation ('select_ln308', firmware/nnet_utils/nnet_conv_stream.h:308->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) [388]  (0.698 ns)\n",
      "\t'store' operation ('sX_1_loc_1_write_ln308', firmware/nnet_utils/nnet_conv_stream.h:308->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) of variable 'select_ln308', firmware/nnet_utils/nnet_conv_stream.h:308->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103 on local variable 'sX_1_loc_1' [390]  (1.81 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 432.000 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 433.793 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'linear_array_array_ap_fixed_8u_linear_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'LinearActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 434.028 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 434.330 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_ufixed_8u_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 434.491 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 434.915 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_8u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed,8u>,config5>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 435.144 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 435.416 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_8u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_8u_config5_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between 'store' operation ('sX_write_ln218', firmware/nnet_utils/nnet_pooling_stream.h:218->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) of variable 'select_ln218', firmware/nnet_utils/nnet_pooling_stream.h:218->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251 on static variable 'sX' and 'load' operation ('sX_load', firmware/nnet_utils/nnet_pooling_stream.h:185->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) on static variable 'sX'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_array_ap_fixed_8u_config5_s' consists of the following:\n",
      "\t'icmp' operation ('icmp_ln203', firmware/nnet_utils/nnet_pooling_stream.h:203->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) [230]  (2.47 ns)\n",
      "\tblocking operation 1.96 ns on control path)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 436.113 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 437.093 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_array_ap_fixed_32u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'BatchNormLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 437.940 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 439.291 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (4.52ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' consists of the following:\n",
      "\twire read on port 'data_19_V_read' (firmware/nnet_utils/nnet_dense_stream.h:14) [45]  (0 ns)\n",
      "\t'mul' operation ('mul_ln1118_23', firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_dense_stream.h:22) [144]  (4.52 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 440.187 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 441.086 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 441.383 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 442.159 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'linear_array_array_ap_fixed_1u_linear_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'linear<array,array<ap_fixed,1u>,linear_config9>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 442.269 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 442.345 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 442.773 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 445.158 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 445.565 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_1u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_buffer_Array_V_0_0' to 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_buffer_Array_V_1181_0' to 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_buffercud' due to the length limit 60\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_1u_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 446.182 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_8u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1182' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_5ns_15s_15_2_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_5s_15s_15_2_1': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_6ns_15s_15_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_6s_15s_15_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_8u_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 449.398 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'linear_array_array_ap_fixed_8u_linear_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_array_array_ap_fixed_8u_linear_config3_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 456.944 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_ufixed_8u_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_ufixed_8u_relu_config4_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 458.075 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_8u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffer_Array_V_1_0_0' to 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffer_Array_V_1_0_1' to 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffeeOg' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffer_Array_V_1_0_2' to 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffefYi' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffer_Array_V_1_0_3' to 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffeg8j' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffer_Array_V_1_0_4' to 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffehbi' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffer_Array_V_1_0_5' to 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffeibs' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffer_Array_V_1_0_6' to 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffejbC' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffer_Array_V_1_0_7' to 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffekbM' due to the length limit 60\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_8u_config5_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 461.890 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_8u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_8u_config5_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 465.780 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_array_ap_fixed_32u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_13ns_20_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_16ns_20_2_1': 7 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_325_16_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 14 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_array_ap_fixed_32u_config7_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 471.437 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_11ns_6s_16_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 475.835 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 481.401 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'linear_array_array_ap_fixed_1u_linear_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_array_array_ap_fixed_1u_linear_config9_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 482.729 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_0_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_0_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0' to 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configlbW' due to the length limit 60\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 485.852 MB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 197.44 MHz\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_5ns_15s_15_2_1_MulnS_0'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_5s_15s_15_2_1_MulnS_1'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_6s_15s_15_2_1_MulnS_2'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_6ns_15s_15_2_1_MulnS_3'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_16ns_20_2_1_MulnS_4'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_13ns_20_2_1_MulnS_5'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_11ns_6s_16_2_1_MulnS_6'\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_0_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_1_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_2_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_3_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_4_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_5_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_6_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_7_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_4_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_5_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_6_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_7_V_U(fifo_w6_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_array_array_ap_fixed_8u_linear_config3_U0_U(start_for_linear_array_array_ap_fixed_8u_linear_config3_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_ufixed_8u_relu_config4_U0_U(start_for_relu_array_array_ap_ufixed_8u_relu_config4_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_8u_config5_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_8u_config5_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_array_ap_fixed_32u_config7_U0_U(start_for_normalize_array_array_ap_fixed_32u_config7_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configlbW_U(start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configlbW)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_array_array_ap_fixed_1u_linear_config9_U0_U(start_for_linear_array_array_ap_fixed_1u_linear_config9_U0)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1260.711 ; gain = 846.004 ; free physical = 25543 ; free virtual = 27834\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h0m33s *****\n",
      "***** VIVADO SYNTHESIS *****\n",
      "\n",
      "****** Vivado v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source vivado_synth.tcl\n",
      "# add_files myproject_prj/solution1/syn/vhdl\n",
      "# synth_design -top myproject -part xc7z020clg484-1\n",
      "Command: synth_design -top myproject -part xc7z020clg484-1\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'\n",
      "INFO: Launching helper process for spawning children vivado processes\n",
      "INFO: Helper process launched with PID 16060 \n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1757.773 ; gain = 216.480 ; free physical = 24845 ; free virtual = 27136\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:33]\n",
      "INFO: [Synth 8-3491] module 'Block_proc' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/Block_proc.vhd:12' bound to instance 'Block_proc_U0' of component 'Block_proc' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1198]\n",
      "INFO: [Synth 8-638] synthesizing module 'Block_proc' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/Block_proc.vhd:28]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/Block_proc.vhd:38]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/Block_proc.vhd:41]\n",
      "INFO: [Synth 8-256] done synthesizing module 'Block_proc' (1#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/Block_proc.vhd:28]\n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_array_ap_fixed_8u_config2_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:12' bound to instance 'conv_2d_cl_array_array_ap_fixed_8u_config2_U0' of component 'conv_2d_cl_array_array_ap_fixed_8u_config2_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1212]\n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_array_ap_fixed_8u_config2_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:54]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:99]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:102]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:116]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:607]\n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_1u_config2_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:12' bound to instance 'call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_3109' of component 'shift_line_buffer_array_ap_fixed_1u_config2_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:735]\n",
      "INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:40]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:49]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:52]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 6 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:59' bound to instance 'line_buffer_Array_V_0_0_U' of component 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:80]\n",
      "INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "\tParameter AddressRange bound to: 6 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 3 - type: integer \n",
      "\tParameter DEPTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:12' bound to instance 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core_U' of component 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:90]\n",
      "INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:29]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 3 - type: integer \n",
      "\tParameter DEPTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core' (2#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:29]\n",
      "INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' (3#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 6 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:59' bound to instance 'line_buffer_Array_V_1181_0_U' of component 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:94]\n",
      "INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s' (4#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:40]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 5 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_5ns_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5ns_15s_15_2_1_U11' of component 'myproject_mul_5ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:761]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_5ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 5 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_5ns_15s_15_2_1_MulnS_0' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:9' bound to instance 'myproject_mul_5ns_15s_15_2_1_MulnS_0_U' of component 'myproject_mul_5ns_15s_15_2_1_MulnS_0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:72]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_5ns_15s_15_2_1_MulnS_0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_5ns_15s_15_2_1_MulnS_0' (5#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_5ns_15s_15_2_1' (6#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 5 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_5s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5s_15s_15_2_1_U12' of component 'myproject_mul_5s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:776]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_5s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 5 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_5s_15s_15_2_1_MulnS_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:9' bound to instance 'myproject_mul_5s_15s_15_2_1_MulnS_1_U' of component 'myproject_mul_5s_15s_15_2_1_MulnS_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:72]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_5s_15s_15_2_1_MulnS_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_5s_15s_15_2_1_MulnS_1' (7#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_5s_15s_15_2_1' (8#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 5 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_5ns_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5ns_15s_15_2_1_U13' of component 'myproject_mul_5ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:791]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 5 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_5s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5s_15s_15_2_1_U14' of component 'myproject_mul_5s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:806]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_6s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_6s_15s_15_2_1_U15' of component 'myproject_mul_6s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:821]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_6s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_6s_15s_15_2_1_MulnS_2' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:9' bound to instance 'myproject_mul_6s_15s_15_2_1_MulnS_2_U' of component 'myproject_mul_6s_15s_15_2_1_MulnS_2' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:72]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_6s_15s_15_2_1_MulnS_2' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_6s_15s_15_2_1_MulnS_2' (9#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_6s_15s_15_2_1' (10#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_6ns_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6ns_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_6ns_15s_15_2_1_U16' of component 'myproject_mul_6ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:836]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_6ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6ns_15s_15_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_6ns_15s_15_2_1_MulnS_3' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6ns_15s_15_2_1.vhd:9' bound to instance 'myproject_mul_6ns_15s_15_2_1_MulnS_3_U' of component 'myproject_mul_6ns_15s_15_2_1_MulnS_3' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6ns_15s_15_2_1.vhd:72]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_6ns_15s_15_2_1_MulnS_3' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6ns_15s_15_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_6ns_15s_15_2_1_MulnS_3' (11#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6ns_15s_15_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_6ns_15s_15_2_1' (12#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6ns_15s_15_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 5 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_5ns_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5ns_15s_15_2_1_U17' of component 'myproject_mul_5ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:851]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 5 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_5s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5s_15s_15_2_1_U18' of component 'myproject_mul_5s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:866]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 5 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 15 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_5ns_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5ns_15s_15_2_1_U19' of component 'myproject_mul_5ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:881]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_data_V_data_V_U' of component 'regslice_both' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:896]\n",
      "INFO: [Synth 8-638] synthesizing module 'regslice_both' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter W bound to: 17 - type: integer \n",
      "INFO: [Synth 8-3491] module 'ibuf' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:65]\n",
      "INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]\n",
      "\tParameter W bound to: 17 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (13#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]\n",
      "\tParameter W bound to: 17 - type: integer \n",
      "INFO: [Synth 8-3491] module 'obuf' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:76]\n",
      "INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]\n",
      "\tParameter W bound to: 17 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (14#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]\n",
      "INFO: [Synth 8-256] done synthesizing module 'regslice_both' (15#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]\n",
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_8u_config2_s' (16#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:54]\n",
      "INFO: [Synth 8-3491] module 'linear_array_array_ap_fixed_8u_linear_config3_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_8u_linear_config3_s.vhd:12' bound to instance 'linear_array_array_ap_fixed_8u_linear_config3_U0' of component 'linear_array_array_ap_fixed_8u_linear_config3_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1252]\n",
      "INFO: [Synth 8-638] synthesizing module 'linear_array_array_ap_fixed_8u_linear_config3_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_8u_linear_config3_s.vhd:75]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_8u_linear_config3_s.vhd:95]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_8u_linear_config3_s.vhd:98]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_8u_linear_config3_s.vhd:102]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_8u_linear_config3_s.vhd:135]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-256] done synthesizing module 'linear_array_array_ap_fixed_8u_linear_config3_s' (17#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_8u_linear_config3_s.vhd:75]\n",
      "INFO: [Synth 8-3491] module 'relu_array_array_ap_ufixed_8u_relu_config4_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_8u_relu_config4_s.vhd:12' bound to instance 'relu_array_array_ap_ufixed_8u_relu_config4_U0' of component 'relu_array_array_ap_ufixed_8u_relu_config4_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1313]\n",
      "INFO: [Synth 8-638] synthesizing module 'relu_array_array_ap_ufixed_8u_relu_config4_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_8u_relu_config4_s.vhd:75]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_8u_relu_config4_s.vhd:96]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_8u_relu_config4_s.vhd:99]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_8u_relu_config4_s.vhd:103]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_8u_relu_config4_s.vhd:163]\n",
      "INFO: [Synth 8-256] done synthesizing module 'relu_array_array_ap_ufixed_8u_relu_config4_s' (18#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_8u_relu_config4_s.vhd:75]\n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_8u_config5_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_8u_config5_s.vhd:12' bound to instance 'pooling2d_cl_array_array_ap_fixed_8u_config5_U0' of component 'pooling2d_cl_array_array_ap_fixed_8u_config5_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1374]\n",
      "INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_8u_config5_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_8u_config5_s.vhd:75]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_8u_config5_s.vhd:98]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_8u_config5_s.vhd:101]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_8u_config5_s.vhd:125]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_8u_config5_s.vhd:149]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_8u_config5_s.vhd:343]\n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_8u_config5_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_8u_config5_s.vhd:12' bound to instance 'call_ret_shift_line_buffer_array_ap_ufixed_8u_config5_s_fu_400' of component 'shift_line_buffer_array_ap_ufixed_8u_config5_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_8u_config5_s.vhd:421]\n",
      "INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_ufixed_8u_config5_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_8u_config5_s.vhd:80]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_8u_config5_s.vhd:89]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_8u_config5_s.vhd:92]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_0_U' of component 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_8u_config5_s.vhd:138]\n",
      "INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe.vhd:74]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_core' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe.vhd:12' bound to instance 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_core_U' of component 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_core' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe.vhd:90]\n",
      "INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_core' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe.vhd:29]\n",
      "\tParameter DATA_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_core' (19#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe.vhd:29]\n",
      "INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe' (20#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe.vhd:74]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_1_U' of component 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_8u_config5_s.vhd:152]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_2_U' of component 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_8u_config5_s.vhd:166]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_3_U' of component 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_8u_config5_s.vhd:180]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_4_U' of component 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_8u_config5_s.vhd:194]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_5_U' of component 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_8u_config5_s.vhd:208]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_6_U' of component 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_8u_config5_s.vhd:222]\n",
      "\tParameter DataWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_7_U' of component 'shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_8u_config5_s.vhd:236]\n",
      "INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_ufixed_8u_config5_s' (21#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_8u_config5_s.vhd:80]\n",
      "INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_8u_config5_s' (22#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_8u_config5_s.vhd:75]\n",
      "INFO: [Synth 8-3491] module 'normalize_array_array_ap_fixed_32u_config7_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:12' bound to instance 'normalize_array_array_ap_fixed_32u_config7_U0' of component 'normalize_array_array_ap_fixed_32u_config7_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1435]\n",
      "INFO: [Synth 8-638] synthesizing module 'normalize_array_array_ap_fixed_32u_config7_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:147]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:289]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:292]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:296]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:479]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_16ns_20_2_1_U107' of component 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:627]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1_MulnS_4' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:9' bound to instance 'myproject_mul_16s_16ns_20_2_1_MulnS_4_U' of component 'myproject_mul_16s_16ns_20_2_1_MulnS_4' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:72]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_16ns_20_2_1_MulnS_4' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_16ns_20_2_1_MulnS_4' (23#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_16ns_20_2_1' (24#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_16ns_20_2_1_U108' of component 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:642]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 13 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_16s_13ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_13ns_20_2_1_U109' of component 'myproject_mul_16s_13ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:657]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_13ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_20_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 13 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_16s_13ns_20_2_1_MulnS_5' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_20_2_1.vhd:9' bound to instance 'myproject_mul_16s_13ns_20_2_1_MulnS_5_U' of component 'myproject_mul_16s_13ns_20_2_1_MulnS_5' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_20_2_1.vhd:72]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_13ns_20_2_1_MulnS_5' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_20_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_13ns_20_2_1_MulnS_5' (25#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_20_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_13ns_20_2_1' (26#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_20_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_16ns_20_2_1_U110' of component 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:672]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_16ns_20_2_1_U111' of component 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:687]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_16ns_20_2_1_U112' of component 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:702]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_16ns_20_2_1_U113' of component 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:717]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 20 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_16ns_20_2_1_U114' of component 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:732]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U115' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:747]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_42_16_1_1' (27#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U116' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:765]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U117' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:783]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U118' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:801]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U119' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:819]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U120' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:837]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U121' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:855]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_325_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_325_16_1_1.vhd:10' bound to instance 'myproject_mux_325_16_1_1_U122' of component 'myproject_mux_325_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:873]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_325_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_325_16_1_1.vhd:85]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_325_16_1_1' (28#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_325_16_1_1.vhd:85]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U123' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:947]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U124' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:965]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U125' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:983]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U126' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:1001]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U127' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:1019]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U128' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:1037]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U129' of component 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:1055]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-256] done synthesizing module 'normalize_array_array_ap_fixed_32u_config7_s' (29#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_32u_config7_s.vhd:147]\n",
      "INFO: [Synth 8-3491] module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:12' bound to instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0' of component 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1568]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:126]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:147]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:150]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:186]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:224]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:226]\n",
      "INFO: [Synth 8-3491] module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:12' bound to instance 'grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_559' of component 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:272]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:52]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 11 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_11ns_6s_16_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_11ns_6s_16_2_1.vhd:43' bound to instance 'myproject_mul_11ns_6s_16_2_1_U175' of component 'myproject_mul_11ns_6s_16_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:367]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_11ns_6s_16_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_11ns_6s_16_2_1.vhd:59]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 11 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_11ns_6s_16_2_1_MulnS_6' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_11ns_6s_16_2_1.vhd:9' bound to instance 'myproject_mul_11ns_6s_16_2_1_MulnS_6_U' of component 'myproject_mul_11ns_6s_16_2_1_MulnS_6' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_11ns_6s_16_2_1.vhd:72]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_11ns_6s_16_2_1_MulnS_6' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_11ns_6s_16_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_11ns_6s_16_2_1_MulnS_6' (30#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_11ns_6s_16_2_1.vhd:18]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_11ns_6s_16_2_1' (31#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_11ns_6s_16_2_1.vhd:59]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' (32#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:52]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s' (33#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:126]\n",
      "INFO: [Synth 8-3491] module 'linear_array_array_ap_fixed_1u_linear_config9_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_1u_linear_config9_s.vhd:12' bound to instance 'linear_array_array_ap_fixed_1u_linear_config9_U0' of component 'linear_array_array_ap_fixed_1u_linear_config9_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1680]\n",
      "INFO: [Synth 8-638] synthesizing module 'linear_array_array_ap_fixed_1u_linear_config9_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_1u_linear_config9_s.vhd:30]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_1u_linear_config9_s.vhd:39]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_1u_linear_config9_s.vhd:42]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_res_V_data_V_U' of component 'regslice_both' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_1u_linear_config9_s.vhd:82]\n",
      "INFO: [Synth 8-256] done synthesizing module 'linear_array_array_ap_fixed_1u_linear_config9_s' (34#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_1u_linear_config9_s.vhd:30]\n",
      "INFO: [Synth 8-3491] module 'fifo_w6_d16_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:47' bound to instance 'layer2_out_V_data_0_V_U' of component 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1696]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 16 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'fifo_w6_d16_A_shiftReg' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:10' bound to instance 'U_fifo_w6_d16_A_shiftReg' of component 'fifo_w6_d16_A_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:124]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w6_d16_A_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d16_A_shiftReg' (35#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d16_A' (36#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:66]\n",
      "INFO: [Synth 8-3491] module 'fifo_w6_d16_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:47' bound to instance 'layer2_out_V_data_1_V_U' of component 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1709]\n",
      "INFO: [Synth 8-3491] module 'fifo_w6_d16_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:47' bound to instance 'layer2_out_V_data_2_V_U' of component 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1722]\n",
      "INFO: [Synth 8-3491] module 'fifo_w6_d16_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:47' bound to instance 'layer2_out_V_data_3_V_U' of component 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1735]\n",
      "INFO: [Synth 8-3491] module 'fifo_w6_d16_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:47' bound to instance 'layer2_out_V_data_4_V_U' of component 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1748]\n",
      "INFO: [Synth 8-3491] module 'fifo_w6_d16_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:47' bound to instance 'layer2_out_V_data_5_V_U' of component 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1761]\n",
      "INFO: [Synth 8-3491] module 'fifo_w6_d16_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:47' bound to instance 'layer2_out_V_data_6_V_U' of component 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1774]\n",
      "INFO: [Synth 8-3491] module 'fifo_w6_d16_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:47' bound to instance 'layer2_out_V_data_7_V_U' of component 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1787]\n",
      "INFO: [Synth 8-3491] module 'fifo_w6_d16_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:47' bound to instance 'layer3_out_V_data_0_V_U' of component 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1800]\n",
      "INFO: [Synth 8-3491] module 'fifo_w6_d16_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:47' bound to instance 'layer3_out_V_data_1_V_U' of component 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1813]\n",
      "INFO: [Synth 8-3491] module 'fifo_w6_d16_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:47' bound to instance 'layer3_out_V_data_2_V_U' of component 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1826]\n",
      "INFO: [Synth 8-3491] module 'fifo_w6_d16_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:47' bound to instance 'layer3_out_V_data_3_V_U' of component 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1839]\n",
      "INFO: [Synth 8-3491] module 'fifo_w6_d16_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:47' bound to instance 'layer3_out_V_data_4_V_U' of component 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1852]\n",
      "INFO: [Synth 8-3491] module 'fifo_w6_d16_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:47' bound to instance 'layer3_out_V_data_5_V_U' of component 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1865]\n",
      "INFO: [Synth 8-3491] module 'fifo_w6_d16_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:47' bound to instance 'layer3_out_V_data_6_V_U' of component 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1878]\n",
      "INFO: [Synth 8-3491] module 'fifo_w6_d16_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:47' bound to instance 'layer3_out_V_data_7_V_U' of component 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1891]\n",
      "INFO: [Synth 8-3491] module 'fifo_w6_d16_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:47' bound to instance 'layer4_out_V_data_0_V_U' of component 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1904]\n",
      "INFO: [Synth 8-3491] module 'fifo_w6_d16_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:47' bound to instance 'layer4_out_V_data_1_V_U' of component 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1917]\n",
      "INFO: [Synth 8-3491] module 'fifo_w6_d16_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:47' bound to instance 'layer4_out_V_data_2_V_U' of component 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1930]\n",
      "INFO: [Synth 8-3491] module 'fifo_w6_d16_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:47' bound to instance 'layer4_out_V_data_3_V_U' of component 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1943]\n",
      "INFO: [Synth 8-3491] module 'fifo_w6_d16_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:47' bound to instance 'layer4_out_V_data_4_V_U' of component 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1956]\n",
      "INFO: [Synth 8-3491] module 'fifo_w6_d16_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:47' bound to instance 'layer4_out_V_data_5_V_U' of component 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1969]\n",
      "INFO: [Synth 8-3491] module 'fifo_w6_d16_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:47' bound to instance 'layer4_out_V_data_6_V_U' of component 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1982]\n",
      "INFO: [Synth 8-3491] module 'fifo_w6_d16_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:47' bound to instance 'layer4_out_V_data_7_V_U' of component 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:1995]\n",
      "INFO: [Synth 8-3491] module 'fifo_w16_d4_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:47' bound to instance 'layer5_out_V_data_0_V_U' of component 'fifo_w16_d4_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:2008]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d4_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'fifo_w16_d4_A_shiftReg' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:10' bound to instance 'U_fifo_w16_d4_A_shiftReg' of component 'fifo_w16_d4_A_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:124]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d4_A_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d4_A_shiftReg' (37#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d4_A' (38#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:66]\n",
      "INFO: [Synth 8-3491] module 'fifo_w16_d4_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:47' bound to instance 'layer5_out_V_data_1_V_U' of component 'fifo_w16_d4_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:2021]\n",
      "INFO: [Synth 8-3491] module 'fifo_w16_d4_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:47' bound to instance 'layer5_out_V_data_2_V_U' of component 'fifo_w16_d4_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:2034]\n",
      "INFO: [Synth 8-3491] module 'fifo_w16_d4_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:47' bound to instance 'layer5_out_V_data_3_V_U' of component 'fifo_w16_d4_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:2047]\n",
      "INFO: [Synth 8-3491] module 'fifo_w16_d4_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:47' bound to instance 'layer5_out_V_data_4_V_U' of component 'fifo_w16_d4_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:2060]\n",
      "INFO: [Synth 8-3491] module 'fifo_w16_d4_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:47' bound to instance 'layer5_out_V_data_5_V_U' of component 'fifo_w16_d4_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:2073]\n",
      "INFO: [Synth 8-3491] module 'fifo_w16_d4_A' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:47' bound to instance 'layer5_out_V_data_6_V_U' of component 'fifo_w16_d4_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:2086]\n",
      "INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w6_d1_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w6_d1_A_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d1_A_shiftReg' (39#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d1_A' (40#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A_shiftReg' (41#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A' (42#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_linear_array_array_ap_fixed_8u_linear_config3_U0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_8u_linear_config3_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_linear_array_array_ap_fixed_8u_linear_config3_U0_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_8u_linear_config3_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_linear_array_array_ap_fixed_8u_linear_config3_U0_shiftReg' (43#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_8u_linear_config3_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_linear_array_array_ap_fixed_8u_linear_config3_U0' (44#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_8u_linear_config3_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_array_ap_ufixed_8u_relu_config4_U0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_ufixed_8u_relu_config4_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_array_ap_ufixed_8u_relu_config4_U0_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_ufixed_8u_relu_config4_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_array_ap_ufixed_8u_relu_config4_U0_shiftReg' (45#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_ufixed_8u_relu_config4_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_array_ap_ufixed_8u_relu_config4_U0' (46#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_ufixed_8u_relu_config4_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_8u_config5_U0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_8u_config5_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_8u_config5_U0_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_8u_config5_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_8u_config5_U0_shiftReg' (47#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_8u_config5_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_8u_config5_U0' (48#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_8u_config5_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_normalize_array_array_ap_fixed_32u_config7_U0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_array_ap_fixed_32u_config7_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_normalize_array_array_ap_fixed_32u_config7_U0_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_array_ap_fixed_32u_config7_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_normalize_array_array_ap_fixed_32u_config7_U0_shiftReg' (49#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_array_ap_fixed_32u_config7_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_normalize_array_array_ap_fixed_32u_config7_U0' (50#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_array_ap_fixed_32u_config7_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configlbW' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configlbW.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configlbW_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configlbW.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configlbW_shiftReg' (51#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configlbW.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configlbW' (52#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configlbW.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_linear_array_array_ap_fixed_1u_linear_config9_U0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_1u_linear_config9_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_linear_array_array_ap_fixed_1u_linear_config9_U0_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_1u_linear_config9_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_linear_array_array_ap_fixed_1u_linear_config9_U0_shiftReg' (53#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_1u_linear_config9_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_linear_array_array_ap_fixed_1u_linear_config9_U0' (54#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_1u_linear_config9_U0.vhd:66]\n",
      "WARNING: [Synth 8-6014] Unused sequential element Block_proc_U0_ap_ready_count_reg was removed.  [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:2659]\n",
      "WARNING: [Synth 8-6014] Unused sequential element conv_2d_cl_array_array_ap_fixed_8u_config2_U0_ap_ready_count_reg was removed.  [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:2670]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject' (55#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:33]\n",
      "WARNING: [Synth 8-3331] design fifo_w16_d1_A_shiftReg has unconnected port a[0]\n",
      "WARNING: [Synth 8-3331] design fifo_w6_d1_A_shiftReg has unconnected port a[0]\n",
      "WARNING: [Synth 8-3331] design myproject_mul_11ns_6s_16_2_1 has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design myproject_mul_16s_16ns_20_2_1 has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design myproject_mul_16s_13ns_20_2_1 has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe has unconnected port ce0\n",
      "WARNING: [Synth 8-3331] design myproject_mul_5ns_15s_15_2_1 has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design myproject_mul_5s_15s_15_2_1 has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design myproject_mul_6ns_15s_15_2_1 has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design myproject_mul_6s_15s_15_2_1 has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb has unconnected port ce0\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1832.523 ; gain = 291.230 ; free physical = 24855 ; free virtual = 27148\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.367 ; gain = 306.074 ; free physical = 24843 ; free virtual = 27136\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Loading Part and Timing Information\n",
      "---------------------------------------------------------------------------------\n",
      "Loading part: xc7z020clg484-1\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1855.371 ; gain = 314.078 ; free physical = 24850 ; free virtual = 27143\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Device 21-403] Loading part xc7z020clg484-1\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_1182_reg[15:0]' into 'kernel_data_V_1182_ret_reg_5311_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:1111]\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_2_reg[15:0]' into 'kernel_data_V_2_ret_reg_5321_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:1122]\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_4_reg[15:0]' into 'kernel_data_V_4_ret_reg_5331_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:1133]\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_5_reg[15:0]' into 'kernel_data_V_5_ret_reg_5341_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:1144]\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_7_reg[15:0]' into 'kernel_data_V_7_ret_reg_5352_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:1155]\n",
      "INFO: [Synth 8-4471] merging register 'kernel_data_V_8_reg[15:0]' into 'kernel_data_V_8_ret_reg_5361_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:1166]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_0_ret_reg_5301_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:1462]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_3_ret_reg_5292_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:1463]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_6_ret_reg_5283_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:1464]\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:102]\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1883.262 ; gain = 341.969 ; free physical = 24744 ; free virtual = 27038\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 6     \n",
      "\t   2 Input     15 Bit       Adders := 12    \n",
      "\t   3 Input     15 Bit       Adders := 35    \n",
      "\t   3 Input     13 Bit       Adders := 1     \n",
      "\t   3 Input     11 Bit       Adders := 1     \n",
      "\t   2 Input     10 Bit       Adders := 8     \n",
      "\t   2 Input      6 Bit       Adders := 30    \n",
      "\t   3 Input      6 Bit       Adders := 33    \n",
      "\t   2 Input      5 Bit       Adders := 30    \n",
      "\t   2 Input      4 Bit       Adders := 2     \n",
      "\t   2 Input      3 Bit       Adders := 10    \n",
      "\t   2 Input      2 Bit       Adders := 40    \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 2     \n",
      "+---Registers : \n",
      "\t              192 Bit    Registers := 1     \n",
      "\t               32 Bit    Registers := 14    \n",
      "\t               20 Bit    Registers := 8     \n",
      "\t               17 Bit    Registers := 4     \n",
      "\t               16 Bit    Registers := 29    \n",
      "\t               15 Bit    Registers := 4     \n",
      "\t               13 Bit    Registers := 2     \n",
      "\t               10 Bit    Registers := 1     \n",
      "\t                9 Bit    Registers := 1     \n",
      "\t                6 Bit    Registers := 316   \n",
      "\t                5 Bit    Registers := 39    \n",
      "\t                4 Bit    Registers := 2     \n",
      "\t                3 Bit    Registers := 14    \n",
      "\t                2 Bit    Registers := 46    \n",
      "\t                1 Bit    Registers := 236   \n",
      "+---Muxes : \n",
      "\t   2 Input     32 Bit        Muxes := 7     \n",
      "\t   2 Input     17 Bit        Muxes := 2     \n",
      "\t   2 Input     16 Bit        Muxes := 81    \n",
      "\t   3 Input     13 Bit        Muxes := 1     \n",
      "\t   2 Input      9 Bit        Muxes := 1     \n",
      "\t  10 Input      9 Bit        Muxes := 1     \n",
      "\t   2 Input      6 Bit        Muxes := 32    \n",
      "\t   2 Input      5 Bit        Muxes := 2     \n",
      "\t   3 Input      4 Bit        Muxes := 2     \n",
      "\t   2 Input      4 Bit        Muxes := 24    \n",
      "\t   4 Input      3 Bit        Muxes := 2     \n",
      "\t   2 Input      3 Bit        Muxes := 4     \n",
      "\t   5 Input      3 Bit        Muxes := 1     \n",
      "\t   6 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 16    \n",
      "\t   4 Input      2 Bit        Muxes := 2     \n",
      "\t   2 Input      1 Bit        Muxes := 278   \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Hierarchical Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Hierarchical RTL Component report \n",
      "Module myproject \n",
      "Detailed RTL Component Info : \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 2     \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module Block_proc \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module shift_line_buffer_array_ap_fixed_1u_config2_s \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 1     \n",
      "Module xil_defaultlib_ibuf \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module xil_defaultlib_obuf \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module regslice_both \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_array_ap_fixed_8u_config2_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 4     \n",
      "\t   2 Input     15 Bit       Adders := 12    \n",
      "\t   3 Input     15 Bit       Adders := 33    \n",
      "\t   2 Input      6 Bit       Adders := 23    \n",
      "\t   3 Input      6 Bit       Adders := 24    \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 9     \n",
      "\t               16 Bit    Registers := 13    \n",
      "\t               15 Bit    Registers := 4     \n",
      "\t                6 Bit    Registers := 131   \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 21    \n",
      "+---Muxes : \n",
      "\t   2 Input     32 Bit        Muxes := 6     \n",
      "\t   2 Input     16 Bit        Muxes := 6     \n",
      "\t   4 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      3 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 13    \n",
      "Module linear_array_array_ap_fixed_8u_linear_config3_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 5     \n",
      "+---Muxes : \n",
      "\t   5 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 7     \n",
      "Module relu_array_array_ap_ufixed_8u_relu_config4_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 8     \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 15    \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 8     \n",
      "\t   6 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 7     \n",
      "Module shift_line_buffer_array_ap_ufixed_8u_config5_s \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 1     \n",
      "Module pooling2d_cl_array_array_ap_fixed_8u_config5_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 2     \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 5     \n",
      "\t                6 Bit    Registers := 64    \n",
      "\t                5 Bit    Registers := 2     \n",
      "\t                4 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 17    \n",
      "+---Muxes : \n",
      "\t   2 Input     32 Bit        Muxes := 1     \n",
      "\t   2 Input      6 Bit        Muxes := 24    \n",
      "\t   2 Input      5 Bit        Muxes := 2     \n",
      "\t   3 Input      4 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 9     \n",
      "Module myproject_mux_42_16_1_1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 3     \n",
      "Module myproject_mux_325_16_1_1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 31    \n",
      "Module normalize_array_array_ap_fixed_32u_config7_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 8     \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t              192 Bit    Registers := 1     \n",
      "\t               20 Bit    Registers := 8     \n",
      "\t               16 Bit    Registers := 15    \n",
      "\t               13 Bit    Registers := 2     \n",
      "\t                6 Bit    Registers := 8     \n",
      "\t                3 Bit    Registers := 2     \n",
      "\t                2 Bit    Registers := 4     \n",
      "\t                1 Bit    Registers := 13    \n",
      "+---Muxes : \n",
      "\t   3 Input     13 Bit        Muxes := 1     \n",
      "\t   4 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      3 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 7     \n",
      "Module dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   3 Input     15 Bit       Adders := 2     \n",
      "\t   3 Input     13 Bit       Adders := 1     \n",
      "\t   3 Input     11 Bit       Adders := 1     \n",
      "\t   3 Input      6 Bit       Adders := 9     \n",
      "\t   2 Input      6 Bit       Adders := 7     \n",
      "\t   2 Input      5 Bit       Adders := 3     \n",
      "\t   2 Input      4 Bit       Adders := 2     \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 41    \n",
      "\t                5 Bit    Registers := 11    \n",
      "\t                4 Bit    Registers := 1     \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                2 Bit    Registers := 1     \n",
      "Module dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 1     \n",
      "\t                9 Bit    Registers := 1     \n",
      "\t                6 Bit    Registers := 32    \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      9 Bit        Muxes := 1     \n",
      "\t  10 Input      9 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module linear_array_array_ap_fixed_1u_linear_config9_s \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 3     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w6_d16_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d4_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      3 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w6_d1_A_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                6 Bit    Registers := 1     \n",
      "Module fifo_w6_d1_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d1_A_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 1     \n",
      "Module fifo_w16_d1_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_linear_array_array_ap_fixed_8u_linear_config3_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_linear_array_array_ap_fixed_8u_linear_config3_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_relu_array_array_ap_ufixed_8u_relu_config4_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_relu_array_array_ap_ufixed_8u_relu_config4_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_pooling2d_cl_array_array_ap_fixed_8u_config5_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_pooling2d_cl_array_array_ap_fixed_8u_config5_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_normalize_array_array_ap_fixed_32u_config7_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_normalize_array_array_ap_fixed_32u_config7_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configlbW_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configlbW \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_linear_array_array_ap_fixed_1u_linear_config9_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_linear_array_array_ap_fixed_1u_linear_config9_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Hierarchical Component Statistics\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Part Resources:\n",
      "DSPs: 220 (col length:60)\n",
      "BRAMs: 280 (col length: RAMB18 60 RAMB36 30)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "Warning: Parallel synthesis criteria is not met \n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_7_loc_1_reg_361_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:1153]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_7_ret_reg_5352_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:1153]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_8_loc_1_reg_371_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:1164]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_8_ret_reg_5361_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:1164]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_1182_loc_1_reg_321_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:1109]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_1182_ret_reg_5311_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:1109]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_2_loc_1_reg_331_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:1120]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_2_ret_reg_5321_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:1120]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_4_loc_1_reg_341_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:1131]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_4_ret_reg_5331_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:1131]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_5_loc_1_reg_351_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:1142]\n",
      "WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_5_ret_reg_5341_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config2_s.vhd:1142]\n",
      "DSP Report: Generating DSP myproject_mul_6s_15s_15_2_1_U15/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ffeb))'.\n",
      "DSP Report: register kernel_data_V_2_ret_reg_5321_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U15/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.\n",
      "DSP Report: register myproject_mul_6s_15s_15_2_1_U15/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U15/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.\n",
      "DSP Report: operator myproject_mul_6s_15s_15_2_1_U15/myproject_mul_6s_15s_15_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_6s_15s_15_2_1_U15/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.\n",
      "DSP Report: Generating DSP myproject_mul_5ns_15s_15_2_1_U19/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (A2*(B:0xd))'.\n",
      "DSP Report: register kernel_data_V_0_ret_reg_5301_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U19/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: register myproject_mul_5ns_15s_15_2_1_U19/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U19/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: operator myproject_mul_5ns_15s_15_2_1_U19/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U19/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: Generating DSP myproject_mul_6ns_15s_15_2_1_U16/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/p_tmp_reg, operation Mode is: (A2*(B:0x15))'.\n",
      "DSP Report: register kernel_data_V_5_ret_reg_5341_reg is absorbed into DSP myproject_mul_6ns_15s_15_2_1_U16/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/p_tmp_reg.\n",
      "DSP Report: register myproject_mul_6ns_15s_15_2_1_U16/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_mul_6ns_15s_15_2_1_U16/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/p_tmp_reg.\n",
      "DSP Report: operator myproject_mul_6ns_15s_15_2_1_U16/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_6ns_15s_15_2_1_U16/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/p_tmp_reg.\n",
      "DSP Report: Generating DSP myproject_mul_5ns_15s_15_2_1_U17/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (A2*(B:0xb))'.\n",
      "DSP Report: register kernel_data_V_4_ret_reg_5331_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U17/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: register myproject_mul_5ns_15s_15_2_1_U17/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U17/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: operator myproject_mul_5ns_15s_15_2_1_U17/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U17/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: Generating DSP myproject_mul_5ns_15s_15_2_1_U13/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (A2*(B:0xb))'.\n",
      "DSP Report: register kernel_data_V_7_ret_reg_5352_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U13/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: register myproject_mul_5ns_15s_15_2_1_U13/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U13/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: operator myproject_mul_5ns_15s_15_2_1_U13/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U13/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: Generating DSP myproject_mul_5ns_15s_15_2_1_U11/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (A2*(B:0xb))'.\n",
      "DSP Report: register kernel_data_V_6_ret_reg_5283_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U11/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: register myproject_mul_5ns_15s_15_2_1_U11/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U11/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n",
      "DSP Report: operator myproject_mul_5ns_15s_15_2_1_U11/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U11/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "DSP Report: Generating DSP mul_ln1118_reg_3022_reg, operation Mode is: (A2*B)'.\n",
      "DSP Report: register tmp_data_V_0_reg_2867_reg is absorbed into DSP mul_ln1118_reg_3022_reg.\n",
      "DSP Report: register mul_ln1118_reg_3022_reg is absorbed into DSP mul_ln1118_reg_3022_reg.\n",
      "DSP Report: register myproject_mul_16s_13ns_20_2_1_U109/myproject_mul_16s_13ns_20_2_1_MulnS_5_U/p_tmp_reg is absorbed into DSP mul_ln1118_reg_3022_reg.\n",
      "DSP Report: operator myproject_mul_16s_13ns_20_2_1_U109/myproject_mul_16s_13ns_20_2_1_MulnS_5_U/tmp_product is absorbed into DSP mul_ln1118_reg_3022_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_1_reg_3027_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_1_reg_2872_reg is absorbed into DSP mul_ln1118_1_reg_3027_reg.\n",
      "DSP Report: register mul_ln1118_1_reg_3027_reg is absorbed into DSP mul_ln1118_1_reg_3027_reg.\n",
      "DSP Report: register mul_ln1118_1_reg_3027_reg is absorbed into DSP mul_ln1118_1_reg_3027_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U110/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_1_reg_3027_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U110/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_1_reg_3027_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_2_reg_3032_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_2_reg_2877_reg is absorbed into DSP mul_ln1118_2_reg_3032_reg.\n",
      "DSP Report: register mul_ln1118_2_reg_3032_reg is absorbed into DSP mul_ln1118_2_reg_3032_reg.\n",
      "DSP Report: register mul_ln1118_2_reg_3032_reg is absorbed into DSP mul_ln1118_2_reg_3032_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U113/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_2_reg_3032_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U113/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_2_reg_3032_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_3_reg_3037_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_3846_reg_2882_reg is absorbed into DSP mul_ln1118_3_reg_3037_reg.\n",
      "DSP Report: register mul_ln1118_3_reg_3037_reg is absorbed into DSP mul_ln1118_3_reg_3037_reg.\n",
      "DSP Report: register mul_ln1118_3_reg_3037_reg is absorbed into DSP mul_ln1118_3_reg_3037_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U112/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_3_reg_3037_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U112/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_3_reg_3037_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_4_reg_3042_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_4_reg_2887_reg is absorbed into DSP mul_ln1118_4_reg_3042_reg.\n",
      "DSP Report: register mul_ln1118_4_reg_3042_reg is absorbed into DSP mul_ln1118_4_reg_3042_reg.\n",
      "DSP Report: register mul_ln1118_4_reg_3042_reg is absorbed into DSP mul_ln1118_4_reg_3042_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U114/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_4_reg_3042_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U114/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_4_reg_3042_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_5_reg_3047_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_5_reg_2892_reg is absorbed into DSP mul_ln1118_5_reg_3047_reg.\n",
      "DSP Report: register mul_ln1118_5_reg_3047_reg is absorbed into DSP mul_ln1118_5_reg_3047_reg.\n",
      "DSP Report: register mul_ln1118_5_reg_3047_reg is absorbed into DSP mul_ln1118_5_reg_3047_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U107/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_5_reg_3047_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U107/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_5_reg_3047_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_6_reg_3052_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_6_reg_2897_reg is absorbed into DSP mul_ln1118_6_reg_3052_reg.\n",
      "DSP Report: register mul_ln1118_6_reg_3052_reg is absorbed into DSP mul_ln1118_6_reg_3052_reg.\n",
      "DSP Report: register mul_ln1118_6_reg_3052_reg is absorbed into DSP mul_ln1118_6_reg_3052_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U111/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_6_reg_3052_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U111/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_6_reg_3052_reg.\n",
      "DSP Report: Generating DSP mul_ln1118_7_reg_3057_reg, operation Mode is: (A2*B2)'.\n",
      "DSP Report: register tmp_data_V_7_reg_2902_reg is absorbed into DSP mul_ln1118_7_reg_3057_reg.\n",
      "DSP Report: register mul_ln1118_7_reg_3057_reg is absorbed into DSP mul_ln1118_7_reg_3057_reg.\n",
      "DSP Report: register mul_ln1118_7_reg_3057_reg is absorbed into DSP mul_ln1118_7_reg_3057_reg.\n",
      "DSP Report: register myproject_mul_16s_16ns_20_2_1_U108/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_7_reg_3057_reg.\n",
      "DSP Report: operator myproject_mul_16s_16ns_20_2_1_U108/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_7_reg_3057_reg.\n",
      "DSP Report: Generating DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_559/myproject_mul_11ns_6s_16_2_1_U175/myproject_mul_11ns_6s_16_2_1_MulnS_6_U/p_tmp_reg, operation Mode is: ((A:0x231)*B'')'.\n",
      "DSP Report: register data_21_V_reg_832_reg is absorbed into DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_559/myproject_mul_11ns_6s_16_2_1_U175/myproject_mul_11ns_6s_16_2_1_MulnS_6_U/p_tmp_reg.\n",
      "DSP Report: register grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_559/data_21_V_read_int_reg_reg is absorbed into DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_559/myproject_mul_11ns_6s_16_2_1_U175/myproject_mul_11ns_6s_16_2_1_MulnS_6_U/p_tmp_reg.\n",
      "DSP Report: register grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_559/myproject_mul_11ns_6s_16_2_1_U175/myproject_mul_11ns_6s_16_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_559/myproject_mul_11ns_6s_16_2_1_U175/myproject_mul_11ns_6s_16_2_1_MulnS_6_U/p_tmp_reg.\n",
      "DSP Report: operator grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_559/myproject_mul_11ns_6s_16_2_1_U175/myproject_mul_11ns_6s_16_2_1_MulnS_6_U/tmp_product is absorbed into DSP grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_559/myproject_mul_11ns_6s_16_2_1_U175/myproject_mul_11ns_6s_16_2_1_MulnS_6_U/p_tmp_reg.\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[15] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[14] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[13] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[12] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[11] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[10] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[9] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[8] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[7] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[6] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[5] driven by constant 1\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[4] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[3] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[2] driven by constant 1\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[1] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_in_1[0] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[15] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[14] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[13] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[12] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[11] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[10] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[9] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[8] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[7] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[6] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[5] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[4] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[3] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[2] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[1] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject has port const_size_out_1[0] driven by constant 1\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (pooling2d_cl_array_array_ap_fixed_8u_config5_U0/\\call_ret_shift_line_buffer_array_ap_ufixed_8u_config5_s_fu_400/ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_32u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_999_reg[0]' (FDE) to 'normalize_array_array_ap_fixed_32u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_999_reg[12]'\n",
      "INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_32u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_999_reg[2]' (FDE) to 'normalize_array_array_ap_fixed_32u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_999_reg[8]'\n",
      "INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_32u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_999_reg[3]' (FDE) to 'normalize_array_array_ap_fixed_32u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_999_reg[5]'\n",
      "INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_32u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_999_reg[5]' (FDE) to 'normalize_array_array_ap_fixed_32u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_999_reg[7]'\n",
      "INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_32u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_999_reg[6]' (FDE) to 'normalize_array_array_ap_fixed_32u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_999_reg[9]'\n",
      "INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_32u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_999_reg[7]' (FDE) to 'normalize_array_array_ap_fixed_32u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_999_reg[10]'\n",
      "INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_32u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_999_reg[8]' (FDE) to 'normalize_array_array_ap_fixed_32u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_999_reg[11]'\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (normalize_array_array_ap_fixed_32u_config7_U0/\\ap_phi_reg_pp0_iter1_phi_ln63_reg_999_reg[9] )\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (normalize_array_array_ap_fixed_32u_config7_U0/\\ap_phi_reg_pp0_iter1_phi_ln63_reg_999_reg[10] )\n",
      "INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_32u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_999_reg[3]' (FDSE) to 'normalize_array_array_ap_fixed_32u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_999_reg[5]'\n",
      "INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_32u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_999_reg[5]' (FDSE) to 'normalize_array_array_ap_fixed_32u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_999_reg[7]'\n",
      "INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_32u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_999_reg[6]' (FDRE) to 'normalize_array_array_ap_fixed_32u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_999_reg[9]'\n",
      "INFO: [Synth 8-3886] merging instance 'normalize_array_array_ap_fixed_32u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_999_reg[8]' (FDRE) to 'normalize_array_array_ap_fixed_32u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_999_reg[11]'\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_array_ap_fixed_8u_config2_U0/\\call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_3109/ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_559/trunc_ln708_2_reg_4482_reg[-1111111099]' (FD) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_559/trunc_ln708_2_reg_4482_reg[-1111111098]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_8u_config2_U0/trunc_ln708_90_reg_5578_reg[0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_8u_config2_U0/trunc_ln708_89_reg_5572_reg[2]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_8u_config2_U0/trunc_ln708_90_reg_5578_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_8u_config2_U0/trunc_ln708_89_reg_5572_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_8u_config2_U0/trunc_ln708_90_reg_5578_reg[2]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_8u_config2_U0/trunc_ln708_89_reg_5572_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_8u_config2_U0/trunc_ln708_90_reg_5578_reg[3]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_8u_config2_U0/trunc_ln708_89_reg_5572_reg[5]'\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/res_0_V_reg_887_reg[0]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/res_0_V_reg_887_reg[1]'\n",
      "INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/res_0_V_reg_887_reg[1]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/res_0_V_reg_887_reg[2]'\n",
      "INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/res_0_V_reg_887_reg[2]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/res_0_V_reg_887_reg[3]'\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/\\res_0_V_reg_887_reg[3] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_array_ap_ufixed_8u_relu_config4_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_8u_config2_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (linear_array_array_ap_fixed_8u_linear_config3_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (normalize_array_array_ap_fixed_32u_config7_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_8u_config5_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3886] merging instance 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][9]' (FDE) to 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][10]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][10]' (FDE) to 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][11]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][11]' (FDE) to 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][12]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][12]' (FDE) to 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][13]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][14]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][14]' (FDE) to 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][15]'\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (linear_array_array_ap_fixed_1u_linear_config9_U0/\\ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (\\Block_proc_U0/ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3886] merging instance 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][3] )\n",
      "INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[9]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[10]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[11]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[12]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[13]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[14]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[9]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[10]'\n",
      "INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[10]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[11]'\n",
      "INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[11]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[12]'\n",
      "INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[12]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[13]'\n",
      "INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[13]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[14]'\n",
      "INFO: [Synth 8-3886] merging instance 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[14]' (FDRE) to 'linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_8_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_8_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_8_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_8_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_8_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_8_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_8_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_8_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_8_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_8_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_12_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_12_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_12_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_12_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_12_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_12_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_12_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_12_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_12_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_12_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_10_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_10_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_10_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_10_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_10_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_10_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_10_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_10_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_10_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_10_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_16_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_16_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_16_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_16_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_16_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_16_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_16_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_16_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_16_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_16_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_13_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_13_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_13_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_13_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_13_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_13_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_13_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_13_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_13_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_13_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_19_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_19_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_19_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_19_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_19_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_19_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_19_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_19_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_19_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_19_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_17_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_17_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_17_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_17_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_17_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_17_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_17_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_17_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_17_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_17_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_22_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_22_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_22_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_22_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_22_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_22_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_22_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_22_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_22_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_22_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_28_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_28_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_28_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_28_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_28_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_28_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_28_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]' (FDE) to 'layer7_out_V_data_28_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_28_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_28_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_26_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_26_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_26_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_26_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_26_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_26_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_26_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_26_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_26_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_26_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_9_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_9_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_9_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_9_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_9_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_9_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_9_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_9_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_9_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'layer7_out_V_data_9_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_11_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'layer7_out_V_data_11_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_11_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'layer7_out_V_data_11_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_11_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'layer7_out_V_data_11_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_11_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]' (FDE) to 'layer7_out_V_data_11_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer7_out_V_data_11_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'layer7_out_V_data_11_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'\n",
      "INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/\\grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_559/trunc_ln708_26_reg_4667_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/\\grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_559/add_ln703_18_reg_4692_reg[3] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/\\grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_559/add_ln703_18_reg_4692_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/\\grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_559/trunc_ln708_3_reg_4512_reg[-1111111097] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/\\grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_559/trunc_ln708_3_reg_4512_reg[-1111111097] )\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2049.699 ; gain = 508.406 ; free physical = 24562 ; free virtual = 26863\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "DSP: Preliminary Mapping\tReport (see note below)\n",
      "+---------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|Module Name                                        | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | \n",
      "+---------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|conv_2d_cl_array_array_ap_fixed_8u_config2_s       | (A2*(B:0x3ffeb))' | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_8u_config2_s       | (A2*(B:0xd))'     | 15     | 5      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_8u_config2_s       | (A2*(B:0x15))'    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_8u_config2_s       | (A2*(B:0xb))'     | 15     | 5      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_8u_config2_s       | (A2*(B:0xb))'     | 15     | 5      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|conv_2d_cl_array_array_ap_fixed_8u_config2_s       | (A2*(B:0xb))'     | 15     | 5      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 1    | 0    | \n",
      "|normalize_array_array_ap_fixed_32u_config7_s       | (A2*B)'           | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_32u_config7_s       | (A2*B2)'          | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_32u_config7_s       | (A2*B2)'          | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_32u_config7_s       | (A2*B2)'          | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_32u_config7_s       | (A2*B2)'          | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_32u_config7_s       | (A2*B2)'          | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_32u_config7_s       | (A2*B2)'          | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|normalize_array_array_ap_fixed_32u_config7_s       | (A2*B2)'          | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | \n",
      "|dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s | ((A:0x231)*B'')'  | 6      | 11     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 1    | 0    | \n",
      "+---------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "\n",
      "Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2049.699 ; gain = 508.406 ; free physical = 24563 ; free virtual = 26865\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2049.699 ; gain = 508.406 ; free physical = 24539 ; free virtual = 26841\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2055.637 ; gain = 514.344 ; free physical = 24558 ; free virtual = 26860\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2055.637 ; gain = 514.344 ; free physical = 24558 ; free virtual = 26860\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "\n",
      "Report Check Netlist: \n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|      |Item              |Errors |Warnings |Status |Description       |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2055.637 ; gain = 514.344 ; free physical = 24558 ; free virtual = 26860\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2055.637 ; gain = 514.344 ; free physical = 24558 ; free virtual = 26860\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2055.637 ; gain = 514.344 ; free physical = 24558 ; free virtual = 26860\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2055.637 ; gain = 514.344 ; free physical = 24558 ; free virtual = 26860\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Static Shift Register Report:\n",
      "+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+\n",
      "|Module Name | RTL Name                                                                                                                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | \n",
      "+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+\n",
      "|myproject   | conv_2d_cl_array_array_ap_fixed_8u_config2_U0/add_ln703_70_reg_5628_pp0_iter5_reg_reg[5]                                                                       | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | \n",
      "|myproject   | dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_559/add_ln703_29_reg_4697_pp0_iter4_reg_reg[5] | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | \n",
      "|myproject   | dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_559/add_ln703_12_reg_4682_pp0_iter3_reg_reg[5] | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | \n",
      "+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+\n",
      "\n",
      "\n",
      "Dynamic Shift Register Report:\n",
      "+------------+--------------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "|Module Name | RTL Name           | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | \n",
      "+------------+--------------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "|dsrl        | ShiftRegMem_reg[5] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | \n",
      "|dsrl__1     | ShiftRegMem_reg[3] | 6      | 6          | 6      | 0       | 0      | 0      | 0      | \n",
      "|dsrl__2     | SRL_SIG_reg[15]    | 6      | 6          | 6      | 0       | 0      | 0      | 0      | \n",
      "|dsrl__3     | SRL_SIG_reg[3]     | 16     | 16         | 16     | 0       | 0      | 0      | 0      | \n",
      "+------------+--------------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+--------+------+\n",
      "|      |Cell    |Count |\n",
      "+------+--------+------+\n",
      "|1     |BUFG    |     1|\n",
      "|2     |CARRY4  |   481|\n",
      "|3     |DSP48E1 |    15|\n",
      "|4     |LUT1    |   184|\n",
      "|5     |LUT2    |  1391|\n",
      "|6     |LUT3    |   492|\n",
      "|7     |LUT4    |   657|\n",
      "|8     |LUT5    |   421|\n",
      "|9     |LUT6    |   490|\n",
      "|10    |SRL16E  |   290|\n",
      "|11    |FDRE    |  2649|\n",
      "|12    |FDSE    |   231|\n",
      "|13    |IBUF    |    21|\n",
      "|14    |OBUF    |    55|\n",
      "+------+--------+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+----------------------------------------------------------------------------+---------------------------------------------------------------------+------+\n",
      "|      |Instance                                                                    |Module                                                               |Cells |\n",
      "+------+----------------------------------------------------------------------------+---------------------------------------------------------------------+------+\n",
      "|1     |top                                                                         |                                                                     |  7378|\n",
      "|2     |  Block_proc_U0                                                             |Block_proc                                                           |     5|\n",
      "|3     |  conv_2d_cl_array_array_ap_fixed_8u_config2_U0                             |conv_2d_cl_array_array_ap_fixed_8u_config2_s                         |  3500|\n",
      "|4     |    call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_3109          |shift_line_buffer_array_ap_fixed_1u_config2_s                        |    64|\n",
      "|5     |      line_buffer_Array_V_0_0_U                                             |shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb         |    32|\n",
      "|6     |        shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core_U |shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core__1 |    32|\n",
      "|7     |      line_buffer_Array_V_1181_0_U                                          |shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_118     |    32|\n",
      "|8     |        shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core_U |shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core    |    32|\n",
      "|9     |    myproject_mul_5ns_15s_15_2_1_U11                                        |myproject_mul_5ns_15s_15_2_1                                         |    17|\n",
      "|10    |      myproject_mul_5ns_15s_15_2_1_MulnS_0_U                                |myproject_mul_5ns_15s_15_2_1_MulnS_0_117                             |    17|\n",
      "|11    |    myproject_mul_5ns_15s_15_2_1_U13                                        |myproject_mul_5ns_15s_15_2_1_105                                     |    17|\n",
      "|12    |      myproject_mul_5ns_15s_15_2_1_MulnS_0_U                                |myproject_mul_5ns_15s_15_2_1_MulnS_0_116                             |    17|\n",
      "|13    |    myproject_mul_5ns_15s_15_2_1_U17                                        |myproject_mul_5ns_15s_15_2_1_106                                     |    24|\n",
      "|14    |      myproject_mul_5ns_15s_15_2_1_MulnS_0_U                                |myproject_mul_5ns_15s_15_2_1_MulnS_0_115                             |    24|\n",
      "|15    |    myproject_mul_5ns_15s_15_2_1_U19                                        |myproject_mul_5ns_15s_15_2_1_107                                     |    16|\n",
      "|16    |      myproject_mul_5ns_15s_15_2_1_MulnS_0_U                                |myproject_mul_5ns_15s_15_2_1_MulnS_0                                 |    16|\n",
      "|17    |    myproject_mul_5s_15s_15_2_1_U12                                         |myproject_mul_5s_15s_15_2_1                                          |    47|\n",
      "|18    |      myproject_mul_5s_15s_15_2_1_MulnS_1_U                                 |myproject_mul_5s_15s_15_2_1_MulnS_1_114                              |    47|\n",
      "|19    |    myproject_mul_5s_15s_15_2_1_U14                                         |myproject_mul_5s_15s_15_2_1_108                                      |    47|\n",
      "|20    |      myproject_mul_5s_15s_15_2_1_MulnS_1_U                                 |myproject_mul_5s_15s_15_2_1_MulnS_1_113                              |    47|\n",
      "|21    |    myproject_mul_5s_15s_15_2_1_U18                                         |myproject_mul_5s_15s_15_2_1_109                                      |    46|\n",
      "|22    |      myproject_mul_5s_15s_15_2_1_MulnS_1_U                                 |myproject_mul_5s_15s_15_2_1_MulnS_1                                  |    46|\n",
      "|23    |    myproject_mul_6ns_15s_15_2_1_U16                                        |myproject_mul_6ns_15s_15_2_1                                         |     1|\n",
      "|24    |      myproject_mul_6ns_15s_15_2_1_MulnS_3_U                                |myproject_mul_6ns_15s_15_2_1_MulnS_3                                 |     1|\n",
      "|25    |    myproject_mul_6s_15s_15_2_1_U15                                         |myproject_mul_6s_15s_15_2_1                                          |     1|\n",
      "|26    |      myproject_mul_6s_15s_15_2_1_MulnS_2_U                                 |myproject_mul_6s_15s_15_2_1_MulnS_2                                  |     1|\n",
      "|27    |    regslice_both_data_V_data_V_U                                           |regslice_both_110                                                    |   219|\n",
      "|28    |      ibuf_inst                                                             |xil_defaultlib_ibuf_111                                              |    36|\n",
      "|29    |      obuf_inst                                                             |xil_defaultlib_obuf_112                                              |   183|\n",
      "|30    |  dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0                       |dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s                   |   803|\n",
      "|31    |    grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_559         |dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s                 |   736|\n",
      "|32    |      myproject_mul_11ns_6s_16_2_1_U175                                     |myproject_mul_11ns_6s_16_2_1                                         |     1|\n",
      "|33    |        myproject_mul_11ns_6s_16_2_1_MulnS_6_U                              |myproject_mul_11ns_6s_16_2_1_MulnS_6                                 |     1|\n",
      "|34    |  layer2_out_V_data_0_V_U                                                   |fifo_w6_d16_A                                                        |    29|\n",
      "|35    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_104                                           |    11|\n",
      "|36    |  layer2_out_V_data_1_V_U                                                   |fifo_w6_d16_A_0                                                      |    30|\n",
      "|37    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_103                                           |    11|\n",
      "|38    |  layer2_out_V_data_2_V_U                                                   |fifo_w6_d16_A_1                                                      |    29|\n",
      "|39    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_102                                           |    11|\n",
      "|40    |  layer2_out_V_data_3_V_U                                                   |fifo_w6_d16_A_2                                                      |    29|\n",
      "|41    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_101                                           |    11|\n",
      "|42    |  layer2_out_V_data_4_V_U                                                   |fifo_w6_d16_A_3                                                      |    30|\n",
      "|43    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_100                                           |    11|\n",
      "|44    |  layer2_out_V_data_5_V_U                                                   |fifo_w6_d16_A_4                                                      |    29|\n",
      "|45    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_99                                            |    11|\n",
      "|46    |  layer2_out_V_data_6_V_U                                                   |fifo_w6_d16_A_5                                                      |    29|\n",
      "|47    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_98                                            |    11|\n",
      "|48    |  layer2_out_V_data_7_V_U                                                   |fifo_w6_d16_A_6                                                      |    30|\n",
      "|49    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_97                                            |    11|\n",
      "|50    |  layer3_out_V_data_0_V_U                                                   |fifo_w6_d16_A_7                                                      |    30|\n",
      "|51    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_96                                            |    12|\n",
      "|52    |  layer3_out_V_data_1_V_U                                                   |fifo_w6_d16_A_8                                                      |    31|\n",
      "|53    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_95                                            |    12|\n",
      "|54    |  layer3_out_V_data_2_V_U                                                   |fifo_w6_d16_A_9                                                      |    31|\n",
      "|55    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_94                                            |    12|\n",
      "|56    |  layer3_out_V_data_3_V_U                                                   |fifo_w6_d16_A_10                                                     |    30|\n",
      "|57    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_93                                            |    12|\n",
      "|58    |  layer3_out_V_data_4_V_U                                                   |fifo_w6_d16_A_11                                                     |    30|\n",
      "|59    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_92                                            |    12|\n",
      "|60    |  layer3_out_V_data_5_V_U                                                   |fifo_w6_d16_A_12                                                     |    31|\n",
      "|61    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_91                                            |    12|\n",
      "|62    |  layer3_out_V_data_6_V_U                                                   |fifo_w6_d16_A_13                                                     |    31|\n",
      "|63    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_90                                            |    12|\n",
      "|64    |  layer3_out_V_data_7_V_U                                                   |fifo_w6_d16_A_14                                                     |    30|\n",
      "|65    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_89                                            |    12|\n",
      "|66    |  layer4_out_V_data_0_V_U                                                   |fifo_w6_d16_A_15                                                     |    28|\n",
      "|67    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_88                                            |    10|\n",
      "|68    |  layer4_out_V_data_1_V_U                                                   |fifo_w6_d16_A_16                                                     |    29|\n",
      "|69    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_87                                            |    10|\n",
      "|70    |  layer4_out_V_data_2_V_U                                                   |fifo_w6_d16_A_17                                                     |    28|\n",
      "|71    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_86                                            |    10|\n",
      "|72    |  layer4_out_V_data_3_V_U                                                   |fifo_w6_d16_A_18                                                     |    29|\n",
      "|73    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_85                                            |    10|\n",
      "|74    |  layer4_out_V_data_4_V_U                                                   |fifo_w6_d16_A_19                                                     |    29|\n",
      "|75    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_84                                            |    10|\n",
      "|76    |  layer4_out_V_data_5_V_U                                                   |fifo_w6_d16_A_20                                                     |    28|\n",
      "|77    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_83                                            |    10|\n",
      "|78    |  layer4_out_V_data_6_V_U                                                   |fifo_w6_d16_A_21                                                     |    29|\n",
      "|79    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_82                                            |    10|\n",
      "|80    |  layer4_out_V_data_7_V_U                                                   |fifo_w6_d16_A_22                                                     |    28|\n",
      "|81    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg                                               |    10|\n",
      "|82    |  layer5_out_V_data_0_V_U                                                   |fifo_w16_d4_A                                                        |    21|\n",
      "|83    |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_81                                            |     9|\n",
      "|84    |  layer5_out_V_data_1_V_U                                                   |fifo_w16_d4_A_23                                                     |    21|\n",
      "|85    |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_80                                            |     9|\n",
      "|86    |  layer5_out_V_data_2_V_U                                                   |fifo_w16_d4_A_24                                                     |    21|\n",
      "|87    |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_79                                            |     9|\n",
      "|88    |  layer5_out_V_data_3_V_U                                                   |fifo_w16_d4_A_25                                                     |    21|\n",
      "|89    |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_78                                            |     9|\n",
      "|90    |  layer5_out_V_data_4_V_U                                                   |fifo_w16_d4_A_26                                                     |    21|\n",
      "|91    |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_77                                            |     9|\n",
      "|92    |  layer5_out_V_data_5_V_U                                                   |fifo_w16_d4_A_27                                                     |    21|\n",
      "|93    |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_76                                            |     9|\n",
      "|94    |  layer5_out_V_data_6_V_U                                                   |fifo_w16_d4_A_28                                                     |    21|\n",
      "|95    |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_75                                            |     9|\n",
      "|96    |  layer5_out_V_data_7_V_U                                                   |fifo_w16_d4_A_29                                                     |    22|\n",
      "|97    |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg                                               |     9|\n",
      "|98    |  layer7_out_V_data_0_V_U                                                   |fifo_w6_d1_A                                                         |    17|\n",
      "|99    |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_74                                             |     7|\n",
      "|100   |  layer7_out_V_data_10_V_U                                                  |fifo_w6_d1_A_30                                                      |    10|\n",
      "|101   |  layer7_out_V_data_11_V_U                                                  |fifo_w6_d1_A_31                                                      |    11|\n",
      "|102   |  layer7_out_V_data_12_V_U                                                  |fifo_w6_d1_A_32                                                      |    10|\n",
      "|103   |  layer7_out_V_data_13_V_U                                                  |fifo_w6_d1_A_33                                                      |    10|\n",
      "|104   |  layer7_out_V_data_14_V_U                                                  |fifo_w6_d1_A_34                                                      |    15|\n",
      "|105   |  layer7_out_V_data_15_V_U                                                  |fifo_w6_d1_A_35                                                      |    10|\n",
      "|106   |  layer7_out_V_data_16_V_U                                                  |fifo_w6_d1_A_36                                                      |    11|\n",
      "|107   |  layer7_out_V_data_17_V_U                                                  |fifo_w6_d1_A_37                                                      |    10|\n",
      "|108   |  layer7_out_V_data_18_V_U                                                  |fifo_w6_d1_A_38                                                      |    11|\n",
      "|109   |  layer7_out_V_data_19_V_U                                                  |fifo_w6_d1_A_39                                                      |    10|\n",
      "|110   |  layer7_out_V_data_1_V_U                                                   |fifo_w6_d1_A_40                                                      |    17|\n",
      "|111   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_73                                             |     7|\n",
      "|112   |  layer7_out_V_data_20_V_U                                                  |fifo_w6_d1_A_41                                                      |    10|\n",
      "|113   |  layer7_out_V_data_21_V_U                                                  |fifo_w6_d1_A_42                                                      |    10|\n",
      "|114   |  layer7_out_V_data_22_V_U                                                  |fifo_w6_d1_A_43                                                      |    10|\n",
      "|115   |  layer7_out_V_data_23_V_U                                                  |fifo_w6_d1_A_44                                                      |    11|\n",
      "|116   |  layer7_out_V_data_24_V_U                                                  |fifo_w6_d1_A_45                                                      |    10|\n",
      "|117   |  layer7_out_V_data_25_V_U                                                  |fifo_w6_d1_A_46                                                      |    13|\n",
      "|118   |  layer7_out_V_data_26_V_U                                                  |fifo_w6_d1_A_47                                                      |    10|\n",
      "|119   |  layer7_out_V_data_27_V_U                                                  |fifo_w6_d1_A_48                                                      |    10|\n",
      "|120   |  layer7_out_V_data_28_V_U                                                  |fifo_w6_d1_A_49                                                      |    11|\n",
      "|121   |  layer7_out_V_data_29_V_U                                                  |fifo_w6_d1_A_50                                                      |    10|\n",
      "|122   |  layer7_out_V_data_2_V_U                                                   |fifo_w6_d1_A_51                                                      |    19|\n",
      "|123   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_72                                             |     7|\n",
      "|124   |  layer7_out_V_data_30_V_U                                                  |fifo_w6_d1_A_52                                                      |    10|\n",
      "|125   |  layer7_out_V_data_31_V_U                                                  |fifo_w6_d1_A_53                                                      |    10|\n",
      "|126   |  layer7_out_V_data_3_V_U                                                   |fifo_w6_d1_A_54                                                      |    17|\n",
      "|127   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_71                                             |     7|\n",
      "|128   |  layer7_out_V_data_4_V_U                                                   |fifo_w6_d1_A_55                                                      |    12|\n",
      "|129   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_70                                             |     2|\n",
      "|130   |  layer7_out_V_data_5_V_U                                                   |fifo_w6_d1_A_56                                                      |    17|\n",
      "|131   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_69                                             |     7|\n",
      "|132   |  layer7_out_V_data_6_V_U                                                   |fifo_w6_d1_A_57                                                      |    17|\n",
      "|133   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_68                                             |     7|\n",
      "|134   |  layer7_out_V_data_7_V_U                                                   |fifo_w6_d1_A_58                                                      |    17|\n",
      "|135   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg                                                |     7|\n",
      "|136   |  layer7_out_V_data_8_V_U                                                   |fifo_w6_d1_A_59                                                      |    10|\n",
      "|137   |  layer7_out_V_data_9_V_U                                                   |fifo_w6_d1_A_60                                                      |    11|\n",
      "|138   |  layer8_out_V_data_0_V_U                                                   |fifo_w16_d1_A                                                        |    17|\n",
      "|139   |    U_fifo_w16_d1_A_shiftReg                                                |fifo_w16_d1_A_shiftReg                                               |     7|\n",
      "|140   |  linear_array_array_ap_fixed_1u_linear_config9_U0                          |linear_array_array_ap_fixed_1u_linear_config9_s                      |    39|\n",
      "|141   |    regslice_both_res_V_data_V_U                                            |regslice_both                                                        |    37|\n",
      "|142   |      ibuf_inst                                                             |xil_defaultlib_ibuf                                                  |    25|\n",
      "|143   |      obuf_inst                                                             |xil_defaultlib_obuf                                                  |     9|\n",
      "|144   |  linear_array_array_ap_fixed_8u_linear_config3_U0                          |linear_array_array_ap_fixed_8u_linear_config3_s                      |    35|\n",
      "|145   |  normalize_array_array_ap_fixed_32u_config7_U0                             |normalize_array_array_ap_fixed_32u_config7_s                         |   199|\n",
      "|146   |  pooling2d_cl_array_array_ap_fixed_8u_config5_U0                           |pooling2d_cl_array_array_ap_fixed_8u_config5_s                       |  1223|\n",
      "|147   |    call_ret_shift_line_buffer_array_ap_ufixed_8u_config5_s_fu_400          |shift_line_buffer_array_ap_ufixed_8u_config5_s                       |    55|\n",
      "|148   |      line_buffer_Array_V_1_0_0_U                                           |shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe         |     6|\n",
      "|149   |        shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_core_U |shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_core__1 |     6|\n",
      "|150   |      line_buffer_Array_V_1_0_1_U                                           |shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_61      |     6|\n",
      "|151   |        shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_core_U |shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_core__2 |     6|\n",
      "|152   |      line_buffer_Array_V_1_0_2_U                                           |shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_62      |     6|\n",
      "|153   |        shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_core_U |shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_core__3 |     6|\n",
      "|154   |      line_buffer_Array_V_1_0_3_U                                           |shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_63      |     6|\n",
      "|155   |        shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_core_U |shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_core__4 |     6|\n",
      "|156   |      line_buffer_Array_V_1_0_4_U                                           |shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_64      |     6|\n",
      "|157   |        shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_core_U |shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_core__5 |     6|\n",
      "|158   |      line_buffer_Array_V_1_0_5_U                                           |shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_65      |     6|\n",
      "|159   |        shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_core_U |shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_core__6 |     6|\n",
      "|160   |      line_buffer_Array_V_1_0_6_U                                           |shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_66      |     6|\n",
      "|161   |        shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_core_U |shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_core__7 |     6|\n",
      "|162   |      line_buffer_Array_V_1_0_7_U                                           |shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_67      |    13|\n",
      "|163   |        shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_core_U |shift_line_buffer_array_ap_ufixed_8u_config5_s_line_buffedEe_core    |     6|\n",
      "|164   |  relu_array_array_ap_ufixed_8u_relu_config4_U0                             |relu_array_array_ap_ufixed_8u_relu_config4_s                         |   150|\n",
      "|165   |  start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configlbW_U            |start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configlbW         |    12|\n",
      "|166   |  start_for_linear_array_array_ap_fixed_1u_linear_config9_U0_U              |start_for_linear_array_array_ap_fixed_1u_linear_config9_U0           |    10|\n",
      "|167   |  start_for_linear_array_array_ap_fixed_8u_linear_config3_U0_U              |start_for_linear_array_array_ap_fixed_8u_linear_config3_U0           |    11|\n",
      "|168   |  start_for_normalize_array_array_ap_fixed_32u_config7_U0_U                 |start_for_normalize_array_array_ap_fixed_32u_config7_U0              |    11|\n",
      "|169   |  start_for_pooling2d_cl_array_array_ap_fixed_8u_config5_U0_U               |start_for_pooling2d_cl_array_array_ap_fixed_8u_config5_U0            |    11|\n",
      "|170   |  start_for_relu_array_array_ap_ufixed_8u_relu_config4_U0_U                 |start_for_relu_array_array_ap_ufixed_8u_relu_config4_U0              |    10|\n",
      "+------+----------------------------------------------------------------------------+---------------------------------------------------------------------+------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2055.637 ; gain = 514.344 ; free physical = 24558 ; free virtual = 26860\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 62 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2055.637 ; gain = 514.344 ; free physical = 24560 ; free virtual = 26862\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2055.645 ; gain = 514.344 ; free physical = 24560 ; free virtual = 26862\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2076.695 ; gain = 0.000 ; free physical = 24634 ; free virtual = 26936\n",
      "INFO: [Netlist 29-17] Analyzing 496 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2159.531 ; gain = 0.000 ; free physical = 24563 ; free virtual = 26865\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "388 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 2159.531 ; gain = 641.227 ; free physical = 24696 ; free virtual = 26998\n",
      "# report_utilization -file vivado_synth.rpt\n",
      "INFO: [Common 17-206] Exiting Vivado at Mon Feb 20 13:59:11 2023...\n",
      "***** VIVADO SYNTHESIS COMPLETED IN 0h1m12s *****\n",
      "INFO: [HLS 200-112] Total elapsed time: 107.31 seconds; peak allocated memory: 485.852 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Mon Feb 20 13:59:30 2023...\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'EstimatedClockPeriod': '5.065',\n",
       " 'BestLatency': '62',\n",
       " 'WorstLatency': '62',\n",
       " 'IntervalMin': '45',\n",
       " 'IntervalMax': '45',\n",
       " 'BRAM_18K': '0',\n",
       " 'DSP48E': '18',\n",
       " 'FF': '6528',\n",
       " 'LUT': '9342',\n",
       " 'URAM': '0',\n",
       " 'AvailableBRAM_18K': '280',\n",
       " 'AvailableDSP48E': '220',\n",
       " 'AvailableFF': '106400',\n",
       " 'AvailableLUT': '53200',\n",
       " 'AvailableURAM': '0'}"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model_q.build(csim=False, synth=True, vsynth=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Unable to read project data. Exiting.\n"
     ]
    }
   ],
   "source": [
    "hls4ml.report.read_vivado_report('quantized_pruned_cnn/myproject_prj/solution1')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 1
}
