[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/LogicTypedef/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 100
LIB: work
FILE: ${SURELOG_DIR}/tests/LogicTypedef/dut.sv
n<> u<99> t<Top_level_rule> c<1> l<1:1> el<14:1>
  n<> u<1> t<Null_rule> p<99> s<98> l<1:1>
  n<> u<98> t<Source_text> p<99> c<97> l<1:1> el<11:10>
    n<> u<97> t<Description> p<98> c<96> l<1:1> el<11:10>
      n<> u<96> t<Module_declaration> p<97> c<4> l<1:1> el<11:10>
        n<> u<4> t<Module_ansi_header> p<96> c<2> s<24> l<1:1> el<1:13>
          n<module> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
          n<test> u<3> t<StringConst> p<4> l<1:8> el<1:12>
        n<> u<24> t<Non_port_module_item> p<96> c<23> s<34> l<2:5> el<2:38>
          n<> u<23> t<Module_or_generate_item> p<24> c<22> l<2:5> el<2:38>
            n<> u<22> t<Module_common_item> p<23> c<21> l<2:5> el<2:38>
              n<> u<21> t<Module_or_generate_item_declaration> p<22> c<20> l<2:5> el<2:38>
                n<> u<20> t<Package_or_generate_item_declaration> p<21> c<19> l<2:5> el<2:38>
                  n<> u<19> t<Data_declaration> p<20> c<18> l<2:5> el<2:38>
                    n<> u<18> t<Type_declaration> p<19> c<16> l<2:5> el<2:38>
                      n<> u<16> t<Data_type> p<18> c<5> s<17> l<2:13> el<2:24>
                        n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<2:13> el<2:18>
                        n<> u<15> t<Packed_dimension> p<16> c<14> l<2:19> el<2:24>
                          n<> u<14> t<Constant_range> p<15> c<9> l<2:20> el<2:23>
                            n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<2:20> el<2:21>
                              n<> u<8> t<Constant_primary> p<9> c<7> l<2:20> el<2:21>
                                n<> u<7> t<Primary_literal> p<8> c<6> l<2:20> el<2:21>
                                  n<1> u<6> t<IntConst> p<7> l<2:20> el<2:21>
                            n<> u<13> t<Constant_expression> p<14> c<12> l<2:22> el<2:23>
                              n<> u<12> t<Constant_primary> p<13> c<11> l<2:22> el<2:23>
                                n<> u<11> t<Primary_literal> p<12> c<10> l<2:22> el<2:23>
                                  n<0> u<10> t<IntConst> p<11> l<2:22> el<2:23>
                      n<log_two_bits> u<17> t<StringConst> p<18> l<2:25> el<2:37>
        n<> u<34> t<Non_port_module_item> p<96> c<33> s<54> l<3:5> el<3:23>
          n<> u<33> t<Module_or_generate_item> p<34> c<32> l<3:5> el<3:23>
            n<> u<32> t<Module_common_item> p<33> c<31> l<3:5> el<3:23>
              n<> u<31> t<Module_or_generate_item_declaration> p<32> c<30> l<3:5> el<3:23>
                n<> u<30> t<Package_or_generate_item_declaration> p<31> c<29> l<3:5> el<3:23>
                  n<> u<29> t<Net_declaration> p<30> c<25> l<3:5> el<3:23>
                    n<log_two_bits> u<25> t<StringConst> p<29> s<28> l<3:5> el<3:17>
                    n<> u<28> t<List_of_net_decl_assignments> p<29> c<27> l<3:18> el<3:22>
                      n<> u<27> t<Net_decl_assignment> p<28> c<26> l<3:18> el<3:22>
                        n<logn> u<26> t<StringConst> p<27> l<3:18> el<3:22>
        n<> u<54> t<Non_port_module_item> p<96> c<53> s<64> l<5:5> el<5:36>
          n<> u<53> t<Module_or_generate_item> p<54> c<52> l<5:5> el<5:36>
            n<> u<52> t<Module_common_item> p<53> c<51> l<5:5> el<5:36>
              n<> u<51> t<Module_or_generate_item_declaration> p<52> c<50> l<5:5> el<5:36>
                n<> u<50> t<Package_or_generate_item_declaration> p<51> c<49> l<5:5> el<5:36>
                  n<> u<49> t<Data_declaration> p<50> c<48> l<5:5> el<5:36>
                    n<> u<48> t<Type_declaration> p<49> c<46> l<5:5> el<5:36>
                      n<> u<46> t<Data_type> p<48> c<35> s<47> l<5:13> el<5:22>
                        n<> u<35> t<IntVec_TypeReg> p<46> s<45> l<5:13> el<5:16>
                        n<> u<45> t<Packed_dimension> p<46> c<44> l<5:17> el<5:22>
                          n<> u<44> t<Constant_range> p<45> c<39> l<5:18> el<5:21>
                            n<> u<39> t<Constant_expression> p<44> c<38> s<43> l<5:18> el<5:19>
                              n<> u<38> t<Constant_primary> p<39> c<37> l<5:18> el<5:19>
                                n<> u<37> t<Primary_literal> p<38> c<36> l<5:18> el<5:19>
                                  n<1> u<36> t<IntConst> p<37> l<5:18> el<5:19>
                            n<> u<43> t<Constant_expression> p<44> c<42> l<5:20> el<5:21>
                              n<> u<42> t<Constant_primary> p<43> c<41> l<5:20> el<5:21>
                                n<> u<41> t<Primary_literal> p<42> c<40> l<5:20> el<5:21>
                                  n<0> u<40> t<IntConst> p<41> l<5:20> el<5:21>
                      n<reg_two_bits> u<47> t<StringConst> p<48> l<5:23> el<5:35>
        n<> u<64> t<Non_port_module_item> p<96> c<63> s<84> l<6:5> el<6:23>
          n<> u<63> t<Module_or_generate_item> p<64> c<62> l<6:5> el<6:23>
            n<> u<62> t<Module_common_item> p<63> c<61> l<6:5> el<6:23>
              n<> u<61> t<Module_or_generate_item_declaration> p<62> c<60> l<6:5> el<6:23>
                n<> u<60> t<Package_or_generate_item_declaration> p<61> c<59> l<6:5> el<6:23>
                  n<> u<59> t<Net_declaration> p<60> c<55> l<6:5> el<6:23>
                    n<reg_two_bits> u<55> t<StringConst> p<59> s<58> l<6:5> el<6:17>
                    n<> u<58> t<List_of_net_decl_assignments> p<59> c<57> l<6:18> el<6:22>
                      n<> u<57> t<Net_decl_assignment> p<58> c<56> l<6:18> el<6:22>
                        n<regn> u<56> t<StringConst> p<57> l<6:18> el<6:22>
        n<> u<84> t<Non_port_module_item> p<96> c<83> s<94> l<8:5> el<8:36>
          n<> u<83> t<Module_or_generate_item> p<84> c<82> l<8:5> el<8:36>
            n<> u<82> t<Module_common_item> p<83> c<81> l<8:5> el<8:36>
              n<> u<81> t<Module_or_generate_item_declaration> p<82> c<80> l<8:5> el<8:36>
                n<> u<80> t<Package_or_generate_item_declaration> p<81> c<79> l<8:5> el<8:36>
                  n<> u<79> t<Data_declaration> p<80> c<78> l<8:5> el<8:36>
                    n<> u<78> t<Type_declaration> p<79> c<76> l<8:5> el<8:36>
                      n<> u<76> t<Data_type> p<78> c<65> s<77> l<8:13> el<8:22>
                        n<> u<65> t<IntVec_TypeBit> p<76> s<75> l<8:13> el<8:16>
                        n<> u<75> t<Packed_dimension> p<76> c<74> l<8:17> el<8:22>
                          n<> u<74> t<Constant_range> p<75> c<69> l<8:18> el<8:21>
                            n<> u<69> t<Constant_expression> p<74> c<68> s<73> l<8:18> el<8:19>
                              n<> u<68> t<Constant_primary> p<69> c<67> l<8:18> el<8:19>
                                n<> u<67> t<Primary_literal> p<68> c<66> l<8:18> el<8:19>
                                  n<1> u<66> t<IntConst> p<67> l<8:18> el<8:19>
                            n<> u<73> t<Constant_expression> p<74> c<72> l<8:20> el<8:21>
                              n<> u<72> t<Constant_primary> p<73> c<71> l<8:20> el<8:21>
                                n<> u<71> t<Primary_literal> p<72> c<70> l<8:20> el<8:21>
                                  n<0> u<70> t<IntConst> p<71> l<8:20> el<8:21>
                      n<bit_two_bits> u<77> t<StringConst> p<78> l<8:23> el<8:35>
        n<> u<94> t<Non_port_module_item> p<96> c<93> s<95> l<9:5> el<9:23>
          n<> u<93> t<Module_or_generate_item> p<94> c<92> l<9:5> el<9:23>
            n<> u<92> t<Module_common_item> p<93> c<91> l<9:5> el<9:23>
              n<> u<91> t<Module_or_generate_item_declaration> p<92> c<90> l<9:5> el<9:23>
                n<> u<90> t<Package_or_generate_item_declaration> p<91> c<89> l<9:5> el<9:23>
                  n<> u<89> t<Net_declaration> p<90> c<85> l<9:5> el<9:23>
                    n<bit_two_bits> u<85> t<StringConst> p<89> s<88> l<9:5> el<9:17>
                    n<> u<88> t<List_of_net_decl_assignments> p<89> c<87> l<9:18> el<9:22>
                      n<> u<87> t<Net_decl_assignment> p<88> c<86> l<9:18> el<9:22>
                        n<bitn> u<86> t<StringConst> p<87> l<9:18> el<9:22>
        n<> u<95> t<ENDMODULE> p<96> l<11:1> el<11:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/LogicTypedef/dut.sv:1:1: No timescale set for "test".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/LogicTypedef/dut.sv:1:1: Compile module "work@test".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitTypespec                                            1
BitVar                                                 1
Constant                                              12
Design                                                 1
LogicNet                                               2
LogicTypespec                                          2
Module                                                 1
PackedArrayTypespec                                    3
Range                                                  6
RefTypespec                                            3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/LogicTypedef/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@test (work@test), file:${SURELOG_DIR}/tests/LogicTypedef/dut.sv, line:1:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@test
  |vpiVariables:
  \_BitVar: (work@test.bitn), line:9:18, endln:9:22
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/LogicTypedef/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@test.bitn.bit_two_bits), line:9:5, endln:9:17
      |vpiParent:
      \_BitVar: (work@test.bitn), line:9:18, endln:9:22
      |vpiName:bit_two_bits
      |vpiFullName:work@test.bitn.bit_two_bits
      |vpiActual:
      \_BitTypespec: (bit_two_bits), line:8:13, endln:8:22
    |vpiName:bitn
    |vpiFullName:work@test.bitn
    |vpiVisibility:1
  |vpiTypedef:
  \_PackedArrayTypespec: , line:2:13, endln:2:24
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/LogicTypedef/dut.sv, line:1:1, endln:11:10
    |vpiRange:
    \_Range: , line:2:19, endln:2:24
      |vpiParent:
      \_PackedArrayTypespec: , line:2:13, endln:2:24
      |vpiLeftRange:
      \_Constant: , line:2:20, endln:2:21
        |vpiParent:
        \_Range: , line:2:19, endln:2:24
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:22, endln:2:23
        |vpiParent:
        \_Range: , line:2:19, endln:2:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: (log_two_bits), line:2:13, endln:2:24
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/LogicTypedef/dut.sv, line:1:1, endln:11:10
    |vpiName:log_two_bits
    |vpiRange:
    \_Range: , line:2:19, endln:2:24
      |vpiParent:
      \_LogicTypespec: (log_two_bits), line:2:13, endln:2:24
      |vpiLeftRange:
      \_Constant: , line:2:20, endln:2:21
        |vpiParent:
        \_Range: , line:2:19, endln:2:24
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:22, endln:2:23
        |vpiParent:
        \_Range: , line:2:19, endln:2:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_PackedArrayTypespec: , line:5:13, endln:5:22
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/LogicTypedef/dut.sv, line:1:1, endln:11:10
    |vpiRange:
    \_Range: , line:5:17, endln:5:22
      |vpiParent:
      \_PackedArrayTypespec: , line:5:13, endln:5:22
      |vpiLeftRange:
      \_Constant: , line:5:18, endln:5:19
        |vpiParent:
        \_Range: , line:5:17, endln:5:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:20, endln:5:21
        |vpiParent:
        \_Range: , line:5:17, endln:5:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: (reg_two_bits), line:5:13, endln:5:22
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/LogicTypedef/dut.sv, line:1:1, endln:11:10
    |vpiName:reg_two_bits
    |vpiRange:
    \_Range: , line:5:17, endln:5:22
      |vpiParent:
      \_LogicTypespec: (reg_two_bits), line:5:13, endln:5:22
      |vpiLeftRange:
      \_Constant: , line:5:18, endln:5:19
        |vpiParent:
        \_Range: , line:5:17, endln:5:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:20, endln:5:21
        |vpiParent:
        \_Range: , line:5:17, endln:5:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_PackedArrayTypespec: , line:8:13, endln:8:22
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/LogicTypedef/dut.sv, line:1:1, endln:11:10
    |vpiRange:
    \_Range: , line:8:17, endln:8:22
      |vpiParent:
      \_PackedArrayTypespec: , line:8:13, endln:8:22
      |vpiLeftRange:
      \_Constant: , line:8:18, endln:8:19
        |vpiParent:
        \_Range: , line:8:17, endln:8:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:8:20, endln:8:21
        |vpiParent:
        \_Range: , line:8:17, endln:8:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_BitTypespec: (bit_two_bits), line:8:13, endln:8:22
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/LogicTypedef/dut.sv, line:1:1, endln:11:10
    |vpiName:bit_two_bits
    |vpiRange:
    \_Range: , line:8:17, endln:8:22
      |vpiParent:
      \_BitTypespec: (bit_two_bits), line:8:13, endln:8:22
      |vpiLeftRange:
      \_Constant: , line:8:18, endln:8:19
        |vpiParent:
        \_Range: , line:8:17, endln:8:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:8:20, endln:8:21
        |vpiParent:
        \_Range: , line:8:17, endln:8:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:2:13, endln:2:24
  |vpiImportTypespec:
  \_LogicTypespec: (log_two_bits), line:2:13, endln:2:24
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:5:13, endln:5:22
  |vpiImportTypespec:
  \_LogicTypespec: (reg_two_bits), line:5:13, endln:5:22
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:8:13, endln:8:22
  |vpiImportTypespec:
  \_BitTypespec: (bit_two_bits), line:8:13, endln:8:22
  |vpiImportTypespec:
  \_LogicNet: (work@test.logn), line:3:18, endln:3:22
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/LogicTypedef/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@test.logn.log_two_bits), line:3:5, endln:3:17
      |vpiParent:
      \_LogicNet: (work@test.logn), line:3:18, endln:3:22
      |vpiName:log_two_bits
      |vpiFullName:work@test.logn.log_two_bits
      |vpiActual:
      \_LogicTypespec: (log_two_bits), line:2:13, endln:2:24
    |vpiName:logn
    |vpiFullName:work@test.logn
  |vpiImportTypespec:
  \_LogicNet: (work@test.regn), line:6:18, endln:6:22
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/LogicTypedef/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@test.regn.reg_two_bits), line:6:5, endln:6:17
      |vpiParent:
      \_LogicNet: (work@test.regn), line:6:18, endln:6:22
      |vpiName:reg_two_bits
      |vpiFullName:work@test.regn.reg_two_bits
      |vpiActual:
      \_LogicTypespec: (reg_two_bits), line:5:13, endln:5:22
    |vpiName:regn
    |vpiFullName:work@test.regn
  |vpiImportTypespec:
  \_BitVar: (work@test.bitn), line:9:18, endln:9:22
  |vpiDefName:work@test
  |vpiNet:
  \_LogicNet: (work@test.logn), line:3:18, endln:3:22
  |vpiNet:
  \_LogicNet: (work@test.regn), line:6:18, endln:6:22
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
