<p><style>[data-colorid=n5hsxbeh9c]{color:#201f1e} html[data-color-mode=dark] [data-colorid=n5hsxbeh9c]{color:#e1e0df}[data-colorid=xgdtzw4170]{color:#201f1e} html[data-color-mode=dark] [data-colorid=xgdtzw4170]{color:#e1e0df}</style><a href="/wiki/spaces/ENGR/pages/16172070/Ncore3+Weekly+Synthesis+Results?preview=%2F16172070%2F16233117%2FTiming+.xlsx"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-spreadsheet.png'); width: 250px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">Timing .xlsx</span></a></p><p><span class="legacy-color-text-blue3">10/16/2020<span>&nbsp;</span></span><strong>hw_config_32</strong><span class="legacy-color-text-blue3"><span>&nbsp;</span>DC topo synthesis with I/O constraints @<span>&nbsp;</span></span><strong>1.6GHz</strong><span class="legacy-color-text-blue3"><span>&nbsp;</span>(clock cycle=0.625 ns), SS corner,<span>&nbsp;</span></span><strong>5% ULVT</strong><span class="legacy-color-text-blue3">, LVT memories,<span>&nbsp;</span></span><strong>15% clock uncertainty</strong></p><div class="table-wrap"><table class="confluenceTable"><colgroup><col /></colgroup><tbody><tr><td class="confluenceTd"><p><span style="color: black;">/scratch/rsalamat/hw_config_32/results/20201016/20201016/output/synthesis/synopsys/top/</span><span style="color: inherit;">*_*/reports/</span></p><pre>aiu_top_a.qor.rpt&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WNS: 0.04776 &nbsp;TNS: 124.00761 &nbsp;Number of Violating Paths: 5837&nbsp;&nbsp;Levels of Logic: 40<br />dce_a.qor.rpt&nbsp; &nbsp;&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;&nbsp; WNS: 0.00000 &nbsp;TNS: 0.00000&nbsp; &nbsp; Number of Violating Paths: 0&nbsp; &nbsp; &nbsp;Levels of Logic: 29<br />dmi_a.qor.rpt&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WNS: WNS: 0.02479 &nbsp;TNS: 9.31296 &nbsp;Number of Violating Paths: 1881&nbsp;Levels of Logic: 32<br />dmi_b.qor.rpt&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WNS: 0.01195 &nbsp;TNS: 2.45594 &nbsp;Number of Violating Paths: 319&nbsp; Levels of Logic: 31<br />dmi_c.qor.rpt&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WNS: 0.00638 &nbsp;TNS: 0.23906 &nbsp;Number of Violating Paths: 103&nbsp; &nbsp;Levels of Logic: 24<br />ioaiu_top_a.qor.rpt&nbsp; &nbsp; &nbsp; &nbsp;    &nbsp;WNS: 0.03655 &nbsp;TNS: 16.54267 &nbsp;Number of Violating Paths: 2275&nbsp;&nbsp;Levels of Logic: 32<br />ioaiu_top_b.qor.rpt&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;   WNS: 0.04739 &nbsp;TNS: 20.98436 &nbsp;Number of Violating Paths: 1809&nbsp;&nbsp;Levels of Logic: 26<br />ioaiu_top_c.qor.rpt&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;  WNS: 0.04202 &nbsp;TNS: 9.37107 &nbsp;Number of Violating Paths: 1258&nbsp;&nbsp;Levels of Logic: 34<br />chi_async_adapter_a.qor.rpt:&nbsp;&nbsp;&nbsp;WNS: 0.13413 &nbsp;TNS: 96.66285 &nbsp;Number of Violating Paths: 1035&nbsp; Levels of Logic: 18<br />chi_async_adapter_b.qor.rpt:&nbsp;&nbsp;&nbsp;WNS: 0.13413 &nbsp;TNS: 96.66285 &nbsp;Number of Violating Paths: 1035&nbsp; Levels of Logic: 18<br />config_dii_a.qor.rpt:&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WNS: 0.00000&nbsp; TNS:&nbsp; 0.00000 Number of Violating Paths: 0&nbsp; &nbsp; Levels of Logic: 27<br />dii_top_a.qor.rpt:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WNS: 0.00417 &nbsp;TNS: 0.25260 &nbsp;Number of Violating Paths: 150&nbsp; Levels of Logic: 32<br />dve_a.qor.rpt:&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;WNS: 0.00000&nbsp; TNS:&nbsp; 0.00000 Number of Violating Paths: 0&nbsp; &nbsp; Levels of Logic: 21<br />grb_a.qor.rpt:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; WNS: 0.00000&nbsp; TNS:&nbsp; 0.00000 Number of Violating Paths: 0&nbsp; &nbsp; Levels of Logic:&nbsp; 8<br />dn_a.qor.rpt:&nbsp; &nbsp; &nbsp;&nbsp;&nbsp;&nbsp;          WNS: 0.00000 &nbsp;TNS: 0.00000 &nbsp;Number of Violating Paths: 0&nbsp; &nbsp;Levels of Logic: 5<br />ndn1_a.qor.rpt:&nbsp; &nbsp;&nbsp; &nbsp;&nbsp;         WNS: 0.02705 &nbsp;TNS: 0.07375 &nbsp;Number of Violating Paths: 29&nbsp; &nbsp;Levels of Logic: 10<br />ndn2_a.qor.rpt:&nbsp; &nbsp;&nbsp; &nbsp;&nbsp;         WNS: 0.00000 &nbsp;TNS: 0.00000 &nbsp;Number of Violating Paths: 0&nbsp; &nbsp;Levels of Logic: 16<br />ndn3_a.qor.rpt:&nbsp; &nbsp;&nbsp;           &nbsp;WNS: 0.00000 &nbsp;TNS: 0.00000 &nbsp;Number of Violating Paths: 0&nbsp; &nbsp;Levels of Logic: 20</pre></td></tr></tbody></table></div><p><span class="legacy-color-text-blue3">10/16/2020<span>&nbsp;</span></span><strong>hw_config_10</strong><span class="legacy-color-text-blue3"><span>&nbsp;</span>DC topo synthesis with I/O constraints @<span>&nbsp;</span></span><strong>1.6GHz</strong><span class="legacy-color-text-blue3"><span>&nbsp;</span>(clock cycle=0.625 ns), SS corner,<span>&nbsp;</span></span><strong>5% ULVT</strong><span class="legacy-color-text-blue3">, LVT memories,<span>&nbsp;</span></span><strong>15% clock uncertainty</strong></p><div class="table-wrap"><table class="confluenceTable"><colgroup><col /></colgroup><tbody><tr><td class="confluenceTd"><p><span style="color: black;">/scratch/rsalamat/hw_config_10/results/20201016/config_10_20201016/output/synthesis/synopsys/top/</span><span data-colorid="xgdtzw4170">*_*/reports/</span></p><p><span style="color: black;">&nbsp;</span></p><pre>aiu_top_a.qor.rpt&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;    WNS: 0.01139 &nbsp;TNS: 9.48742 &nbsp;Number of Violating Paths: 2612&nbsp; &nbsp;Levels of Logic: 38<br />aiu_top_b.qor.rpt&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;     WNS: 0.01440 &nbsp;TNS: 14.92698 &nbsp;Number of Violating Paths: 2614 &nbsp;Levels of Logic: 39&nbsp;<br />chi_async_adapter_a.qor.rpt&nbsp;  WNS: 0.14111 &nbsp;TNS: 107.09401 &nbsp;Number of Violating Paths: 1063&nbsp; &nbsp;Levels of Logic: 18<br />config_dii_a.qor.rpt&nbsp; &nbsp; &nbsp;&nbsp;    WNS: 0.00000 &nbsp;TNS: 0.00000 &nbsp;Number of Violating Paths: 0&nbsp; &nbsp;Levels of Logic: 15<br />csr_network_a.qor.rpt&nbsp; &nbsp; &nbsp;    WNS: 0.00000 &nbsp;TNS: 0.00000 &nbsp;Number of Violating Paths: 0&nbsp; &nbsp;Levels of Logic: 28<br />dce_a.qor.rpt&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;    WNS: 0.00532 &nbsp;TNS: 2.38331 &nbsp;Number of Violating Paths: 1392&nbsp; &nbsp;Levels of Logic: 34<br />dii_top_a.qor.rpt&nbsp; &nbsp; &nbsp; &nbsp;     &nbsp;WNS: 0.01690 &nbsp;TNS: 6.55154 &nbsp;Number of Violating Paths: 803&nbsp; &nbsp;Levels of Logic: 30<br />dii_top_b.qor.rpt&nbsp; &nbsp; &nbsp; &nbsp;     &nbsp;WNS: 0.00000 &nbsp;TNS: 0.00000 &nbsp;Number of Violating Paths: 0&nbsp; &nbsp;Levels of Logic: 32<br />dii_top_c.qor.rpt&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;    WNS: 0.00000 &nbsp;TNS: 0.00000 &nbsp;Number of Violating Paths: 0&nbsp; &nbsp;Levels of Logic: 2</pre><pre>dmi_a.qor.rpt&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;    WNS: 0.02370 &nbsp;TNS: 62.55827 &nbsp;Number of Violating Paths: 11056&nbsp; &nbsp;Levels of Logic: 35<br />dmi_b.qor.rpt&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;    WNS: 0.01051 &nbsp;TNS: 2.63476 &nbsp;Number of Violating Paths: 1500&nbsp; &nbsp;Levels of Logic: 11<br />dmi_c.qor.rpt&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;     &nbsp;WNS: 0.02675 &nbsp;TNS: 5.47646 &nbsp;Number of Violating Paths: 376&nbsp; &nbsp;Levels of Logic: 21<br />dve_a.qor.rpt&nbsp;&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;    WNS: 0.00000 &nbsp;TNS: 0.00000 &nbsp;Number of Violating Paths: 0&nbsp; &nbsp;Levels of Logic: 15&nbsp;<br />grb_a.qor.rpt&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;    WNS: 0.00000 &nbsp;TNS: 0.00000 &nbsp;Number of Violating Paths: 0&nbsp; &nbsp;Levels of Logic: 8<br />ioaiu_top_a.qor.rpt&nbsp; &nbsp; &nbsp; &nbsp;    WNS: 0.03845 &nbsp;TNS: 25.22332 &nbsp;Number of Violating Paths: 2855&nbsp;&nbsp;Levels of Logic: 43<br />ioaiu_top_b.qor.rpt&nbsp;&nbsp; &nbsp; &nbsp;     WNS: 0.03725 &nbsp;TNS: 22.21056 &nbsp;Number of Violating Paths: 2793&nbsp; &nbsp;Levels of Logic: 46<br />ioaiu_top_c.qor.rpt&nbsp;&nbsp; &nbsp; &nbsp;     WNS: 0.03178 &nbsp;TNS: 9.70021 &nbsp;Number of Violating Paths: 1151&nbsp; &nbsp;Levels of Logic: 13<br />ioaiu_top_d.qor.rpt&nbsp;&nbsp;&nbsp; &nbsp; &nbsp;    WNS: 0.03816 &nbsp;TNS: 7.23774 &nbsp;Number of Violating Paths: 780&nbsp; &nbsp;Levels of Logic: 31<br />ioaiu_top_e.qor.rpt&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;     WNS: 0.03351 &nbsp;TNS: 2.87930 &nbsp;Number of Violating Paths: 188&nbsp; &nbsp;Levels of Logic: 29<br />ioaiu_top_f.qor.rpt&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;     WNS: 0.03357 &nbsp;TNS: 4.98289 &nbsp;Number of Violating Paths: 259&nbsp; &nbsp;Levels of Logic: 37<br />ioaiu_top_g.qor.rpt&nbsp;&nbsp; &nbsp; &nbsp;     WNS: 0.08678 &nbsp;TNS: 132.54317 &nbsp;Number of Violating Paths: 15053&nbsp; &nbsp;Levels of Logic: 37<br />pma_master_a.qor.rpt&nbsp; &nbsp; &nbsp;&nbsp;    WNS: 0.00000 &nbsp;TNS: 0.00000 &nbsp;Number of Violating Paths: 0&nbsp; &nbsp;Levels of Logic: 8<br />pma_master_b.qor.rpt&nbsp;&nbsp;&nbsp; &nbsp;&nbsp;    WNS: 0.00000 &nbsp;TNS: 0.00000 &nbsp;Number of Violating Paths: 0&nbsp; &nbsp;Levels of Logic: 3</pre><pre><span style="color: black;">&nbsp;</span></pre></td></tr></tbody></table></div><p><span class="legacy-color-text-blue3">10/9/2020<span>&nbsp;</span></span><strong>hw_config_10</strong><span class="legacy-color-text-blue3"><span>&nbsp;</span>DC topo synthesis with I/O constraints @<span>&nbsp;</span></span><strong>1.6GHz</strong><span class="legacy-color-text-blue3"><span>&nbsp;</span>(clock cycle=0.625 ns), SS corner,<span>&nbsp;</span></span><strong>5% ULVT</strong><span class="legacy-color-text-blue3">, LVT memories,<span>&nbsp;</span></span><strong>15% clock uncertainty</strong></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /></colgroup><tbody><tr><td class="confluenceTd"><p><span class="legacy-color-text-default">/scratch/rsalamat/hw_config_10/results/20201009/config_10_20201009/output/synthesis/synopsys/top/</span><span data-colorid="n5hsxbeh9c"><span style="color: inherit;">*_*/reports/</span></span></p><pre>aiu_top_a.qor.rpt&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WNS: 0.02556 &nbsp;TNS: 13.23093 &nbsp;Number of Violating Paths: 1977&nbsp; &nbsp; Levels of Logic: 38<br />aiu_top_b.qor.rpt&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;WNS: 0.01607 &nbsp;TNS: 7.26954 &nbsp;Number of Violating Paths: 1674&nbsp; &nbsp;  Levels of Logic: 42<br />chi_async_adapter_a.qor.rpt&nbsp;&nbsp;WNS: 0.39201 &nbsp;TNS: 106.52824 &nbsp;Number of Violating Paths: 1047&nbsp; &nbsp;Levels of Logic: 23<br />config_dii_a.qor.rpt&nbsp;&nbsp;&nbsp; &nbsp;&nbsp; &nbsp; WNS: 0.00000 &nbsp;TNS: 0.00000 &nbsp;Number of Violating Paths: 0&nbsp; &nbsp;     Levels of Logic: 25<br />csr_network_a.qor.rpt&nbsp; &nbsp; &nbsp; &nbsp; WNS: 0.00000 &nbsp;TNS: 0.00000 &nbsp;Number of Violating Paths: 0&nbsp; &nbsp;     Levels of Logic: 23<br />dce_a.qor.rpt&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WNS: 0.01121 &nbsp;TNS: 10.54559 &nbsp;Number of Violating Paths: 2650&nbsp; &nbsp; Levels of Logic: 33<br />dii_top_a.qor.rpt&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WNS: WNS: 0.01406 &nbsp;TNS: 4.69788 &nbsp;Number of Violating Paths: 517&nbsp;Levels of Logic: 29<br />dii_top_b.qor.rpt&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WNS: 0.00000 &nbsp;TNS: 0.00000 &nbsp;Number of Violating Paths: 0&nbsp; &nbsp;     Levels of Logic: 32<br />dii_top_c.qor.rpt&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WNS: 0.00000 &nbsp;TNS: 0.00000 &nbsp;Number of Violating Paths: 0&nbsp; &nbsp;     Levels of Logic: 26<br />dmi_a.qor.rpt&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WNS: 0.03453 &nbsp;TNS: 92.13422 &nbsp;Number of Violating Paths: 13210&nbsp; &nbsp;Levels of Logic: 35<br />dmi_b.qor.rpt&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WNS: 0.01473 &nbsp;TNS: 4.30578 &nbsp;Number of Violating Paths: 1929&nbsp; &nbsp;  Levels of Logic: 17<br />dmi_c.qor.rpt&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WNS: 0.01447 &nbsp;TNS: 3.72336 &nbsp;Number of Violating Paths: 425&nbsp; &nbsp;   Levels of Logic: 19<br />dve_a.qor.rpt&nbsp;&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WNS: 0.00000 &nbsp;TNS: 0.00000 &nbsp;Number of Violating Paths: 0&nbsp; &nbsp;     Levels of Logic: 16<br />grb_a.qor.rpt&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WNS: 0.00000 &nbsp;TNS: 0.00000 &nbsp;Number of Violating Paths: 0&nbsp; &nbsp;     Levels of Logic: 8<br />ioaiu_top_a.qor.rpt&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WNS: 0.05818 &nbsp;TNS: 22.87059 &nbsp;Number of Violating Paths: 2373&nbsp;&nbsp;  Levels of Logic: 40<br />ioaiu_top_b.qor.rpt&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;WNS: 0.04745 &nbsp;TNS: 27.69591 &nbsp;Number of Violating Paths: 2901&nbsp; &nbsp; Levels of Logic: 41<br />ioaiu_top_c.qor.rpt&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;WNS: 0.04012 &nbsp;TNS: 10.37388 &nbsp;Number of Violating Paths: 938&nbsp; &nbsp;  Levels of Logic: 28<br />ioaiu_top_d.qor.rpt&nbsp;&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; WNS: 0.03948 &nbsp;TNS: 6.16592 &nbsp;Number of Violating Paths: 632&nbsp; &nbsp;   Levels of Logic: 33<br />ioaiu_top_e.qor.rpt&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;    WNS: 0.03295 &nbsp;TNS: 2.77492 &nbsp;Number of Violating Paths: 155&nbsp; &nbsp;   Levels of Logic: 22<br />ioaiu_top_f.qor.rpt&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;    WNS: 0.04017 &nbsp;TNS: 5.45920 &nbsp;Number of Violating Paths: 165&nbsp; &nbsp;   Levels of Logic: 25<br />ioaiu_top_g.qor.rpt&nbsp;&nbsp; &nbsp; &nbsp;    WNS: 0.06501 &nbsp;TNS: 98.22980 &nbsp;Number of Violating Paths: 13173&nbsp; &nbsp;Levels of Logic: 39<br />pma_master_a.qor.rpt&nbsp; &nbsp; &nbsp;&nbsp;   WNS: 0.00000 &nbsp;TNS: 0.00000 &nbsp;Number of Violating Paths: 0&nbsp; &nbsp;     Levels of Logic: 1<br />pma_master_b.qor.rpt&nbsp;&nbsp;&nbsp; &nbsp;&nbsp;   WNS: 0.00000 &nbsp;TNS: 0.00000 &nbsp;Number of Violating Paths: 0&nbsp; &nbsp;     Levels of Logic: 3</pre></td></tr></tbody></table></div><p><span class="legacy-color-text-blue3">10/02/2020<span>&nbsp;</span></span><strong>hw_config_32_stable_4151</strong><span class="legacy-color-text-blue3"><span>&nbsp;(Samsung)&nbsp;</span>DC topo synthesis @<span>&nbsp;</span></span><strong>1.6GHz</strong><span class="legacy-color-text-blue3"><span>&nbsp;</span>(clock cycle=0.625 ns), SS corner,<span>&nbsp;</span></span><strong>5% ULVT</strong><span class="legacy-color-text-blue3">, LVT memories,<span>&nbsp;</span></span><strong>15% clock uncertainty</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/home/rsalamat/9-28/results/4151/stable_4151_hw_cfg_32_final_part1/output/synthesis/synopsys/top/*_*/reports/
aiu_top_a.qor.rpt           WNS: 0.00354  TNS: 0.61784  Number of Violating Paths: 590  Levels of Logic: 41
dce_a.qor.rpt               WNS: 0.00000  TNS: 0.00000  Number of Violating Paths: 0    Levels of Logic: 31
dmi_a.qor.rpt               WNS: 0.00000  TNS: 0.00000  Number of Violating Paths: 0    Levels of Logic: 28
dmi_b.qor.rpt               WNS: 0.00000  TNS: 0.00000  Number of Violating Paths: 0    Levels of Logic: 21
dmi_c.qor.rpt               WNS: 0.00000  TNS: 0.00000  Number of Violating Paths: 0    Levels of Logic: 31
ioaiu_top_a.qor.rpt         WNS: 0.00000  TNS: 0.00000  Number of Violating Paths: 0    Levels of Logic: 18
ioaiu_top_b.qor.rpt         WNS: 0.00000  TNS: 0.00000  Number of Violating Paths: 0    Levels of Logic: 27
ioaiu_top_c.qor.rpt         WNS: 0.00000  TNS: 0.00000  Number of Violating Paths: 0    Levels of Logic: 28

/home/rsalamat/9-28/results/4151/stable_4151_hw_cfg_32_final_part2/output/synthesis/synopsys/top/*_*/reports/
chi_async_adapter_a.qor.rpt: WNS: 0.00000  TNS:  0.00000  Number of Violating Paths:0   Levels of Logic: 14
chi_async_adapter_b.qor.rpt: WNS: 0.00000  TNS:  0.00000  Number of Violating Paths:0   Levels of Logic: 14
config_dii_a.qor.rpt:        WNS: 0.00000  TNS:  0.00000  Number of Violating Paths:0   Levels of Logic: 26
dii_top_a.qor.rpt:           WNS: 0.00000  TNS:  0.00000  Number of Violating Paths:0   Levels of Logic: 33
dve_a.qor.rpt:               WNS: 0.00000  TNS:  0.00000  Number of Violating Paths:0   Levels of Logic: 15
grb_a.qor.rpt:               WNS: 0.00000  TNS:  0.00000  Number of Violating Paths:0   Levels of Logic:  8

/home/rsalamat/9-28/results/4151/stable_4151_hw_cfg_32_trans_dn_a/output/synthesis/synopsys/top/dn_a/reports
dn_a.qor.rpt:       WNS: 0.02675  TNS: 0.15088  Number of Violating Paths: 38   Levels of Logic: 25

/home/rsalamat/9-28/results/4151/stable_4151_hw_cfg_32_trans_ndn1_a/output/synthesis/synopsys/top/ndn1_a/reports
ndn1_a.qor.rpt:    WNS: 0.04211  TNS: 8.18292  Number of Violating Paths: 965   Levels of Logic: 20

/home/rsalamat/9-28/results/4151/stable_4151_hw_cfg_32_trans_ndn2_a/output/synthesis/synopsys/top/ndn2_a/reports
ndn2_a.qor.rpt:    WNS: 0.01214  TNS: 0.06120  Number of Violating Paths: 13   Levels of Logic: 21

/home/rsalamat/9-28/results/4151/stable_4151_hw_cfg_32_trans_ndn3_a/output/synthesis/synopsys/top/ndn3_a/reports
ndn3_a.qor.rpt:    WNS: 0.00000  TNS: 0.00000  Number of Violating Paths: 0   Levels of Logic: 19
</pre>
</div></div><p><span style="letter-spacing: 0.0px;"><br />09/28/2020 </span><strong style="letter-spacing: 0.0px;">hw_config_10</strong><span style="letter-spacing: 0.0px;"> DC topo synthesis @ </span><strong style="letter-spacing: 0.0px;">1.6GHz</strong><span style="letter-spacing: 0.0px;"> (clock cycle=0.625 ns), SS corner, </span><strong style="letter-spacing: 0.0px;">5% ULVT</strong><span style="letter-spacing: 0.0px;">, LVT memories, </span><strong style="letter-spacing: 0.0px;">15% clock uncertainty</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/boon/jenkins/hw_config_10_20200928/output/synthesis/synopsys/top/*_*/reports/

ioaiu_top_b.qor.rpt:         WNS: 0.06407  TNS: 75.77651  Violating Paths: 3849  Levels of Logic: 52
ioaiu_top_a.qor.rpt:         WNS: 0.04835  TNS: 56.97783  Violating Paths: 3281  Levels of Logic: 47
dmi_a.qor.rpt:               WNS: 0.02805  TNS: 19.07922  Violating Paths: 5100  Levels of Logic: 36
dce_a.qor.rpt:               WNS: 0.01275  TNS: 16.36690  Violating Paths: 3789  Levels of Logic: 38
dmi_c.qor.rpt:               WNS: 0.00391  TNS:  0.93456  Violating Paths:  936  Levels of Logic: 37
dmi_b.qor.rpt:               WNS: 0.00343  TNS:  0.84630  Violating Paths: 1139  Levels of Logic: 32
aiu_top_b.qor.rpt:           WNS: 0.00338  TNS:  0.43299  Violating Paths:  494  Levels of Logic: 35
ioaiu_top_g.qor.rpt:         WNS: 0.00136  TNS:  0.08711  Violating Paths:  401  Levels of Logic: 18
aiu_top_a.qor.rpt:           WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 32
chi_async_adapter_a.qor.rpt: WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 13
config_dii_a.qor.rpt:        WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 33
dii_top_a.qor.rpt:           WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 28
dii_top_b.qor.rpt:           WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 28
dii_top_c.qor.rpt:           WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 25
dve_a.qor.rpt:               WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 16
grb_a.qor.rpt:               WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic:  8
ioaiu_top_c.qor.rpt:         WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 31
ioaiu_top_d.qor.rpt:         WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 31
ioaiu_top_e.qor.rpt:         WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 22
ioaiu_top_f.qor.rpt:         WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 27


IOAIU with timing fixes:
/scratch/boon/jenkins/hw_config_10_ioaiu_timingfix/output/synthesis/synopsys/top/*_*/reports/
ioaiu_top_a.qor.rpt: WNS: 0.00126  TNS: 0.03351  Violating Paths: 118   Levels of Logic: 33
ioaiu_top_b.qor.rpt: WNS: 0.00757  TNS: 3.07787  Violating Paths: 1389  Levels of Logic: 35

</pre>
</div></div><p><br /></p><p>09/23/2020 <strong>hw_cfg_32 (Samsung)</strong>&nbsp;DC topo synthesis @ <strong>1.6GHz</strong> (clock cycle=0.625 ns), SS corner, <strong>5% ULVT cells</strong>, LVT memories, <strong>15% clock uncertainty</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/boon/jenkins/hw_cfg_32_stable_4057/output/synthesis/synopsys/top/dc_scripts_*/reports/

dmi_b.qor.rpt:               WNS: 0.13869  TNS: 4700.68359  Violating Paths:  70689  Levels of Logic: 42
aiu_top_a.qor.rpt:           WNS: 0.12291  TNS: 1232.84729  Violating Paths:  26272  Levels of Logic: 37 
dmi_a.qor.rpt:               WNS: 0.12068  TNS: 3612.23267  Violating Paths: 106860  Levels of Logic: 36
dmi_c.qor.rpt:               WNS: 0.11220  TNS: 3301.25952  Violating Paths:  76108  Levels of Logic: 39
dce_a.qor.rpt:               WNS: 0.01501  TNS:   33.10512  Violating Paths:   6468  Levels of Logic: 28
ioaiu_top_a.qor.rpt:         WNS: 0.00592  TNS:    3.38961  Violating Paths:   1526  Levels of Logic: 27
ioaiu_top_b.qor.rpt:         WNS: 0.00146  TNS:    0.07865  Violating Paths:    172  Levels of Logic: 41
ioaiu_top_c.qor.rpt:         WNS: 0.00095  TNS:    0.04495  Violating Paths:    156  Levels of Logic: 41
dii_top_a.qor.rpt:           WNS: 0.00095  TNS:    0.01805  Violating Paths:     88  Levels of Logic: 13
chi_async_adapter_a.qor.rpt: WNS: 0.00000  TNS:    0.00000  Violating Paths:      0  Levels of Logic: 20
chi_async_adapter_b.qor.rpt: WNS: 0.00000  TNS:    0.00000  Violating Paths:      0  Levels of Logic: 20
config_dii_a.qor.rpt:        WNS: 0.00000  TNS:    0.00000  Violating Paths:      0  Levels of Logic: 34
dve_a.qor.rpt:               WNS: 0.00000  TNS:    0.00000  Violating Paths:      0  Levels of Logic: 19
grb_a.qor.rpt:               WNS: 0.00000  TNS:    0.00000  Violating Paths:      0  Levels of Logic:  4</pre>
</div></div><p>09/13/2020 <strong>hw_cfg_32 (Samsung)</strong>&nbsp;DC topo synthesis @ <strong>1.6GHz</strong> (clock cycle=0.625 ns), SS corner, <strong>5% ULVT cells</strong>, LVT memories, <strong>15% clock uncertainty</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">DC topo synthesis @ 1.6GHz (clock cycle=0.625 ns), SS corner, 5% ULVT cells, LVT memories, 15% clock uncertainty

/scratch/boon/jenkins/hw_cfg_32_stable_3937/dc_scripts_*/reports/

aiu_top_a.qor.rpt:   WNS: 0.04038  TNS: 91.77790 Violating Paths: 5066  Logic Levels: 39
dce_a.qor.rpt:       WNS: 0.00000  TNS: 0.00000  Violating Paths:    0  Logic Levels: 31
dii_top_a.qor.rpt:   WNS: 0.00000  TNS: 0.00000  Violating Paths:    0  Logic Levels: 26
dmi_a.qor.rpt:       WNS: 0.00184  TNS: 0.13063  Violating Paths:  430  Logic Levels: 30
dmi_b.qor.rpt:       WNS: 0.00000  TNS: 0.00000  Violating Paths:    0  Logic Levels: 35
dmi_c.qor.rpt:       WNS: 0.00000  TNS: 0.00000  Violating Paths:    0  Logic Levels: 23
ioaiu_top_a.qor.rpt: WNS: 0.00000  TNS: 0.00000  Violating Paths:    0  Logic Levels: 31
ioaiu_top_b.qor.rpt: WNS: 0.00000  TNS: 0.00000  Violating Paths:    0  Logic Levels: 11
ioaiu_top_c.qor.rpt: WNS: 0.00000  TNS: 0.00000  Violating Paths:    0  Logic Levels: 29

/scratch/boon/jenkins/hw_cfg_32_stable_3937_part2/dc_scripts_*/reports/

chi_async_adapter_a.qor.rpt: WNS: 0.00000  TNS: 0.00000  Violating Paths: 0  Levels of Logic: 21
chi_async_adapter_b.qor.rpt: WNS: 0.00000  TNS: 0.00000  Violating Paths: 0  Levels of Logic: 21
config_dii_a.qor.rpt:        WNS: 0.00000  TNS: 0.00000  Violating Paths: 0  Levels of Logic: 27
csr_network_a.qor.rpt:       WNS: 0.00000  TNS: 0.00000  Violating Paths: 0  Levels of Logic: 25
dve_a.qor.rpt:               WNS: 0.00000  TNS: 0.00000  Violating Paths: 0  Levels of Logic: 15
grb_a.qor.rpt:               WNS: 0.00000  TNS: 0.00000  Violating Paths: 0  Levels of Logic:  8

/scratch/boon/jenkins/hw_cfg_32_stable_3937_part3_results/dc_scripts_*/reports/

ndn3_a.qor.rpt: WNS: 0.00010  TNS:  0.00031  Violating Paths:   26  Levels of Logic: 17
ndn2_a.qor.rpt: WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 14
ndn1_a.qor.rpt: WNS: 0.04138  TNS:  0.07150  Violating Paths:   57  Levels of Logic: 20
    =&gt;flop2io   WNS: 0.04138 =&gt; output external delay of 60% clock cycle is over-constrained.
dn_a.qor.rpt:   WNS: 0.13536  TNS: 29.17095  Violating Paths: 9455  Levels of Logic:  9
    =&gt;flop2flop WNS: 0.03344
    =&gt;flop2io   WNS: 0.13536 =&gt; output external delay of 60% clock cycle is over-constrained.
  Startpoint: ncaiu0_dpkt2/u_smi_hdr_pipe0/u_rdy_vld_pipe_dp/u_pipereg_0/reg_out_dffre/q_reg[50]
              (rising edge-triggered flip-flop clocked by clk_reg_a_clk_dom_a_clk_subdom_a_clk)
  Endpoint: ncaiu0_dpkt2_Z0__ncaiu0_smi_rx2_ndp_ndp[32]
            (output port clocked by clk_reg_a_clk_dom_a_clk_subdom_a_clk)
  Path Group: flop2io
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock network delay (ideal)                                              0.00000    0.00000
  ncaiu0_dpkt2/u_smi_hdr_pipe0/u_rdy_vld_pipe_dp/u_pipereg_0/reg_out_dffre/q_reg[50]/CP (DFRPQD2BWP300H8P64PDULVT)  0.00000  0.00000  0.00000 r
  ncaiu0_dpkt2/u_smi_hdr_pipe0/u_rdy_vld_pipe_dp/u_pipereg_0/reg_out_dffre/q_reg[50]/Q (DFRPQD2BWP300H8P64PDULVT)  0.01150  0.03659  0.03659 f
  ncaiu0_dpkt2/Z0_ndp_ndp[32] (net)             1      0.00462             0.00000    0.03659 f
  ncaiu0_dpkt2/Z0_ndp_ndp[32] (smi_depkt_a_1)                              0.00000    0.03659 f
  n6889 (net)                                          0.00462             0.00000    0.03659 f
  U682/Z (BUFFD10BWP300H8P64PDULVT)                              0.04809   0.04259 *  0.07919 f
  ncaiu0_dpkt2_Z0__ncaiu0_smi_rx2_ndp_ndp[32] (net)     1  0.10461         0.00000    0.07919 f
  ncaiu0_dpkt2_Z0__ncaiu0_smi_rx2_ndp_ndp[32] (out)              0.35955   0.21218 *  0.29136 f
  data arrival time                                                                   0.29136

  clock clk_reg_a_clk_dom_a_clk_subdom_a_clk (rise edge)                   0.62500    0.62500
  clock network delay (ideal)                                              0.00000    0.62500
  clock uncertainty                                                       -0.09400    0.53100
  output external delay                                                   -0.37500    0.15600
  data required time                                                                  0.15600
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  0.15600
  data arrival time                                                                  -0.29136
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                   -0.13536

</pre>
</div></div><p>09/11/2020 <strong>hw_cfg_32 (Samsung)</strong>&nbsp;DC topo synthesis @ <strong>1.6GHz</strong> (clock cycle=0.625 ns), SS corner, <strong>5% ULVT cells</strong>, LVT memories, <strong>15% clock uncertainty</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/boon/jenkins/hw_cfg_32_stable_3920_results/hw_cfg_32_stable_3920_part1/dc_scripts_*/reports/
aiu_top_a.qor.rpt:   WNS: 0.04038  TNS: 91.77790  Violating Paths: 5066  Levels of Logic: 39
dce_a.qor.rpt:       WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 38
dii_top_a.qor.rpt:   WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 26
dmi_a.qor.rpt:       WNS: 0.00184  TNS:  0.13063  Violating Paths:  430  Levels of Logic: 30
dmi_b.qor.rpt:       WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 35
dmi_c.qor.rpt:       WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 32
ioaiu_top_a.qor.rpt: WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 16
ioaiu_top_b.qor.rpt: WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 35
ioaiu_top_c.qor.rpt: WNS: 0.00036  TNS:  0.00284  Violating Paths:   40  Levels of Logic: 33

/scratch/boon/jenkins/hw_cfg_32_stable_3920_results/hw_cfg_32_stable_3920_part2/dc_scripts_*/reports/
chi_async_adapter_a.qor.rpt: WNS: 0.00000  TNS: 0.00000  Violating Paths:    0  Levels of Logic: 21  
chi_async_adapter_b.qor.rpt: WNS: 0.00000  TNS: 0.00000  Violating Paths:    0  Levels of Logic: 21
config_dii_a.qor.rpt:        WNS: 0.00000  TNS: 0.00000  Violating Paths:    0  Levels of Logic: 27
csr_network_a.qor.rpt:       WNS: 0.00000  TNS: 0.00000  Violating Paths:    0  Levels of Logic: 25
dn_smi_a.qor.rpt:            WNS: 0.00731  TNS: 0.79001  Violating Paths: 1597  Levels of Logic: 18
dve_a.qor.rpt:               WNS: 0.00000  TNS: 0.00000  Violating Paths:    0  Levels of Logic: 17
grb_a.qor.rpt:               WNS: 0.00000  TNS: 0.00000  Violating Paths:    0  Levels of Logic:  8
ndn1_smi_a.qor.rpt:          WNS: 0.00964  TNS: 0.01162  Violating Paths:    4  Levels of Logic: 13
ndn2_smi_a.qor.rpt:          WNS: 0.00000  TNS: 0.00000  Violating Paths:    0  Levels of Logic: 12
ndn3_smi_a.qor.rpt:          WNS: 0.00000  TNS: 0.00000  Violating Paths:    0  Levels of Logic: 23</pre>
</div></div><p>08/27/2020 <strong>hw_cfg_32 (Samsung)</strong>&nbsp;DC topo synthesis @ <strong>1.6GHz</strong> (clock cycle=0.625 ns), SS corner, <strong>5% ULVT</strong>, LVT memories, <strong>15% clock uncertainty</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/boon/jenkins/hw_cfg_32_20200827_part1_results
dc_scripts_aiu_top_a/reports/aiu_top_a.qor.rpt:                      WNS: 0.05882  TNS: 171.31625  Violating Paths:  6550  Levels of Logic: 43 
dc_scripts_dmi_b/reports/dmi_b.qor.rpt:                              WNS: 0.05575  TNS: 665.75830  Violating Paths: 26869  Levels of Logic: 38
dc_scripts_dmi_c/reports/dmi_c.qor.rpt:                              WNS: 0.04303  TNS: 488.05524  Violating Paths: 24361  Levels of Logic: 40
dc_scripts_dmi_a/reports/dmi_a.qor.rpt:                              WNS: 0.01761  TNS:   8.55795  Violating Paths:  2977  Levels of Logic: 36
dc_scripts_dce_a/reports/dce_a.qor.rpt:                              WNS: 0.00129  TNS:   0.01825  Violating Paths:    47  Levels of Logic: 31
dc_scripts_dii_top_a/reports/dii_top_a.qor.rpt:                      WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 20
dc_scripts_ioaiu_top_a/reports/ioaiu_top_a.qor.rpt:                  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 29
dc_scripts_ioaiu_top_b/reports/ioaiu_top_b.qor.rpt:                  WNS: 0.00013  TNS:   0.00060  Violating Paths:    17  Levels of Logic: 33
dc_scripts_ioaiu_top_c/reports/ioaiu_top_c.qor.rpt:                  WNS: 0.00062  TNS:   0.00131  Violating Paths:     8  Levels of Logic: 21

/scratch/boon/jenkins/hw_cfg_32_20200827_part2_results
dc_scripts_chi_async_adapter_a/reports/chi_async_adapter_a.qor.rpt:  WNS: 0.00000  TNS:   0.00000  Violating Paths:    0  Levels of Logic: 21
dc_scripts_chi_async_adapter_b/reports/chi_async_adapter_b.qor.rpt:  WNS: 0.00000  TNS:   0.00000  Violating Paths:    0  Levels of Logic: 21
dc_scripts_config_dii_a/reports/config_dii_a.qor.rpt:                WNS: 0.00000  TNS:   0.00000  Violating Paths:    0  Levels of Logic: 37
dc_scripts_csr_network_a/reports/csr_network_a.qor.rpt:              WNS: 0.00000  TNS:   0.00000  Violating Paths:    0  Levels of Logic: 22
dc_scripts_dn_smi_a/reports/dn_smi_a.qor.rpt:                        WNS: 0.01263  TNS:   2.03962  Violating Paths: 2448  Levels of Logic: 23
dc_scripts_dve_a/reports/dve_a.qor.rpt:                              WNS: 0.00000  TNS:   0.00000  Violating Paths:    0  Levels of Logic: 18
dc_scripts_grb_a/reports/grb_a.qor.rpt:                              WNS: 0.00000  TNS:   0.00000  Violating Paths:    0  Levels of Logic:  8
dc_scripts_ndn1_smi_a/reports/ndn1_smi_a.qor.rpt:                    WNS: 0.00000  TNS:   0.00000  Violating Paths:    0  Levels of Logic: 19
dc_scripts_ndn2_smi_a/reports/ndn2_smi_a.qor.rpt:                    WNS: 0.00000  TNS:   0.00000  Violating Paths:    0  Levels of Logic: 16
dc_scripts_ndn3_smi_a/reports/ndn3_smi_a.qor.rpt:                    WNS: 0.00000  TNS:   0.00000  Violating Paths:    0  Levels of Logic: 22

/scratch/boon/jenkins/hw_cfg_32_20200828_results
dc_scripts_ioaiu_top_a/reports/ioaiu_top_a.qor.rpt: WNS: 0.00000  TNS: 0.00000 Violating Paths: 0
dc_scripts_ioaiu_top_b/reports/ioaiu_top_b.qor.rpt: WNS: 0.00000  TNS: 0.00000 Violating Paths: 0
dc_scripts_ioaiu_top_c/reports/ioaiu_top_c.qor.rpt: WNS: 0.00011  TNS: 0.00023 Violating Paths: 4</pre>
</div></div><p><br /></p><p>08/22/2020 <strong>hw_config_10</strong> DC topo synthesis @ <strong>1.6GHz</strong> (clock cycle=0.625 ns), SS corner, <strong>5% ULVT</strong>, LVT memories, <strong>15% clock uncertainty</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">08/22/2020 hw_config_10 DC topo synthesis @ 1.6GHz (clock cycle=0.625 ns), SS corner, 5% ULVT, LVT memories, 15% clock uncertainty

/scratch/boon/jenkins/hw_config_10_synthesis_20200822_results/hw_config_10_synthesis_20200822_part1

dc_scripts_dce_a/reports/dce_a.qor.rpt:               WNS: 0.01986  TNS: 21.99678  Violating Paths: 3851  Levels of Logic: 37
dc_scripts_dmi_c/reports/dmi_c.qor.rpt:               WNS: 0.00867  TNS:  5.22804  Violating Paths: 2319  Levels of Logic: 46
dc_scripts_dmi_a/reports/dmi_a.qor.rpt:               WNS: 0.00286  TNS:  0.57997  Violating Paths:  956  Levels of Logic: 34
dc_scripts_aiu_top_b/reports/aiu_top_b.qor.rpt:       WNS: 0.00159  TNS:  0.16416  Violating Paths:  384  Levels of Logic: 32
dc_scripts_aiu_top_a/reports/aiu_top_a.qor.rpt:       WNS: 0.00154  TNS:  0.13815  Violating Paths:  366  Levels of Logic: 24
dc_scripts_dmi_b/reports/dmi_b.qor.rpt:               WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 30

/scratch/boon/jenkins/hw_config_10_synthesis_20200822_results/hw_config_10_synthesis_20200822_part2

dc_scripts_ioaiu_top_a/reports/ioaiu_top_a.qor.rpt:   WNS: 0.02077  TNS: 17.11696  Violating Paths: 1931  Levels of Logic: 43
dc_scripts_ioaiu_top_b/reports/ioaiu_top_b.qor.rpt:   WNS: 0.00288  TNS:  0.97490  Violating Paths:  964  Levels of Logic: 43
dc_scripts_ioaiu_top_g/reports/ioaiu_top_g.qor.rpt:   WNS: 0.00500  TNS:  3.32097  Violating Paths: 2850  Levels of Logic: 28
dc_scripts_config_dii_a/reports/config_dii_a.qor.rpt: WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 26 
dc_scripts_dii_top_a/reports/dii_top_a.qor.rpt:       WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 35
dc_scripts_dii_top_b/reports/dii_top_b.qor.rpt:       WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 30
dc_scripts_dii_top_c/reports/dii_top_c.qor.rpt:       WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 22
dc_scripts_dve_a/reports/dve_a.qor.rpt:               WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 17
dc_scripts_ioaiu_top_c/reports/ioaiu_top_c.qor.rpt:   WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 24
dc_scripts_ioaiu_top_d/reports/ioaiu_top_d.qor.rpt:   WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 29
dc_scripts_ioaiu_top_e/reports/ioaiu_top_e.qor.rpt:   WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 15
dc_scripts_ioaiu_top_f/reports/ioaiu_top_f.qor.rpt:   WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 29</pre>
</div></div><p><br /></p><p>08/10/2020&nbsp;<strong>hw_config_31 (Samsung)</strong> DC topo synthesis @ <strong>1.6GHz</strong> (clock cycle=0.625 ns), SS corner, <strong>5% ULVT</strong>, LVT memories, 15% clock uncertainty</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">All units are synthesized at 1.6 GHz.

hw_config_31 (Samsung) DC topo synthesis @ 1.6GHz (clock cycle=0.625 ns), SS corner, 5% ULVT, LVT memories, 15% clock uncertainty

/scratch/boon/jenkins/hw_cfg_31_stable_3555_20200810_results/hw_cfg_31_stable_3555_RTL_run0

dc_scripts_aiu_top_a/reports/aiu_top_a.qor.rpt: WNS: 0.02457  TNS:  37.11825  Violating Paths:  4325  Levels of Logic: 34
dc_scripts_dce_a/reports/dce_a.qor.rpt:         WNS: 0.00148  TNS:   0.07989  Violating Paths:   293  Levels of Logic: 31
dc_scripts_dmi_a/reports/dmi_a.qor.rpt:         WNS: 0.01191  TNS:   3.25779  Violating Paths:   336  Levels of Logic: 37
dc_scripts_dmi_b/reports/dmi_b.qor.rpt:         WNS: 0.02174  TNS: 107.23840  Violating Paths: 12898  Levels of Logic: 43

/scratch/boon/jenkins/hw_cfg_31_stable_3555_20200810_results/hw_cfg_31_stable_3555_RTL_run2

dc_scripts_config_dii_a/reports/config_dii_a.qor.rpt: WNS: 0.00000  TNS: 0.00000  Violating Paths: 0  Levels of Logic: 26 
dc_scripts_dii_top_a/reports/dii_top_a.qor.rpt:       WNS: 0.00000  TNS: 0.00000  Violating Paths: 0  Levels of Logic: 38
dc_scripts_dve_a/reports/dve_a.qor.rpt:               WNS: 0.00000  TNS: 0.00000  Violating Paths: 0  Levels of Logic: 20
dc_scripts_ioaiu_top_a/reports/ioaiu_top_a.qor.rpt:   WNS: 0.00000  TNS: 0.00000  Violating Paths: 0  Levels of Logic: 12
dc_scripts_ioaiu_top_b/reports/ioaiu_top_b.qor.rpt:   WNS: 0.00000  TNS: 0.00000  Violating Paths: 0  Levels of Logic: 33
dc_scripts_ioaiu_top_c/reports/ioaiu_top_c.qor.rpt:   WNS: 0.00000  TNS: 0.00000  Violating Paths: 0  Levels of Logic: 28

/scratch/boon/jenkins/hw_cfg_31_stable_3555_20200810_results/hw_cfg_31_stable_3555_RTL_run3

dc_scripts_csr_network_a/reports/csr_network_a.qor.rpt:  WNS: 0.00000  TNS: 0.00000  Violating Paths: 0   Levels of Logic: 20
dc_scripts_dn_smi_a/reports/dn_smi_a.qor.rpt:            WNS: 0.00045  TNS: 0.00136  Violating Paths: 53  Levels of Logic: 21
dc_scripts_ndn1_smi_a/reports/ndn1_smi_a.qor.rpt:        WNS: 0.00000  TNS: 0.00000  Violating Paths: 0   Levels of Logic: 20
dc_scripts_ndn2_smi_a/reports/ndn2_smi_a.qor.rpt:        WNS: 0.00000  TNS: 0.00000  Violating Paths: 0   Levels of Logic: 21
dc_scripts_ndn3_smi_a/reports/ndn3_smi_a.qor.rpt:        WNS: 0.00000  TNS: 0.00000  Violating Paths: 0   Levels of Logic: 22</pre>
</div></div><p><br /></p><p>2020/07/31&nbsp;<strong>hw_config_10</strong> DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with <strong>5% ULVT</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">Now with memories references resolved, the DC topo synthesis results are:

/scratch/boon/jenkins/hw_cfg_10_synthesis_20200731_round2_results

dce_a:        Design  WNS: 0.03271  TNS: 50.19100  Violating Paths: 5271  Levels of Logic: 33
dmi_c:        Design  WNS: 0.03144  TNS: 86.85111  Violating Paths: 7907  Levels of Logic: 37
dmi_a:        Design  WNS: 0.02028  TNS: 20.35908  Violating Paths: 5850  Levels of Logic: 32
ioaiu_top_g:  Design  WNS: 0.00336  TNS:  1.12135  Violating Paths: 1223  Levels of Logic: 19
dmi_b:        Design  WNS: 0.00240  TNS:  0.03923  Violating Paths:   35  Levels of Logic: 28
ioaiu_top_c:  Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 16
ioaiu_top_d:  Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 14
ioaiu_top_e:  Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 21
ioaiu_top_f:  Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 29

/scratch/boon/jenkins/hw_cfg_10_synthesis_20200731_results/dc_scripts_*/*.qor.rpt

dmi_a:               WNS: 0.05302  TNS:  15.75452  Violating Paths:   338  Levels of Logic: 36
dmi_c:               WNS: 0.05071  TNS: 161.52087  Violating Paths:  9720  Levels of Logic: 40
aiu_top_b:           WNS: 0.00394  TNS:   0.84281  Violating Paths:   627  Levels of Logic: 37
dce_a:               WNS: 0.00279  TNS:   0.58687  Violating Paths:   753  Levels of Logic: 34
ioaiu_top_g:         WNS: 0.00140  TNS:   0.18756  Violating Paths:   538  Levels of Logic: 32
aiu_top_a:           WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 30
config_dii_a:        WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 27
dii_top_a:           WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 29
dii_top_b:           WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 31
dii_top_c:           WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 28
dmi_b:               WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 26
dve_a:               WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 13
grb_a:               WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic:  8
ioaiu_top_a:         WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 17
ioaiu_top_b:         WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 20
ioaiu_top_c:         WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 16
ioaiu_top_d:         WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 28
ioaiu_top_e:         WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 23
ioaiu_top_f:         WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 24


csr_network_a:       WNS: 0.03761  TNS:  10.51187  Violating Paths:   609  Levels of Logic: 28
chi_async_adapter_a: WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 20
pma_master_a:        WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic:  2
pma_master_b:        WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic:  3

//IO timing from Maestro is over-constrained. So, it&rsquo;s actually meeting timing.
dn_smi_a:            WNS: 0.12268  TNS:1112.65210  Violating Paths: 22515  Levels of Logic: 11
ndn1_smi_a:          WNS: 0.08542  TNS: 644.78931  Violating Paths: 16073  Levels of Logic:  8
ndn3_smi_a:          WNS: 0.07881  TNS: 259.81531  Violating Paths:  6902  Levels of Logic:  8
ndn2_smi_a:          WNS: 0.06948  TNS: 216.63979  Violating Paths:  6765  Levels of Logic:  7</pre>
</div></div><p><br /></p><p>2020/07/31&nbsp;<strong>hw_config_30</strong> (Samsung) DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with <strong>5% ULVT</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">Now with memories references resolved, the DC topo synthesis results are:

/scratch/boon/jenkins/hw_cfg_30_synthesis_20200731_round2_results

dmi_b:       WNS: 0.08750  TNS: 880.10876  Violating Paths: 21376  Levels of Logic: 42
dmi_a:       WNS: 0.00725  TNS:   7.29599  Violating Paths:  3838  Levels of Logic: 35
dce_a:       WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 30
ioaiu_top_b: WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 32
ioaiu_top_a: WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 26

/scratch/boon/jenkins/hw_cfg_30_synthesis_20200731_results/dc_scripts_*/*.qor.rpt

dmi_b:               WNS: 0.07278  TNS: 773.79504  Violating Paths: 22099  Levels of Logic: 41
aiu_top_a:           WNS: 0.01961  TNS:  31.43764  Violating Paths:  3706  Levels of Logic: 40
config_dii_a:        WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 36
dce_a:               WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 30
dii_top_a:           WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 31
dmi_a:               WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 38
dve_a:               WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 17
ioaiu_top_a:         WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 36
ioaiu_top_b:         WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 24

csr_network_a:       WNS: 0.03582  TNS:   9.17133  Violating Paths:   641  Levels of Logic: 26
chi_async_adapter_a: WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 18

//IO timing from Maestro is over-constrained.
ndn1_smi_a:          WNS: 0.11367  TNS: 445.28220  Violating Paths: 11494  Levels of Logic: 22
dn_smi_a:            WNS: 0.09741  TNS: 744.29712  Violating Paths: 18848  Levels of Logic: 19
ndn2_smi_a:          WNS: 0.07734  TNS: 179.62717  Violating Paths:  5336  Levels of Logic: 29
ndn3_smi_a:          WNS: 0.05608  TNS: 211.52667  Violating Paths:  6560  Levels of Logic: 18</pre>
</div></div><p><br /></p><p>2020/07/24 <strong>hw_config_10</strong> DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with <strong>5% ULVT</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">2020/07/24 hw_config_10 DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 5% ULVT

/scratch/boon/jenkins/hw_config_10_synthesis_20200724/dc_scripts/dc_scripts_*/reports/*qor.rpt

dmi_a:        WNS: 0.07289  TNS: 67.64179  Violating Paths: 5776  Levels of Logic: 35
dmi_c:        WNS: 0.02926  TNS: 66.11349  Violating Paths: 7297  Levels of Logic: 38
aiu_top_b:    WNS: 0.00406  TNS:  0.35952  Violating Paths:  452  Levels of Logic: 32
ioaiu_top_g:  WNS: 0.00383  TNS:  1.49696  Violating Paths: 1824  Levels of Logic: 32
dce_a:        WNS: 0.00190  TNS:  0.31746  Violating Paths:  585  Levels of Logic: 30
aiu_top_a:    WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 30
dmi_b:        WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 29
config_dii_a: WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 28
dii_top_a:    WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 29
dii_top_b:    WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 35
dii_top_c:    WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 24
ioaiu_top_a:  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 31
ioaiu_top_b:  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 17
ioaiu_top_c:  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 22
ioaiu_top_d:  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 27
ioaiu_top_e:  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 24
ioaiu_top_f:  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 34
dve_a:        WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 13

Verilog RTL:
/scratch/boon/jenkins/hw_config_10_synthesis_20200724/output/rtl/design</pre>
</div></div><p><br /></p><p>2020/07/24 <strong>hw_config_30</strong> (Samsung) DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with <strong>5% ULVT</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">2020/07/24 hw_config_30 (Samsung) DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 5% ULVT

/scratch/boon/jenkins/hw_config_30_synthesis_20200724_results/hw_config_30_20200724/dc_scripts_*/reports/*.qor.rpt

dmi_b.qor.rpt:                WNS: 0.02654  TNS: 155.70340  Violating Paths: 14314  Levels of Logic: 41
aiu_top_a.qor.rpt:            WNS: 0.01867  TNS:  19.66607  Violating Paths:  3285  Levels of Logic: 42
dmi_a.qor.rpt:                WNS: 0.00136  TNS:   0.05933  Violating Paths:   119  Levels of Logic: 37
dce_a.qor.rpt:                WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 34
dii_top_a.qor.rpt:            WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 35
ioaiu_top_a.qor.rpt:          WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 33

dn_smi_a.qor.rpt:             WNS: 0.00025  TNS:   0.00162  Violating Paths:    71  Levels of Logic:  8
ndn1_smi_a.qor.rpt:           WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 13
ndn2_smi_a.qor.rpt:           WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 15
ndn3_smi_a.qor.rpt:           WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 19
csr_network_a.qor.rpt:        WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 23
chi_async_adapter_a.qor.rpt:  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 18

Verilog RTL:
/scratch/boon/jenkins/hw_config_30_synthesis_20200724_results/hw_config_30_20200724/output/rtl/design</pre>
</div></div><p><br /></p><p>2020/07/20&nbsp;<strong>hw_config_30</strong>&nbsp;(Samsung) DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with<strong>&nbsp;5% ULVT</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/boon/jenkins/hw_config_30_20200720/results/hw_config_30_scripts_*/dc_scripts_*/reports/*.qor.rpt

ndn1_smi_a.qor.rpt:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; WNS: 0.21687&nbsp; TNS: 8171.36230&nbsp; Violating Paths: 74368&nbsp; Levels of Logic: 31
dmi_b.qor.rpt:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; WNS: 0.03542&nbsp; TNS:&nbsp; 312.49170&nbsp; Violating Paths: 18890&nbsp; Levels of Logic: 42
aiu_top_a.qor.rpt:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; WNS: 0.01721&nbsp; TNS:&nbsp;&nbsp; 17.34637&nbsp; Violating Paths:&nbsp; 2564&nbsp; Levels of Logic: 37
ndn2_smi_a.qor.rpt:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; WNS: 0.01306&nbsp; TNS:&nbsp;&nbsp; 61.49273&nbsp; Violating Paths: 12463&nbsp; Levels of Logic: 24
dce_a.qor.rpt:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; WNS: 0.00000&nbsp; TNS:&nbsp;&nbsp;&nbsp; 0.00000&nbsp; Violating Paths:&nbsp;&nbsp;&nbsp;&nbsp; 0&nbsp; Levels of Logic: 30
dmi_a.qor.rpt:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; WNS: 0.00000&nbsp; TNS:&nbsp;&nbsp;&nbsp; 0.00000&nbsp; Violating Paths:&nbsp;&nbsp;&nbsp;&nbsp; 0&nbsp; Levels of Logic: 30
ioaiu_top_a.qor.rpt:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; WNS: 0.00000&nbsp; TNS:&nbsp;&nbsp;&nbsp; 0.00000&nbsp; Violating Paths:&nbsp;&nbsp;&nbsp;&nbsp; 0&nbsp; Levels of Logic: 30
chi_async_adapter_a.qor.rpt: WNS: 0.00000&nbsp; TNS:&nbsp;&nbsp;&nbsp; 0.00000&nbsp; Violating Paths:&nbsp;&nbsp;&nbsp;&nbsp; 0&nbsp; Levels of Logic: 18
config_dii_a.qor.rpt:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; WNS: 0.00000&nbsp; TNS:&nbsp;&nbsp;&nbsp; 0.00000&nbsp; Violating Paths:&nbsp;&nbsp;&nbsp;&nbsp; 0&nbsp; Levels of Logic: 28
csr_network_a.qor.rpt:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; WNS: 0.00000&nbsp; TNS:&nbsp;&nbsp;&nbsp; 0.00000&nbsp; Violating Paths:&nbsp;&nbsp;&nbsp;&nbsp; 0&nbsp; Levels of Logic: 23
dii_top_a.qor.rpt:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; WNS: 0.00000&nbsp; TNS:&nbsp;&nbsp;&nbsp; 0.00000&nbsp; Violating Paths:&nbsp;&nbsp;&nbsp;&nbsp; 0&nbsp; Levels of Logic: 32
dve_a.qor.rpt:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; WNS: 0.00000&nbsp; TNS:&nbsp;&nbsp;&nbsp; 0.00000&nbsp; Violating Paths:&nbsp;&nbsp;&nbsp;&nbsp; 0&nbsp; Levels of Logic: 17
grb_a.qor.rpt:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; WNS: 0.00000&nbsp; TNS:&nbsp;&nbsp;&nbsp; 0.00000&nbsp; Violating Paths:&nbsp;&nbsp;&nbsp;&nbsp; 0&nbsp; Levels of Logic:&nbsp; 7
ndn3_smi_a.qor.rpt:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; WNS: 0.00000&nbsp; TNS:&nbsp;&nbsp;&nbsp; 0.00000&nbsp; Violating Paths:&nbsp;&nbsp;&nbsp;&nbsp; 0&nbsp; Levels of Logic: 21</pre>
</div></div><p><br /></p><p>2020/07/09&nbsp;<strong>hw_config_30</strong> (Samsung) DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with<strong> 5% ULVT</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/boon/jenkins/hw_config_30_20200717/results/hw_config_30_20200717/dc_scripts/dc_scripts_*/reports/*.qor.rpt

ndn1_smi_a: Design  WNS: 0.07190  TNS: 1166.77466  Violating Paths: 42344  Levels of Logic: 22
dmi_b:      Design  WNS: 0.06927  TNS: 1221.83521  Violating Paths: 31396  Levels of Logic: 43
dmi_a:      Design  WNS: 0.03829  TNS:   31.51416  Violating Paths:  6792  Levels of Logic: 33
aiu_top_a:  Design  WNS: 0.02670  TNS:   39.62482  Violating Paths:  3924  Levels of Logic: 38
dn_smi_a:   Design  WNS: 0.02656  TNS:   50.72162  Violating Paths: 10958  Levels of Logic: 22
dce_a:      Design  WNS: 0.00473  TNS:    0.43231  Violating Paths:   480  Levels of Logic: 19

NOTES:
ULVT percentage increased from 3% to 5%.
Only modules that violated timing in last week run are included in this week&rsquo;s DC topo synthesis run.
NDN1 network: FAILS TIMING (ATP bus = 156 bits wide, 17x17 switch) ATP packet style=Parallel</pre>
</div></div><p><br /></p><p>2020/07/17&nbsp;<strong>hw_config_10</strong> (QoS enabled) DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), <strong>clock uncertainty=15%, <u>with 5% ULVT</u></strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/boon/jenkins/hw_config_10_synthesis_20200717/results/dc_scripts_*/reports/

dmi_b:         Design  WNS: 0.01898  TNS:  2.11882  Violating Paths:  194  Levels of Logic: 27
dce_a:         Design  WNS: 0.01714  TNS: 22.36768  Violating Paths: 4036  Levels of Logic: 35
dmi_a:         Design  WNS: 0.01094  TNS:  5.29078  Violating Paths: 2675  Levels of Logic: 30
aiu_top_b:     Design  WNS: 0.00192  TNS:  0.52257  Violating Paths:  680  Levels of Logic: 29
aiu_top_a:     Design  WNS: 0.00072  TNS:  0.03827  Violating Paths:  198  Levels of Logic: 36
config_dii_a:  Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 27
dii_top_a:     Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 26
dii_top_b:     Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 29
dii_top_c:     Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 23
dmi_c:         Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 27
dve_a:         Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 16
ioaiu_top_a:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 28
ioaiu_top_b:   Synthesis Error
ioaiu_top_c:   Synthesis Error
ioaiu_top_d:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 27
ioaiu_top_e:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 24
ioaiu_top_f:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 16
ioaiu_top_g:   Synthesis Error

Verilog RTL directory:
/scratch/boon/jenkins/hw_config_10_synthesis_20200717/output/rtl/design

dc_scripts_ioaiu_top_b/reports/ioaiu_top_b.link.rpt
===================================================
Error:  ../../output/rtl/design/ioaiu_control_b.v:8498: Array index out of bounds w_cdr_offset[-1:0], valid bounds are [0:0]. (ELAB-298)
*** Presto compilation terminated with 1 errors. ***

dc_scripts_ioaiu_top_b/reports/ioaiu_top_c.link.rpt
===================================================
Error:  ../../output/rtl/design/ioaiu_control_b.v:8498: Array index out of bounds w_cdr_offset[-1:0], valid bounds are [0:0]. (ELAB-298)
*** Presto compilation terminated with 1 errors. ***

dc_scripts_ioaiu_top_b/reports/ioaiu_top_g.link.rpt
===================================================
Error:  ../../output/rtl/design/ioaiu_control_b.v:8498: Array index out of bounds w_cdr_offset[-1:0], valid bounds are [0:0]. (ELAB-298)
*** Presto compilation terminated with 1 errors. ***</pre>
</div></div><p><br /></p><p>2020/07/10&nbsp;<strong>hw_config_10</strong> (QoS enabled) DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), <strong>clock uncertainty=15%, <u>with 5% ULVT</u></strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">2020/07/10 hw_config_10 (with QoS enabled) DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 5% ULVT

/scratch/boon/jenkins/hw_config_10_synthesis_20200710/results/dc_scripts_*/reports/*.qor.rpt

dce_a.qor.rpt:          Design  WNS: 0.02592  TNS: 55.38553  Violating Paths: 6813  Logic Levels: 34
dmi_a.qor.rpt:          Design  WNS: 0.02292  TNS: 17.65279  Violating Paths: 4178  Logic Levels: 32
dmi_b.qor.rpt:          Design  WNS: 0.00975  TNS:  0.74455  Violating Paths:  265  Logic Levels: 31
ioaiu_top_g.qor.rpt:    Design  WNS: 0.00340  TNS:  1.16720  Violating Paths: 1502  Logic Levels: 23
aiu_top_b.qor.rpt:      Design  WNS: 0.00060  TNS:  0.02571  Violating Paths:  155  Logic Levels: 27
aiu_top_a.qor.rpt:      Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Logic Levels: 29
config_dii_a.qor.rpt:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Logic Levels: 34
dii_top_a.qor.rpt:      Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Logic Levels: 19 
dii_top_b.qor.rpt:      Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Logic Levels: 32
dii_top_c.qor.rpt:      Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Logic Levels: 28
dmi_c.qor.rpt:          Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Logic Levels: 13
dve_a.qor.rpt:          Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Logic Levels: 16
ioaiu_top_a.qor.rpt:    Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Logic Levels: 15
ioaiu_top_b.qor.rpt:    Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Logic Levels: 35
ioaiu_top_c.qor.rpt:    Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Logic Levels: 21
ioaiu_top_d.qor.rpt:    Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Logic Levels: 28
ioaiu_top_e.qor.rpt:    Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Logic Levels: 16
ioaiu_top_f.qor.rpt:    Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Logic Levels: 23</pre>
</div></div><p><br /></p><p>2020/07/09&nbsp;<strong>hw_config_30</strong> (Samsung) DC topo synthesis, frequency=<strong>1.6GHz</strong> (clock period=<strong>0.625 ns</strong>), <strong>clock uncertainty=15%, with 3% ULVT</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/boon/jenkins/hw_config_30_synthesis_20200709/results/dc_scripts_*/reports/

dmi_b:               WNS: 0.11070  TNS: 2181.74023  Violating Paths: 30917  Logic Levels: 43
ndn1_smi_a:          WNS: 0.09909  TNS: 1604.94714  Violating Paths: 41142  Logic Levels: 24
dmi_a:               WNS: 0.03733  TNS:  262.17004  Violating Paths: 18523  Logic Levels: 32
aiu_top_a:           WNS: 0.03509  TNS:   89.71674  Violating Paths:  5186  Logic Levels: 36
dce_a:               WNS: 0.03494  TNS:   37.14292  Violating Paths:  3892  Logic Levels: 35
dn_smi_a:            WNS: 0.02513  TNS:   72.13315  Violating Paths: 14771  Logic Levels: 23
config_dii_a:        WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Logic Levels: 22
dii_top_a:           WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Logic Levels: 30
ioaiu_top_a:         WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Logic Levels: 24
dve_a:               WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Logic Levels: 17
grb_a:               WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Logic Levels:  7
csr_network_a:       WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Logic Levels: 25
ndn2_smi_a:          WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Logic Levels: 23
ndn3_smi_a:          WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Logic Levels: 21
chi_async_adapter_a: WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Logic Levels: 18

NOTES:
John grepped through the data base and found 17x17 is the biggest switch, and the timing results for different ATP bus width are:
  NDN1 network: FAILS TIMING (ATP bus = 156 bits wide, 17x17 switch) ATP packet style=Parallel
  NDN2 network: PASSES TIMING (ATP bus = 77 bits wide, 17x17 switch) ATP packet style=Parallel
  NDN3 network: PASSES TIMING (ATP bus = 132 bits wide, 17x17 switch) ATP packet style=Parallel</pre>
</div></div><p><br /></p><p><br /></p><p>2020/07/03 <strong>hw_config_10</strong> (with QoS enabled) DC topo synthesis, frequency=<strong>1.6GHz</strong> (clock period=<strong>0.625 ns</strong>), <strong>clock uncertainty=15%, with 3% ULVT</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">2020/07/03 hw_config_10 (with QoS enabled) DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT

Directory:
/scratch/boon/synthesis_hw_config_10/20200703

dce_a:         Design  WNS: 0.06085  TNS: 178.25104  Violating Paths: 10232  Levels of Logic: 38  Gated Regs: 93.12
ioaiu_top_g:   Design  WNS: 0.03106  TNS:  84.03867  Violating Paths: 11009  Levels of Logic: 30  Gated Regs: 95.77 
dmi_a:         Design  WNS: 0.02253  TNS: 119.08508  Violating Paths: 14522  Levels of Logic: 33  Gated Regs: 96.89
dmi_b:         Design  WNS: 0.01465  TNS:   9.97462  Violating Paths:  2760  Levels of Logic: 28  Gated Regs: 97.68
dmi_c:         Design  WNS: 0.01123  TNS:  10.12445  Violating Paths:  3075  Levels of Logic: 33  Gated Regs: 97.13
aiu_top_a:     Design  WNS: 0.00368  TNS:   0.92044  Violating Paths:   781  Levels of Logic: 32  Gated Regs: 93.53
aiu_top_b:     Design  WNS: 0.00009  TNS:   0.00024  Violating Paths:     9  Levels of Logic: 33  Gated Regs: 93.56
config_dii_a:  Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 26  Gated Regs: 96.43
dii_top_a:     Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 19  Gated Regs: 93.94
dii_top_b:     Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 31  Gated Regs: 95.97
dii_top_c:     Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 31  Gated Regs: 96.72
dve_a:         Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 16  Gated Regs: 98.84
ioaiu_top_a:   Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 23  Gated Regs: 98.55
ioaiu_top_b:   Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 15  Gated Regs: 98.64
ioaiu_top_c:   Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 26  Gated Regs: 95.56
ioaiu_top_d:   Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 25  Gated Regs: 95.51
ioaiu_top_e:   Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 18  Gated Regs: 98.25
ioaiu_top_f:   Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 14  Gated Regs: 96.44</pre>
</div></div><p><br /></p><p>2020/06/29 <strong>hw_config_30</strong> DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/boon/synthesis_hw_config_30/20200629/

aiu_top_a:    Design  WNS: 0.04893  TNS: 140.37407  Violating Paths: 5321  Levels of Logic: 39  Gated Regs: 93.54
dmi_b:        Design  WNS: 0.00794  TNS:   3.94386  Violating Paths: 1872  Levels of Logic: 36  Gated Regs: 97.85
dmi_a:        Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:    0  Levels of Logic: 28  Gated Regs: 97.32
dce_a:        Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:    0  Levels of Logic: 30  Gated Regs: 91.14
ioaiu_top_a:  Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:    0  Levels of Logic: 27  Gated Regs: 95.12
dii_top_a:    Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:    0  Levels of Logic: 31  Gated Regs: 96.71
config_dii_a: Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:    0  Levels of Logic: 23  Gated Regs:  0.0
dve_a:        Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:    0  Levels of Logic: 18  Gated Regs: 97.94</pre>
</div></div><p><br /></p><p><br /></p><p>2020/06/25 hw_config_10 (with QoS enabled) DC topo synthesis, frequency=<strong>1.6GHz</strong> (clock period=<strong>0.625 ns</strong>), <strong>clock uncertainty=15%, with 3% ULVT</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">2020/06/25 hw_config_10 (with QoS enabled) DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT

/scratch/ehoward/hw_config_10_synthesis19_QoS_results/dc_scripts_*/reports/*.qor.rpt

ioaiu_top_g.qor.rpt:   Design  WNS: 0.06662  TNS: 298.57990  Violating Paths: 17534  Logic Levels: 27
dce_a.qor.rpt:         Design  WNS: 0.04626  TNS: 155.67545  Violating Paths: 11173  Logic Levels: 44
dmi_b.qor.rpt:         Design  WNS: 0.02742  TNS:  25.08324  Violating Paths:  4941  Logic Levels: 31
aiu_top_b.qor.rpt:     Design  WNS: 0.02229  TNS:   5.19009  Violating Paths:  1279  Logic Levels: 32
dmi_c.qor.rpt:         Design  WNS: 0.00894  TNS:   7.50240  Violating Paths:  3095  Logic Levels: 31
dmi_a.qor.rpt:         Design  WNS: 0.00694  TNS:   5.45754  Violating Paths:  3224  Logic Levels: 31
aiu_top_a.qor.rpt:     Design  WNS: 0.00283  TNS:   0.29366  Violating Paths:   275  Logic Levels: 33
ioaiu_top_a.qor.rpt:   Design  WNS: 0.00178  TNS:   0.18162  Violating Paths:   363  Logic Levels: 17
config_dii_a.qor.rpt:  Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Logic Levels: 24
dii_top_a.qor.rpt:     Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Logic Levels: 23
dii_top_b.qor.rpt:     Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Logic Levels: 22
dii_top_c.qor.rpt:     Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Logic Levels: 25
dve_a.qor.rpt:         Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Logic Levels: 16
grb_a.qor.rpt:         Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Logic Levels:  8
ioaiu_top_b.qor.rpt:   Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Logic Levels: 17
ioaiu_top_c.qor.rpt:   Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Logic Levels: 21
ioaiu_top_d.qor.rpt:   Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Logic Levels: 22
ioaiu_top_e.qor.rpt:   Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Logic Levels: 25
ioaiu_top_f.qor.rpt:   Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Logic Levels: 13
csr_network_a.qor.rpt: Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Logic Levels: 24
dn_smi_a.qor.rpt:      Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Logic Levels: 20
ndn1_smi_a.qor.rpt:    Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Logic Levels: 12
ndn2_smi_a.qor.rpt:    Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Logic Levels: 12
ndn3_smi_a.qor.rpt:    Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Logic Levels: 12</pre>
</div></div><p><br /></p><p>2020/06/19&nbsp;<strong>hw_config_10 (with QoS enabled)</strong>&nbsp;DC topo synthesis, frequency=<strong>1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">2020/06/19 hw_config_10 (with QoS enabled) DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT

/scratch/ehoward/hw_config_10_synthesis18_QoS_results/dc_scripts_*/reports/*.qor.rpt

dc_scripts_dce_0/reports/dce_a.qor.rpt:                 Design  WNS: 0.04449  TNS: 92.96626  Violating Paths:  7134  Logic Levels: 32
dc_scripts_dii_top_0/reports/dii_top_a.qor.rpt:         Design  WNS: 0.03662  TNS: 11.19111  Violating Paths:   409  Logic Levels: 34
dc_scripts_ioaiu_top_6/reports/ioaiu_top_g.qor.rpt:     Design  WNS: 0.02644  TNS: 80.05039  Violating Paths: 12323  Logic Levels: 39
dc_scripts_dmi_0/reports/dmi_a.qor.rpt:                 Design  WNS: 0.01853  TNS: 52.95394  Violating Paths:  9499  Logic Levels: 32
dc_scripts_dmi_1/reports/dmi_b.qor.rpt:                 Design  WNS: 0.01664  TNS: 18.05799  Violating Paths:  4208  Logic Levels: 29
dc_scripts_aiu_top_1/reports/aiu_top_b.qor.rpt:         Design  WNS: 0.00421  TNS:  0.62726  Violating Paths:   566  Logic Levels: 31
dc_scripts_aiu_top_0/reports/aiu_top_a.qor.rpt:         Design  WNS: 0.00353  TNS:  0.84487  Violating Paths:   748  Logic Levels: 31
dc_scripts_dmi_2/reports/dmi_c.qor.rpt:                 Design  WNS: 0.00323  TNS:  0.52208  Violating Paths:   623  Logic Levels: 35
dc_scripts_config_dii_0/reports/config_dii_a.qor.rpt:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Logic Levels: 24
dc_scripts_csr_network_0/reports/csr_network_a.qor.rpt: Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Logic Levels: 18
dc_scripts_dii_top_1/reports/dii_top_b.qor.rpt:         Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Logic Levels: 34
dc_scripts_dii_top_2/reports/dii_top_c.qor.rpt:         Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Logic Levels: 39
dc_scripts_dn_smi_0/reports/dn_smi_a.qor.rpt:           Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Logic Levels: 17
dc_scripts_dve_0/reports/dve_a.qor.rpt:                 Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Logic Levels: 16
dc_scripts_grb_0/reports/grb_a.qor.rpt:                 Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Logic Levels:  8
dc_scripts_ioaiu_top_0/reports/ioaiu_top_a.qor.rpt:     Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Logic Levels: 35
dc_scripts_ioaiu_top_1/reports/ioaiu_top_b.qor.rpt:     Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Logic Levels: 31
dc_scripts_ioaiu_top_2/reports/ioaiu_top_c.qor.rpt:     Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Logic Levels: 27
dc_scripts_ioaiu_top_3/reports/ioaiu_top_d.qor.rpt:     Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Logic Levels: 24
dc_scripts_ioaiu_top_4/reports/ioaiu_top_e.qor.rpt:     Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Logic Levels: 31
dc_scripts_ioaiu_top_5/reports/ioaiu_top_f.qor.rpt:     Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Logic Levels: 30
dc_scripts_ndn1_smi_0/reports/ndn1_smi_a.qor.rpt:       Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Logic Levels: 12
dc_scripts_ndn2_smi_0/reports/ndn2_smi_a.qor.rpt:       Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Logic Levels: 11
dc_scripts_ndn3_smi_0/reports/ndn3_smi_a.qor.rpt:       Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Logic Levels: 12</pre>
</div></div><p><br /></p><p><br /></p><p>2020/06/12&nbsp;<strong>hw_config_10 (with QoS enabled)</strong>&nbsp;DC topo synthesis, frequency=<strong>1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/ehoward/hw_config_10_synthesis17_QoS.results

aiu_top_b:     Design  WNS: 0.05782  TNS: 34.05123  Violating Paths: 2691  Logic Levels: 40  Gated Regs: 93.24
aiu_top_a:     Design  WNS: 0.04060  TNS: 30.06078  Violating Paths: 2687  Logic Levels: 36  Gated Regs: 92.93
dce_a:         Design  WNS: 0.03049  TNS: 67.42719  Violating Paths: 6654  Logic Levels: 41  Gated Regs: 93.09
dmi_a:         Design  WNS: 0.02646  TNS: 13.87860  Violating Paths: 3736  Logic Levels: 28  Gated Regs: 96.88
dii_top_a:     Design  WNS: 0.02643  TNS:  8.13676  Violating Paths:  354  Logic Levels: 34  Gated Regs: 93.26
dmi_b:         Design  WNS: 0.00894  TNS:  4.96286  Violating Paths: 1551  Logic Levels: 20  Gated Regs: 97.67
dmi_c:         Design  WNS: 0.00560  TNS:  1.90431  Violating Paths: 1302  Logic Levels: 37  Gated Regs: 97.10
ioaiu_top_g:   Design  WNS: 0.00213  TNS:  0.46315  Violating Paths:  693  Logic Levels: 33  Gated Regs: 95.70
config_dii_a:  Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Logic Levels: 21  Gated Regs: 96.01
csr_network_a: Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Logic Levels: 19  Gated Regs: 95.58
dii_top_b:     Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Logic Levels: 32  Gated Regs: 94.73
dii_top_c:     Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Logic Levels: 35  Gated Regs: 95.27
dn_smi_a:      Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Logic Levels: 12  Gated Regs: 99.16
dve_a:         Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Logic Levels: 16  Gated Regs: 98.84
ioaiu_top_a:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Logic Levels: 34  Gated Regs: 96.70
ioaiu_top_b:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Logic Levels: 27  Gated Regs: 97.23
ioaiu_top_c:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Logic Levels: 22  Gated Regs: 95.28
ioaiu_top_e:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Logic Levels: 26  Gated Regs: 96.87
ioaiu_top_f:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Logic Levels: 27  Gated Regs: 96.29
ndn1_smi_a:    Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Logic Levels: 12  Gated Regs: 98.82
ndn2_smi_a:    Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Logic Levels: 11  Gated Regs: 97.92
ndn3_smi_a:    Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Logic Levels: 12  Gated Regs: 98.87</pre>
</div></div><p><br /></p><p><br /></p><p>2020/06/04&nbsp;<strong>hw_config_10 (with QoS enabled)</strong>&nbsp;DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">csr_network_a: Design  WNS: 0.04975  TNS: 35.54137  Violating Paths:  1025  Levels of Logic: 28  Gated Regs: 93.84
dmi_a:         Design  WNS: 0.02135  TNS: 75.61541  Violating Paths: 11842  Levels of Logic: 31  Gated Regs: 96.88
dce_a:         Design  WNS: 0.01857  TNS: 22.60172  Violating Paths:  3812  Levels of Logic: 36  Gated Regs: 92.56
dmi_c:         Design  WNS: 0.01161  TNS: 13.09873  Violating Paths:  3711  Levels of Logic: 36  Gated Regs: 97.10
aiu_top_b:     Design  WNS: 0.00855  TNS:  1.68896  Violating Paths:   810  Levels of Logic: 26  Gated Regs: 91.97
dii_top_a:     Design  WNS: 0.00491  TNS:  0.93747  Violating Paths:   299  Levels of Logic: 30  Gated Regs: 95.79
ioaiu_top_g:   Design  WNS: 0.00369  TNS:  2.03096  Violating Paths:  1830  Levels of Logic: 19  Gated Regs: 95.58
dmi_b:         Design  WNS: 0.00282  TNS:  0.24042  Violating Paths:   487  Levels of Logic: 24  Gated Regs: 97.68
aiu_top_a:     Design  WNS: 0.00222  TNS:  0.23810  Violating Paths:   301  Levels of Logic: 29  Gated Regs: 92.41
config_dii_a:  Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Levels of Logic: 18  Gated Regs: 97.12
dii_top_b:     Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Levels of Logic: 35  Gated Regs: 95.95
dii_top_c:     Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Levels of Logic: 34  Gated Regs: 96.43
dn_smi_a:      Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Levels of Logic: 19  Gated Regs: 99.15
dve_a:         Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Levels of Logic: 17  Gated Regs: 98.84
ioaiu_top_a:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Levels of Logic: 16  Gated Regs: 98.51
ioaiu_top_b:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Levels of Logic: 30  Gated Regs: 98.63
ioaiu_top_c:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Levels of Logic: 22  Gated Regs: 94.89
ioaiu_top_d:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Levels of Logic: 24  Gated Regs: 93.65
ioaiu_top_e:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Levels of Logic: 22  Gated Regs: 98.19
ioaiu_top_f:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Levels of Logic: 31  Gated Regs: 96.32
ndn1_smi_a:    Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Levels of Logic: 13  Gated Regs: 98.77
ndn2_smi_a:    Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Levels of Logic: 16  Gated Regs: 97.52
ndn3_smi_a:    Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:     0  Levels of Logic: 12  Gated Regs: 98.87

NOTE: 
csr_network_a has negative slack only in flop2io path.

See /scratch/ehoward/hw_config_10_synthesis16_QoS.results/dc_scripts_csr_network_0/reports/csr_network_a.timing_max.flop2io.rpt

  Startpoint: atu_dce3/u_smi_depkt/u_smi_hdr_pipe0/u_rdy_vld_pipe_dp/u_pipereg_0/reg_out_dffre/q_reg[24]
              (rising edge-triggered flip-flop clocked by clk_reg_a_clk_dom_a_clk_subdom_a_clk)
  Endpoint: atu_dce3_apb__dce3_apb_pwdata[20]
            (output port clocked by clk_reg_a_clk_dom_a_clk_subdom_a_clk)
  Path Group: flop2io
  Path Type: max
  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk_reg_a_clk_dom_a_clk_subdom_a_clk (rise edge)                   0.00000    0.00000
  clock network delay (ideal)                                              0.00000    0.00000
  atu_dce3/u_smi_depkt/u_smi_hdr_pipe0/u_rdy_vld_pipe_dp/u_pipereg_0/reg_out_dffre/q_reg[24]/CP (DFRPQOPTLD2BWP300H8P64PDLVT)  0.00000  0.00000  0.00000 r
  atu_dce3/u_smi_depkt/u_smi_hdr_pipe0/u_rdy_vld_pipe_dp/u_pipereg_0/reg_out_dffre/q_reg[24]/Q (DFRPQOPTLD2BWP300H8P64PDLVT)  0.01085  0.04149  0.04149 f
  atu_dce3/ctl_req_len[1] (net)                 6      0.00331             0.00000    0.04149 f
&hellip;
&hellip;
  atu_dce3_apb__dce3_apb_pwdata[20] (net)       1      0.10004             0.00000    0.32453 r
  atu_dce3_apb__dce3_apb_pwdata[20] (out)                        0.03172   0.00621 *  0.33075 r
  data arrival time                                                                   0.33075

  clock clk_reg_a_clk_dom_a_clk_subdom_a_clk (rise edge)                   0.62500    0.62500
  clock network delay (ideal)                                              0.00000    0.62500
  clock uncertainty                                                       -0.09400    0.53100
  output external delay                                                   -0.25000    0.28100
  data required time                                                                  0.28100
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  0.28100
  data arrival time                                                                  -0.33075
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                   -0.04975

</pre>
</div></div><p><br /></p><p><br /></p><p>2020/05/28&nbsp;<strong>hw_config_10 (with QoS enabled)</strong>&nbsp;DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT</p><p>2020/05/28&nbsp;<strong>hw_config_10 (with QoS disabled)</strong>&nbsp;DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">2020/05/28 hw_config_10 (with QoS enabled) DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT
===========================================================================================================================================
/scratch/ehoward/hw_config_10_synthesis14_QoS.results/dc_scripts_*/reports/*.qor.rpt, *.clock_gating.rpt

aiu_top_a:    Design  WNS: 0.06376  TNS:  51.79282  Violating Paths:  3149  Levels of Logic: 37  Gated Regs: 94.23
aiu_top_b:    Design  WNS: 0.04965  TNS:  35.66169  Violating Paths:  3042  Levels of Logic: 36  Gated Regs: 93.27
dmi_c:        Design  WNS: 0.04012  TNS: 162.94980  Violating Paths: 10117  Levels of Logic: 31  Gated Regs: 97.16
dce_a:        Design  WNS: 0.01464  TNS:  14.54901  Violating Paths:  3129  Levels of Logic: 32  Gated Regs: 92.57
dmi_a:        Design  WNS: 0.01182  TNS:  25.12837  Violating Paths:  7741  Levels of Logic: 40  Gated Regs: 96.92
dmi_b:        Design  WNS: 0.01157  TNS:  17.64549  Violating Paths:  5322  Levels of Logic: 43  Gated Regs: 97.72
dii_top_a:    Design  WNS: 0.00491  TNS:   0.93747  Violating Paths:   299  Levels of Logic: 30  Gated Regs: 95.79
ioaiu_top_g:  Design  WNS: 0.00400  TNS:   1.73781  Violating Paths:  1793  Levels of Logic: 37  Gated Regs: 95.60
ioaiu_top_a:  Design  WNS: 0.00083  TNS:   0.04748  Violating Paths:   193  Levels of Logic: 25  Gated Regs: 97.40
config_dii_a: Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 18  Gated Regs: 97.12
dii_top_b:    Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 35  Gated Regs: 95.95
dii_top_c:    Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 34  Gated Regs: 96.43
ioaiu_top_b:  Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 28  Gated Regs: 97.58
ioaiu_top_c:  Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 25  Gated Regs: 94.84
ioaiu_top_d:  Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 22  Gated Regs: 93.61
ioaiu_top_e:  Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 22  Gated Regs: 98.19
ioaiu_top_f:  Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 32  Gated Regs: 96.37


&nbsp;
2020/05/28 hw_config_10 (with QoS disabled) DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT
============================================================================================================================================
/scratch/ehoward/hw_config_10_synthesis14.results/dc_scripts_*/reports/*.qor.rpt, *.clock_gating.rpt

aiu_top_b:    Design WNS: 0.06363 TNS: 31.22334 Violating Paths: 2278 Levels of Logic: 34 Gated Regs: 94.10
aiu_top_a:    Design WNS: 0.04866 TNS: 33.10769 Violating Paths: 2219 Levels of Logic: 36 Gated Regs: 94.39
dmi_b:        Design WNS: 0.02736 TNS: 25.80256 Violating Paths: 2685 Levels of Logic: 26 Gated Regs: 97.47
dce_a:        Design WNS: 0.01737 TNS: 15.88904 Violating Paths: 2693 Levels of Logic: 29 Gated Regs: 92.16
dmi_a:        Design WNS: 0.01551 TNS: 10.40676 Violating Paths: 3256 Levels of Logic: 27 Gated Regs: 96.64
dii_top_a:    Design WNS: 0.01384 TNS:  3.17176 Violating Paths:  312 Levels of Logic: 26 Gated Regs: 96.15
ioaiu_top_g:  Design WNS: 0.00488 TNS:  3.08361 Violating Paths: 2534 Levels of Logic: 19 Gated Regs: 95.56
ioaiu_top_a:  Design WNS: 0.00131 TNS:  0.07637 Violating Paths:  175 Levels of Logic: 30 Gated Regs: 97.41
config_dii_a: Design WNS: 0.00000 TNS:  0.00000 Violating Paths:    0 Levels of Logic: 19 Gated Regs: 97.09
dii_top_b:    Design WNS: 0.00000 TNS:  0.00000 Violating Paths:    0 Levels of Logic: 32 Gated Regs: 95.80
dii_top_c:    Design WNS: 0.00000 TNS:  0.00000 Violating Paths:    0 Levels of Logic: 37 Gated Regs: 96.22
dmi_c:        Design WNS: 0.00000 TNS:  0.00000 Violating Paths:    0 Levels of Logic: 23 Gated Regs: 96.70
ioaiu_top_b:  Design WNS: 0.00000 TNS:  0.00000 Violating Paths:    0 Levels of Logic: 32 Gated Regs: 96.92
ioaiu_top_c:  Design WNS: 0.00000 TNS:  0.00000 Violating Paths:    0 Levels of Logic: 22 Gated Regs: 94.59
ioaiu_top_d:  Design WNS: 0.00000 TNS:  0.00000 Violating Paths:    0 Levels of Logic: 25 Gated Regs: 93.45
ioaiu_top_e:  Design WNS: 0.00000 TNS:  0.00000 Violating Paths:    0 Levels of Logic: 16 Gated Regs: 98.17
ioaiu_top_f:  Design WNS: 0.00000 TNS:  0.00000 Violating Paths:    0 Levels of Logic: 16 Gated Regs: 96.26


NOTE: 
dc_scripts_ioaiu_top_5/reports/ioaiu_top_f.link.rpt shows a link error. I&rsquo;m looking into it to see if it&rsquo;s caused by memory size changes or not.
Warning: Cannot find the design 'IOAIU_ottMem_external_mem_c' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'IOAIU_ottMem_external_mem_c' in 'IOAIU_ottMem_em_mem_external_d'. (LINK-5)</pre>
</div></div><p><br /></p><p>2020/05/20&nbsp;<strong>hw_config_10 (with QoS enabled)</strong>&nbsp;DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT</p><p>2020/05/20&nbsp;<strong>hw_config_10 (with QoS disabled)</strong>&nbsp;DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">2020/05/20 hw_config_10 (with QoS enabled) DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT
===========================================================================================================================================
/scratch/ehoward/hw_config_10_synthesis13_QoS_results/dc_scripts_*/reports/*.qor.rpt, *.clock_gating.rpt

dmi_c:        Design  WNS: 0.11215  TNS: 832.20929  Violating Paths: 14578  Levels of Logic: 40  Gated Regs: 97.14
dmi_b:        Design  WNS: 0.10835  TNS: 528.85706  Violating Paths: 21480  Levels of Logic: 41  Gated Regs: 97.70
dmi_a:        Design  WNS: 0.09000  TNS: 966.97357  Violating Paths: 29474  Levels of Logic: 52  Gated Regs: 96.92
aiu_top_a:    Design  WNS: 0.04214  TNS:  28.48439  Violating Paths:  2273  Levels of Logic: 34  Gated Regs: 93.68
ioaiu_top_g:  Design  WNS: 0.03627  TNS: 147.88455  Violating Paths: 15021  Levels of Logic: 31  Gated Regs: 95.71
aiu_top_b:    Design  WNS: 0.03460  TNS:  17.37315  Violating Paths:  1802  Levels of Logic: 38  Gated Regs: 93.27
dce_a:        Design  WNS: 0.02231  TNS:  30.04785  Violating Paths:  3815  Levels of Logic: 31  Gated Regs: 93.64
dii_top_a:    Design  WNS: 0.00304  TNS:   0.30256  Violating Paths:   238  Levels of Logic: 32  Gated Regs: 95.75
config_dii_a: Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 25  Gated Regs: 97.09
dii_top_b:    Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 33  Gated Regs: 95.94
dii_top_c:    Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 35  Gated Regs: 96.59
ioaiu_top_a:  Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 24  Gated Regs: 98.59
ioaiu_top_b:  Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 30  Gated Regs: 98.63
ioaiu_top_c:  Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 21  Gated Regs: 94.69
ioaiu_top_d:  Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 28  Gated Regs: 93.52
ioaiu_top_e:  Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 26  Gated Regs: 98.22
ioaiu_top_f:  Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 24  Gated Regs: 98.33


&nbsp;
2020/05/20 hw_config_10 (with QoS disabled) DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT
============================================================================================================================================
/scratch/ehoward/hw_config_10_synthesis13_results/dc_scripts_*/reports/*.qor.rpt, *.clock_gating.rpt

aiu_top_b:     Design  WNS: 0.04835  TNS: 15.63290  Violating Paths: 1075  Levels of Logic: 39  Gated Regs: 93.96
aiu_top_a:     Design  WNS: 0.04278  TNS: 26.69166  Violating Paths: 1567  Levels of Logic: 34  Gated Regs: 94.14 
dce_a:         Design  WNS: 0.02380  TNS: 23.64534  Violating Paths: 2956  Levels of Logic: 35  Gated Regs: 92.15
dmi_b:         Design  WNS: 0.01594  TNS:  7.33503  Violating Paths: 2378  Levels of Logic: 32  Gated Regs: 97.44
dmi_a:         Design  WNS: 0.01449  TNS:  8.80188  Violating Paths: 3996  Levels of Logic: 30  Gated Regs: 96.64
dii_top_a:     Design  WNS: 0.01042  TNS:  2.17093  Violating Paths:  345  Levels of Logic: 29  Gated Regs: 95.90
dmi_c:         Design  WNS: 0.00660  TNS:  1.99036  Violating Paths:  818  Levels of Logic: 36  Gated Regs: 96.72
ioaiu_top_g:   Design  WNS: 0.00151  TNS:  0.10116  Violating Paths:  332  Levels of Logic: 24  Gated Regs: 95.56
config_dii_a:  Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 18  Gated Regs: 97.06
dii_top_b:     Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 36  Gated Regs: 95.96
dii_top_c:     Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 33  Gated Regs: 96.24
ioaiu_top_a:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 26  Gated Regs: 98.50
ioaiu_top_b:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 28  Gated Regs: 98.61
ioaiu_top_c:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 14  Gated Regs: 94.63
ioaiu_top_d:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 20  Gated Regs: 93.48
ioaiu_top_e:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 22  Gated Regs: 98.19
ioaiu_top_f:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 29  Gated Regs: 98.34</pre>
</div></div><p><br /></p><p>2020/05/11&nbsp;<strong>hw_config_10 (with QoS disabled)</strong>&nbsp;DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">2020/05/11 hw_config_10 (with QoS disabled) DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT


/scratch/ehoward/hw_config_10_synthesis12_results/dc_scripts_*/reports/*.qor.rpt, *.clock_gating.rpt


aiu_top_b:     Design  WNS: 0.04851  TNS: 32.87326  Violating Paths: 2415  Levels of Logic: 39  Gated Regs: 93.25
aiu_top_a:     Design  WNS: 0.03821  TNS: 27.04789  Violating Paths: 2419  Levels of Logic: 36  Gated Regs: 93.32 
dce_a:         Design  WNS: 0.03025  TNS: 34.07911  Violating Paths: 3600  Levels of Logic: 31  Gated Regs: 92.29
dmi_b:         Design  WNS: 0.02903  TNS: 36.84592  Violating Paths: 5368  Levels of Logic: 30  Gated Regs: 97.49
dii_top_a:     Design  WNS: 0.01635  TNS:  4.14732  Violating Paths:  372  Levels of Logic: 26  Gated Regs: 95.56
csr_network_a: Design  WNS: 0.01174  TNS:  5.48885  Violating Paths:  895  Levels of Logic: 23  Gated Regs: 93.72
dmi_a:         Design  WNS: 0.01168  TNS: 12.92387  Violating Paths: 4679  Levels of Logic: 29  Gated Regs: 96.64
ioaiu_top_g:   Design  WNS: 0.00466  TNS:  2.99880  Violating Paths: 2443  Levels of Logic: 40  Gated Regs: 95.57
dmi_c:         Design  WNS: 0.00427  TNS:  1.20234  Violating Paths:  935  Levels of Logic: 31  Gated Regs: 96.75
ioaiu_top_a:   Design  WNS: 0.00163  TNS:  0.17496  Violating Paths:  328  Levels of Logic: 32  Gated Regs: 98.51
config_dii_a:  Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 26  Gated Regs: 97.01
dii_top_b:     Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 35  Gated Regs: 96.01
dii_top_c:     Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 35  Gated Regs: 96.24
ioaiu_top_b:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 28  Gated Regs: 98.68
ioaiu_top_c:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 23  Gated Regs: 94.63
ioaiu_top_d:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 28  Gated Regs: 93.14
ioaiu_top_e:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 23  Gated Regs: 98.21
ioaiu_top_f:   Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 22  Gated Regs: 98.32
dve_a:         Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 16  Gated Regs: 98.73
grb_a:         Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic:  6  Gated Regs: 85.71
dn_smi_a:      Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 12  Gated Regs: 99.33
ndn1_smi_a:    Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 15  Gated Regs: 98.91
ndn2_smi_a:    Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 13  Gated Regs: 97.50
ndn3_smi_a:    Design  WNS: 0.00000  TNS:  0.00000  Violating Paths:    0  Levels of Logic: 13  Gated Regs: 98.72


Verilog RTL:
/home/boon/hw_config_10_synthesis12/output/rtl/design</pre>
</div></div><p><br /></p><p>2020/05/01&nbsp;<strong>hw_config_10 (with QoS disabled)</strong>&nbsp;DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/ehoward/hw_config_10_synthesis10_results/dc_scripts_*/reports/*.qor.rpt, *.clock_gating.rpt

dmi_c:         Design  WNS: 0.08200  TNS: 244.78914  Violating Paths:  7045  Levels of Logic: 43  Gated Regs: 98.25
aiu_top_a:     Design  WNS: 0.06648  TNS:  35.88080  Violating Paths:  1492  Levels of Logic: 36  Gated Regs: 92.52
dmi_a:         Design  WNS: 0.06369  TNS: 426.82303  Violating Paths: 19066  Levels of Logic: 34  Gated Regs: 97.33
dmi_b:         Design  WNS: 0.06194  TNS: 347.84451  Violating Paths: 16844  Levels of Logic: 39  Gated Regs: 98.04
aiu_top_b:     Design  WNS: 0.04810  TNS:  25.23124  Violating Paths:  2045  Levels of Logic: 37  Gated Regs: 92.79 
ioaiu_top_g:   Design  WNS: 0.04417  TNS: 319.95944  Violating Paths: 18748  Levels of Logic: 23  Gated Regs: 95.65
dce_a:         Design  WNS: 0.02029  TNS:  22.49937  Violating Paths:  3456  Levels of Logic: 37  Gated Regs: 92.37
dii_top_a:     Design  WNS: 0.00533  TNS:   0.89103  Violating Paths:   323  Levels of Logic: 29  Gated Regs: 95.09
config_dii_a:  Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 26  Gated Regs: 96.97
dii_top_b:     Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 28  Gated Regs: 95.68
dii_top_c:     Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 32  Gated Regs: 96.15
ioaiu_top_a:   Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 18  Gated Regs: 98.56
ioaiu_top_b:   Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 32  Gated Regs: 98.61
ioaiu_top_c:   Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 22  Gated Regs: 94.57
ioaiu_top_d:   Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 19  Gated Regs: 93.44
ioaiu_top_e:   Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 28  Gated Regs: 98.21
ioaiu_top_f:   Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 27  Gated Regs: 98.35
dve_a:         Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 15  Gated Regs: 97.55
grb_a:         Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic:  6  Gated Regs: 85.71
csr_network_a: Design  WNS: 0.00328  TNS:   0.35030  Violating Paths:   380  Levels of Logic: 20  Gated Regs: 93.80
dn_smi_a:      Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 12  Gated Regs: 99.33
ndn1_smi_a:    Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 15  Gated Regs: 98.91
ndn2_smi_a:    Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 13  Gated Regs: 97.50
ndn3_smi_a:    Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 13  Gated Regs: 98.72</pre>
</div></div><p><br /></p><p>2020/05/01 hw_config_22_synthesis (<strong>with QoS enabled</strong>) DC topo synthesis,&nbsp;<strong>frequency=1GHz</strong>&nbsp;(clock period=1.000 ns), clock uncertainty=15%, with 3% ULVT</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/ehoward/hw_config_22_synthesis1_results

dce_a:         Design  WNS: 0.00000  TNS: 0.00000  Violating Paths: 0  Levels of Logic: 35  Gated Regs: 93.76
dmi_a:         Design  WNS: 0.00000  TNS: 0.00000  Violating Paths: 0  Levels of Logic: 31  Gated Regs: 97.99</pre>
</div></div><p><br /></p><p>2020/04/24&nbsp;<strong>hw_config_10 (with QoS disabled)</strong>&nbsp;DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/ehoward/hw_config_10_synthesis9_results/dc_scripts_*/reports/*.qor.rpt, *.clock_gating.rpt
&nbsp;
dmi_c:         Design  WNS: 0.07976  TNS: 183.40105  Violating Paths:  5406  Levels of Logic: 35 Gated Regs: 98.16
dmi_b:         Design  WNS: 0.07332  TNS: 345.94745  Violating Paths: 17804  Levels of Logic: 42 Gated Regs: 97.99
ioaiu_top_g:   Design  WNS: 0.06404  TNS: 635.10254  Violating Paths: 23257  Levels of Logic: 29 Gated Regs: 96.84
dmi_a:         Design  WNS: 0.05988  TNS: 352.26227  Violating Paths: 18316  Levels of Logic: 34 Gated Regs: 97.31
aiu_top_a:     Design  WNS: 0.05925  TNS:  32.39504  Violating Paths:  1780  Levels of Logic: 36 Gated Regs: 91.77 
aiu_top_b:     Design  WNS: 0.04903  TNS:  18.16002  Violating Paths:   975  Levels of Logic: 31 Gated Regs: 93.09
dce_a:         Design  WNS: 0.01925  TNS:  27.59694  Violating Paths:  3664  Levels of Logic: 26 Gated Regs: 92.07
dii_top_a:     Design  WNS: 0.00186  TNS:   0.13314  Violating Paths:   202  Levels of Logic: 23 Gated Regs: 95.42
csr_network_a: Design  WNS: 0.00083  TNS:   0.02455  Violating Paths:   102  Levels of Logic: 18 Gated Regs: 93.91 
ioaiu_top_a:   Design  WNS: 0.00020  TNS:   0.00275  Violating Paths:    34  Levels of Logic: 34 Gated Regs: 98.15 
config_dii_a:  Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 18 Gated Regs: 96.71
dii_top_b:     Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 36 Gated Regs: 96.03
dii_top_c:     Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 29 Gated Regs: 95.83
ioaiu_top_b:   Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 33 Gated Regs: 98.19
ioaiu_top_c:   Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 23 Gated Regs: 95.91
ioaiu_top_d:   Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 27 Gated Regs: 95.35
ioaiu_top_e:   Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 16 Gated Regs: 97.66
ioaiu_top_f:   Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 28 Gated Regs: 98.13
dve_a:         Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 15 Gated Regs: 96.40
grb_a:         Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic:  4 Gated Regs: 0
dn_smi_a:      Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 13 Gated Regs: 99.24
ndn_smi_a:     Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 20 Gated Regs: 99.24</pre>
</div></div><p><br /></p><p>2020/04/20 hw_config_22_synthesis (<strong>with QoS enabled</strong>) DC topo synthesis, <strong>frequency=1GHz</strong> (clock period=1.000 ns), clock uncertainty=15%, with 3% ULVT</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/ehoward/hw_config_22_synthesis_results


dce_a:         Design  WNS: 0.17310  TNS:  433.65872  Violating Paths:  4818  Levels of Logic: 53  Gated Regs: 93.82
dmi_a:         Design  WNS: 0.13367  TNS: 1082.26379  Violating Paths: 15158  Levels of Logic: 66  Gated Regs: 97.89
dmi_b:         Design  WNS: 0.12273  TNS: 1121.79956  Violating Paths: 16391  Levels of Logic: 65  Gated Regs: 97.93
aiu_top_a:     Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 42  Gated Regs: 92.83
config_dii_a:  Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 32  Gated Regs: 97.53
csr_network_a: Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 24  Gated Regs: 94.00
dn_smi_a:      Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 25  Gated Regs: 99.49
dve_a:         Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 20  Gated Regs: 97.84
grb_a:         Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic:  1  Gated Regs: 100
ioaiu_top_a:   Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 36  Gated Regs: 96.12
ndn1_smi_a:    Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 24  Gated Regs: 99.35
ndn2_smi_a:    Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 25  Gated Regs: 98.52
ndn3_smi_a:    Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 14  Gated Regs: 99.22</pre>
</div></div><p><br /></p><p>2020/04/15 <strong>hw_config_10 (with QoS disabled)</strong> DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/ehoward/hw_config_10_synthesis8_results/dc_scripts_*/reports/*.qor.rpt, *.clock_gating.rpt

dmi_a:         Design  WNS: 0.08321  TNS:  649.27960  Violating Paths: 22122  Levels of Logic: 41  Gated Regs: 97.42
dmi_b:         Design  WNS: 0.08279  TNS: 1048.25354  Violating Paths: 31769  Levels of Logic: 43  Gated Regs: 97.38
dmi_c:         Design  WNS: 0.07686  TNS:  225.40181  Violating Paths:  6973  Levels of Logic: 39  Gated Regs: 98.25
ioaiu_top_g:   Design  WNS: 0.06759  TNS:  819.48444  Violating Paths: 24561  Levels of Logic: 25  Gated Regs: 95.65
aiu_top_b:     Design  WNS: 0.06526  TNS:   28.21980  Violating Paths:  1759  Levels of Logic: 39  Gated Regs: 93.09
aiu_top_a:     Design  WNS: 0.05914  TNS:   40.26683  Violating Paths:  1958  Levels of Logic: 38  Gated Regs: 92.86
dii_top_a:     Design  WNS: 0.01905  TNS:    5.20539  Violating Paths:   424  Levels of Logic: 31  Gated Regs: 95.30
dce_a:         Design  WNS: 0.00827  TNS:    8.20067  Violating Paths:  2383  Levels of Logic: 34  Gated Regs: 92.59
config_dii_a:  Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 36  Gated Regs: 97.03
dii_top_b:     Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 38  Gated Regs: 96.45
dii_top_c:     Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 35  Gated Regs: 96.20
ioaiu_top_c:   Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 25  Gated Regs: 95.67
ioaiu_top_d:   Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 26  Gated Regs: 95.03
ioaiu_top_e:   Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 20  Gated Regs: 98.27
ioaiu_top_f:   Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 26  Gated Regs: 98.41
dve_a:         Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 15  Gated Regs: 98.26
grb_a:         Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic:  3  Gated Regs: 100
csr_network_a: Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 24  Gated Regs: 94.70
dn_smi_a:      Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 14  Gated Regs: 99.34
ndn1_smi_a:    Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 15  Gated Regs: 98.77
ndn2_smi_a:    Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 13  Gated Regs: 97.52
ndn3_smi_a:    Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 13  Gated Regs: 98.72</pre>
</div></div><p><br /></p><p>2020/04/10 <strong>hw_config_10</strong> (with QoS disabled) DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/ehoward/hw_config_10_synthesis7_results/dc_scripts_*/reports/*.qor.rpt , *.clock_gating.rpt
/scratch/ehoward/respin_aiu_0.tar
/home/boon/hw_config_10_synthesis7/respin_aiu_0/
dmi_b:         Design  WNS: 0.18722  TNS: 1478.39783  Violating Paths: 34805  Levels of Logic: 37  Gated Regs: 97.41%
dmi_c:         Design  WNS: 0.17866  TNS:  187.27379  Violating Paths:  5739  Levels of Logic: 40  Gated Regs: 98.25%
dmi_a:         Design  WNS: 0.16995  TNS: 1400.36719  Violating Paths: 28740  Levels of Logic: 49  Gated Regs: 97.41%
ioaiu_top_g:   Design  WNS: 0.12108  TNS: 2155.90918  Violating Paths: 31491  Levels of Logic: 24  Gated Regs: 95.53%
aiu_top_b:     Design  WNS: 0.08137  TNS:   54.21661  Violating Paths:  2828  Levels of Logic: 37  Gated Regs: 92.56%
aiu_top_a:     Design  WNS: 0.07209  TNS:   54.81350  Violating Paths:  2536  Levels of Logic: 38  Gated Regs: 92.94%
dii_top_a:     Design  WNS: 0.01421  TNS:    3.81052  Violating Paths:   384  Levels of Logic: 27  Gated Regs: 95.30%
dce_a:         Design  WNS: 0.01064  TNS:   13.05771  Violating Paths:  2815  Levels of Logic: 33  Gated Regs: 92.53%
config_dii_a:  Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 36  Gated Regs: 97.03%
dii_top_b:     Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 38  Gated Regs: 96.45%
dii_top_c:     Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 30  Gated Regs: 96.20%
ioaiu_top_c:   Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 20  Gated Regs: 95.93%
ioaiu_top_d:   Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 21  Gated Regs: 95.18%
ioaiu_top_e:   Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 16  Gated Regs: 98.23%
ioaiu_top_f:   Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 22  Gated Regs: 98.37%
dve_a:         Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 15  Gated Regs: 98.26%
grb_a:         Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic:  3  Gated Regs: 100.00%
csr_network_a: Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 26  Gated Regs: 94.59%
dn_smi_a:      Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 14  Gated Regs: 99.34%
ndn1_smi_a:    Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 10  Gated Regs: 98.77%
ndn2_smi_a:    Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 13  Gated Regs: 97.52%
ndn3_smi_a:    Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 13  Gated Regs: 98.72%</pre>
</div></div><p><br /></p><p>2020/04/02 <strong>hw_config_10</strong> (with QoS disabled) DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/ehoward/hw_config_10_synthesis5_results/dc_scripts_*/reports/*.qor.rpt , *.clock_gating.rpt
&nbsp;
ioaiu_top_g:   Design  WNS: 0.10941  TNS: 1585.80945  Violating Paths: 28223  Levels of Logic: 44  Gated Registers: 91.26%
aiu_top_b:     Design  WNS: 0.07200  TNS:   31.87226  Violating Paths:  2003  Levels of Logic: 32  Gated Registers: 92.44%
dmi_b:         Design  WNS: 0.06446  TNS:  664.78558  Violating Paths: 25824  Levels of Logic: 44  Gated Registers: 95.77%
aiu_top_a:     Design  WNS: 0.05807  TNS:   38.69072  Violating Paths:  2150  Levels of Logic: 36  Gated Registers: 92.92%
dmi_a:         Design  WNS: 0.03403  TNS:  261.74426  Violating Paths: 16530  Levels of Logic: 32  Gated Registers: 95.76%
dii_top_a:     Design  WNS: 0.01475  TNS:    3.96618  Violating Paths:   427  Levels of Logic: 30  Gated Registers: 95.30%
dce_a:         Design  WNS: 0.00400  TNS:    1.01174  Violating Paths:   724  Levels of Logic: 28  Gated Registers: 92.50%
dmi_c:         Design  WNS: 0.00107  TNS:    0.07527  Violating Paths:   255  Levels of Logic: 40  Gated Registers: 99.80%
dii_top_b:     Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 37  Gated Registers: 95.87%
dii_top_c:     Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 33  Gated Registers: 96.28%
config_dii_a:  Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 36  Gated Registers: 97.03%
ioaiu_top_c:   Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 27  Gated Registers: 95.82%
ioaiu_top_d:   Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 26  Gated Registers: 95.36%
ioaiu_top_e:   Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 24  Gated Registers: 98.26%
ioaiu_top_f:   Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 31  Gated Registers: 98.38%
dve_a:         Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 15  Gated Registers: 98.26%
grb_a:         Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic:  3  Gated Registers: 100.00%
csr_network_a: Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 29  Gated Registers: 95.09%
dn_smi_a:      Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 14  Gated Registers: 99.21%
ndn1_smi_a:    Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 14  Gated Registers: 99.00%
ndn2_smi_a:    Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 15  Gated Registers: 97.28%
ndn3_smi_a:    Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 12  Gated Registers: 98.93%</pre>
</div></div><p><br /></p><p>2020/03/31&nbsp;<strong>hw_config_07</strong> DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/ehoward/hw_config_07_synthesis25_results/dc_scripts_*/reports/*.qor.rpt

aiu_top_a:     Design WNS: 0.05900 TNS:  21.65084 Number of Violating Paths:   960  Levels of Logic: 34
dmi_a:         Design WNS: 0.02482 TNS: 103.22733 Number of Violating Paths: 11082  Levels of Logic: 30
dce_a:         Design WNS: 0.01880 TNS:  15.70003 Number of Violating Paths:  2181  Levels of Logic: 27
dii_top_a:     Design WNS: 0.01074 TNS:   2.69032 Number of Violating Paths:   350  Levels of Logic: 33
config_dii_a:  Design WNS: 0.00000 TNS:   0.00000 Number of Violating Paths:     0  Levels of Logic: 24
dii_top_b:     Design WNS: 0.00000 TNS:   0.00000 Number of Violating Paths:     0  Levels of Logic: 27
dmi_b:         Design WNS: 0.00000 TNS:   0.00000 Number of Violating Paths:     0  Levels of Logic: 30
ioaiu_top_a:   Design WNS: 0.00000 TNS:   0.00000 Number of Violating Paths:     0  Levels of Logic: 25
ioaiu_top_b:   Design WNS: 0.00000 TNS:   0.00000 Number of Violating Paths:     0  Levels of Logic: 21
ioaiu_top_c:   Design WNS: 0.00000 TNS:   0.00000 Number of Violating Paths:     0  Levels of Logic: 22
ioaiu_top_d:   Design WNS: 0.00000 TNS:   0.00000 Number of Violating Paths:     0  Levels of Logic: 32
dve_a:         Design WNS: 0.00000 TNS:   0.00000 Number of Violating Paths:     0  Levels of Logic: 21
grb_a:         Design WNS: 0.00000 TNS:   0.00000 Number of Violating Paths:     0  Levels of Logic:  3
csr_network_a: Design WNS: 0.00000 TNS:   0.00000 Number of Violating Paths:     0  Levels of Logic: 21
dn_smi_a:      Design WNS: 0.00000 TNS:   0.00000 Number of Violating Paths:     0  Levels of Logic: 21
ndn1_smi_a:    Design WNS: 0.00000 TNS:   0.00000 Number of Violating Paths:     0  Levels of Logic: 18
ndn2_smi_a:    Design WNS: 0.00000 TNS:   0.00000 Number of Violating Paths:     0  Levels of Logic: 16
ndn3_smi_a:    Design WNS: 0.00000 TNS:   0.00000 Number of Violating Paths:     0  Levels of Logic: 10</pre>
</div></div><p><br /></p><p class="xxmsonormal">2020/03/26 <strong>hw_config_10 (with QoS disabled)</strong> DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT&nbsp;</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/ehoward/hw_config_10_synthesis3.results/dc_scripts_*/reports/*.qor.rpt

ioaiu_top_g:   Design  WNS: 0.11444  TNS: 1220.45642  Number of Violating Paths: 22417  Levels of Logic: 30
dmi_b:         Design  WNS: 0.06186  TNS:  562.43158  Number of Violating Paths: 25851  Levels of Logic: 39
aiu_top_a:     Design  WNS: 0.06015  TNS:   55.57796  Number of Violating Paths:  3080  Levels of Logic: 38
aiu_top_b:     Design  WNS: 0.05821  TNS:   27.36349  Number of Violating Paths:  1861  Levels of Logic: 39
dmi_a:         Design  WNS: 0.03984  TNS:  297.55698  Number of Violating Paths: 18637  Levels of Logic: 39
dmi_c:         Design  WNS: 0.02341  TNS:   32.09596  Number of Violating Paths:  3742  Levels of Logic: 40
dii_top_a:     Design  WNS: 0.01554  TNS:    4.20136  Number of Violating Paths:   395  Levels of Logic: 29
dce_a:         Design  WNS: 0.00568  TNS:    3.64271  Number of Violating Paths:  1834  Levels of Logic: 30
config_dii_a:  Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 26
dii_top_b:     Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 33
dii_top_c:     Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 44
ioaiu_top_c:   Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 29
ioaiu_top_d:   Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 28
ioaiu_top_e:   Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 26
ioaiu_top_f:   Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 15
dve_a:         Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 21
grb_a:         Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic:  3
dn_smi_a:      Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 14
ndn1_smi_a:    Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 13
ndn2_smi_a:    Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 12
ndn3_smi_a:    Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 12
csr_network_a: Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 30</pre>
</div></div><p><br /></p><p>2020/03/21 <strong>hw_config_10</strong> DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/ehoward/hw_config_10_synthesis1_results/dc_scripts_*/reports/*.qor.rpt
&nbsp;
aiu_top_a:     Design  WNS: 0.27032  TNS: 1180.93628  Number of Violating Paths: 10405  Levels of Logic: 42
dmi_c:         Design  WNS: 0.21292  TNS: 1525.13586  Number of Violating Paths: 12465  Levels of Logic: 60
dmi_a:         Design  WNS: 0.20470  TNS: 3661.99927  Number of Violating Paths: 36757  Levels of Logic: 44 
aiu_top_b:     Design  WNS: 0.20137  TNS:  214.89000  Number of Violating Paths:  4927  Levels of Logic: 42
dmi_b:         Design  WNS: 0.19602  TNS: 4305.56055  Number of Violating Paths: 45214  Levels of Logic: 55
ioaiu_top_g:   Design  WNS: 0.18102  TNS: 2846.77856  Number of Violating Paths: 28471  Levels of Logic: 40
dce_a:         Design  WNS: 0.16583  TNS:  843.28174  Number of Violating Paths: 12586  Levels of Logic: 42
ioaiu_top_c:   Design  WNS: 0.07980  TNS:   62.26025  Number of Violating Paths:  2695  Levels of Logic: 41
ioaiu_top_d:   Design  WNS: 0.02351  TNS:   12.58898  Number of Violating Paths:  1401  Levels of Logic: 36
dii_top_a:     Design  WNS: 0.01515  TNS:    4.13229  Number of Violating Paths:   368  Levels of Logic: 30
dii_top_b:     Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 38
dii_top_c:     Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 43
ioaiu_top_e:   Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 18
ioaiu_top_f:   Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 29
config_dii_a:  Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 35
dve_a:         Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 21
grb_a:         Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic:  3
csr_network_a: Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 31
dn_smi_a:      Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 15
ndn1_smi_a:    Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 13
ndn2_smi_a:    Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 15
ndn3_smi_a:    Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 13</pre>
</div></div><p><br /></p><p class="xxmsonormal">2020/03/12 <strong>hw_config_07_max</strong> DC topo synthesis frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/ehoward/hw_config_07_synthesis_max_results/dc_scripts_*/reports/*.qor.rpt

aiu_top_b:     Design  WNS: 0.22168  TNS:  308.32407  Number of Violating Paths:  4767  Levels of Logic: 43
aiu_top_a:     Design  WNS: 0.22113  TNS:  285.60898  Number of Violating Paths:  4709  Levels of Logic: 45
ioaiu_top_a:   Design  WNS: 0.15955  TNS: 2157.74463  Number of Violating Paths: 32821  Levels of Logic: 23
ioaiu_top_b:   Design  WNS: 0.04888  TNS:   20.46688  Number of Violating Paths:   765  Levels of Logic: 32
ioaiu_top_d:   Design  WNS: 0.04647  TNS:   16.70139  Number of Violating Paths:  1189  Levels of Logic: 40 
dce_a:         Design  WNS: 0.04106  TNS:   72.58789  Number of Violating Paths:  3511  Levels of Logic: 35
dmi_a:         Design  WNS: 0.01907  TNS:   79.64374  Number of Violating Paths: 12066  Levels of Logic: 32
dii_top_a:     Design  WNS: 0.00535  TNS:    1.12375  Number of Violating Paths:   430  Levels of Logic: 27 
config_dii_a:  Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 26
dii_top_b:     Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 31
dmi_b:         Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 34
ioaiu_top_c:   Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 31
dve_a:         Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 15
grb_a:         Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic:  3 
dn_smi_a:      Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 16
ndn1_smi_a:    Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 17
ndn2_smi_a:    Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 16
ndn3_smi_a:    Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 13
csr_network_a: Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0  Levels of Logic: 25 </pre>
</div></div><p><br /></p><p class="xxmsonormal">2020/03/09 <strong>hw_config_07</strong> DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/ehoward/hw_config_07_synthesis23_results/dc_scripts_*/reports/*.qor.rpt

aiu_top_a:     Design  WNS: 0.21527  TNS: 321.00043  Number of Violating Paths: 4721  Levels of Logic: 41
dce_a:         Design  WNS: 0.01222  TNS:  12.45934  Number of Violating Paths: 2293  Levels of Logic: 35
dii_top_a:     Design  WNS: 0.00189  TNS:   0.21009  Number of Violating Paths:  246  Levels of Logic: 30
dii_top_b:     Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 31
config_dii_a:  Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 24
dmi_a:         Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 29
dmi_b:         Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 37 
ioaiu_top_a:   Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 21
ioaiu_top_b:   Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 31
ioaiu_top_c:   Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 27
ioaiu_top_d:   Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 16
dve_a:         Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 19
grb_a:         Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic:  3
dn_smi_a:      Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 23
ndn1_smi_a:    Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 17
ndn2_smi_a:    Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 17
ndn3_smi_a:    Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 11
csr_network_a: Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 25</pre>
</div></div><p><br /></p><p class="xxmsonormal">2020/02/29 <strong>hw_config_07</strong> DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/ehoward/hw_config_07_synthesis22_results/dc_scripts_*/reports/*.qor.rpt

aiu_top_a:     Design  WNS: 0.19938  TNS: 288.64032  Number of Violating Paths: 4502  Levels of Logic: 46
dce_a:         Design  WNS: 0.01807  TNS:  21.87287  Number of Violating Paths: 2646  Levels of Logic: 34
dmi_a:         Design  WNS: 0.00446  TNS:   1.25057  Number of Violating Paths: 1466  Levels of Logic: 24
dii_top_a:     Design  WNS: 0.00233  TNS:   0.19517  Number of Violating Paths:  210  Levels of Logic: 26
dii_top_b:     Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 30
config_dii_a:  Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 18
dmi_b:         Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 29
ioaiu_top_a:   Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 25
ioaiu_top_b:   Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 25
ioaiu_top_c:   Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 31
ioaiu_top_d:   Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 26
dve_a:         Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 19
grb_a:         Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic:  3
csr_network_a: Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 27
dn_smi_a:      Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 20
ndn1_smi_a:    Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 18
ndn2_smi_a:    Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 15
ndn3_smi_a:    Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 10</pre>
</div></div><p><br /></p><p class="xxmsonormal">2020/02/26 <strong>hw_config_07</strong> DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/ehoward/hw_config_07_synthesis21.results/dc_scripts_*/reports/*.qor.rpt

aiu_top_a:     Design  WNS: 0.21182  TNS: 282.42279  Number of Violating Paths: 4332  Levels of Logic: 47
dce_a:         Design  WNS: 0.06504  TNS:  87.39914  Number of Violating Paths: 3777  Levels of Logic: 35
dmi_a:         Design  WNS: 0.01335  TNS:   5.64944  Number of Violating Paths: 2206  Levels of Logic: 33
dii_top_a:     Design  WNS: 0.00635  TNS:   1.30068  Number of Violating Paths:  400  Levels of Logic: 27
dii_top_b:     Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 36
config_dii_a:  Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 24
dmi_b:         Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 34
dn_smi_a:      Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 22
dve_a:         Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 19
grb_a:         Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic:  3
ioaiu_top_a:   Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 29
ioaiu_top_b:   Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 31
ioaiu_top_c:   Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 24
ioaiu_top_d:   Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 25
ndn1_smi_a:    Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 16
ndn2_smi_a:    Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 15
ndn3_smi_a:    Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 14
csr_network_a: Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 23</pre>
</div></div><p><br /></p><p class="xmsonormal">2020/02/20 <strong>hw_config_07</strong> DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/ehoward/hw_config_07_synthesis20.results/dc_scripts_*/reports/*.qor.rpt

aiu_top_a:     Design  WNS: 0.16922  TNS: 222.30638  Number of Violating Paths: 3730  Levels of Logic: 47
dce_a:         Design  WNS: 0.09205  TNS:  65.50957  Number of Violating Paths: 2952  Levels of Logic: 36
dii_top_a:     Design  WNS: 0.02981  TNS:  10.22464  Number of Violating Paths:  557  Levels of Logic: 33
dii_top_b:     Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 31
config_dii_a:  Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 27
dmi_a:         Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 29
dmi_b:         Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 33
ioaiu_top_a:   Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 29
ioaiu_top_b:   Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 26 
ioaiu_top_c:   Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 28
ioaiu_top_d:   Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 28
dve_a:         Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 18
grb_a:         Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic:  3
csr_network_a: Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 23
dn_smi_a:      Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 18
ndn1_smi_a:    Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 18 
ndn2_smi_a:    Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 21
ndn3_smi_a:    Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 16</pre>
</div></div><p><br /></p><p>2020/02/12 <strong>hw_config_07</strong> DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT</p><div><p><br /></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/ehoward/hw_config_07_synthesis18.results/dc_scripts_*/reports/*.qor.rpt

aiu_top_a:     Design  WNS: 0.20515  TNS: 251.32407  Number of Violating Paths: 3904  Levels of Logic: 46
dce_a:         Design  WNS: 0.08998  TNS:  80.17183  Number of Violating Paths: 3425  Levels of Logic: 31
dii_top_a:     Design  WNS: 0.02606  TNS:   7.06159  Number of Violating Paths:  413  Levels of Logic: 36
dii_top_b:     Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 32
config_dii_a:  Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 29
dmi_a:         Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 28
dmi_b:         Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 31
ioaiu_top_a:   Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 27
ioaiu_top_b:   Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 20
ioaiu_top_c:   Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 24
ioaiu_top_d:   Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 25
dve_a:         Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 17
grb_a:         Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic:  3
csr_network_a: Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 24
dn_smi_a:      Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 18
ndn1_smi_a:    Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 19
ndn2_smi_a:    Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 18
ndn3_smi_a:    Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:    0  Levels of Logic: 15</pre>
</div></div><p><br /></p><p>2020/02/06 <strong>hw_config_07</strong> DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT</p><div><p><br /></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/ehoward/hw_config_07_synthesis15_results/dc_scripts_*/*.qor.rpt

aiu_top_a:     Design  WNS: 0.34771  TNS: 456.72510  Number of Violating Paths:  4695
dmi_b:         Design  WNS: 0.14099  TNS: 343.79434  Number of Violating Paths:  6491
dce_a:         Design  WNS: 0.11570  TNS:  63.78197  Number of Violating Paths:  2815
dmi_a:         Design  WNS: 0.09528  TNS: 903.22803  Number of Violating Paths: 19650
dii_top_a:     Design  WNS: 0.00611  TNS:   1.22667  Number of Violating Paths:   349
ioaiu_top_a:   Design  WNS: 0.00229  TNS:   0.12247  Number of Violating Paths:   198
dii_top_b:     Design  WNS: 0.00082  TNS:   0.00403  Number of Violating Paths:    17
config_dii_a:  Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:     0
ioaiu_top_b:   Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:     0
ioaiu_top_c:   Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:     0
ioaiu_top_d:   Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:     0
dve_a:         Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:     0
grb_a:         Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:     0
csr_network_a: Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:     0
dn_smi_a:      Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:     0
ndn1_smi_a:    Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:     0
ndn2_smi_a:    Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:     0
ndn3_smi_a:    Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:     0</pre>
</div></div><p><br /></p><p>2020/02/02 <strong>hw_config_07</strong> DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%, with 3% ULVT</p><div><p><br /></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/ehoward/hw_config_07_synthesis13.results/dc_scripts_*/reports/*.qor.rpt

aiu_top_a:     Design  WNS: 0.16159  TNS: 122.30281  Number of Violating Paths:  3002
dmi_a:         Design  WNS: 0.09753  TNS: 739.99530  Number of Violating Paths: 16429
dmi_b:         Design  WNS: 0.07987  TNS:  80.60580  Number of Violating Paths:  3307
dce_a:         Design  WNS: 0.08422  TNS:  72.28660  Number of Violating Paths:  3152
dii_top_a:     Design  WNS: 0.00611  TNS:   1.22667  Number of Violating Paths:   349
dii_top_b:     Design  WNS: 0.00082  TNS:   0.00403  Number of Violating Paths:    17
config_dii_a:  Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:     0
ioaiu_top_a:   Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:     0
ioaiu_top_b:   Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:     0
ioaiu_top_c:   Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:     0
ioaiu_top_d:   Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:     0
dve_a:         Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:     0
grb_a:         Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:     0
csr_network_a: Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:     0
dn_smi_a:      Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:     0
ndn1_smi_a:    Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:     0
ndn2_smi_a:    Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:     0
ndn3_smi_a:    Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:     0</pre>
</div></div><p><br /></p><p>2020/01/27 <strong>hw_config_07</strong> DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%.</p><div><p><br /></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch3/ehoward/hw_config_07_synthesis12.results/dc_scripts_*/reports/*.qor.rpt

aiu_top_a:      Design  WNS: 0.19452  TNS: 146.14124  Number of Violating Paths:  2763
dce_a:          Design  WNS: 0.14441  TNS: 157.48160  Number of Violating Paths:  4708
dmi_a:          Design  WNS: 0.07920  TNS: 507.24747  Number of Violating Paths: 18091
dii_top_a:      Design  WNS: 0.07209  TNS:  21.76722  Number of Violating Paths:   394
dmi_b:          Design  WNS: 0.05943  TNS:  67.45419  Number of Violating Paths:  3746
dii_top_b:      Design  WNS: 0.03144  TNS:   4.86138  Number of Violating Paths:   273
ioaiu_top_a:    Design  WNS: 0.02359  TNS:   6.29517  Number of Violating Paths:   395
config_dii_a:   Design  WNS: 0.00446  TNS:   0.01898  Number of Violating Paths:    23
ioaiu_top_b:    Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:     0
ioaiu_top_c:    Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:     0
ioaiu_top_d:    Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:     0
dve_a:          Design  WNS: 0.00000  TNS:   0.00000  Number of Violating Paths:     0</pre>
</div></div><p><br /></p><p>2020/01/15 <strong>hw_config_07</strong> DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%.</p><div><p><br /></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/home/ehoward/home/ehoward/hw_config_07_synthesis8.1.15/dc_scripts_*/reports/*.qor.rpt

dmi_a:         Design  WNS: 0.38884  TNS: 1379.04053  Number of Violating Paths: 26802
ioaiu_top_b:   Design  WNS: 0.28895  TNS:   98.72042  Number of Violating Paths:  1621
ioaiu_top_a:   Design  WNS: 0.27876  TNS:  181.76692  Number of Violating Paths:  1551
aiu_top_a:     Design  WNS: 0.23171  TNS:  413.00815  Number of Violating Paths:  4374
dn_smi_a:      Design  WNS: 0.22779  TNS: 7388.32422  Number of Violating Paths: 56663
dce_a:         Design  WNS: 0.20971  TNS:  630.41565  Number of Violating Paths:  8681
ndn1_smi_a:    Design  WNS: 0.20278  TNS: 2420.49121  Number of Violating Paths: 25362
ndn2_smi_a:    Design  WNS: 0.07722  TNS:  497.00757  Number of Violating Paths: 12288
ndn3_smi_a:    Design  WNS: 0.07294  TNS:  185.59933  Number of Violating Paths:  4774
dii_top_a:     Design  WNS: 0.07209  TNS:   21.76722  Number of Violating Paths:   394
ioaiu_top_c:   Design  WNS: 0.06084  TNS:   17.59282  Number of Violating Paths:   462
csr_network_a: Design  WNS: 0.05733  TNS:   52.90572  Number of Violating Paths:  1603
dmi_b:         Design  WNS: 0.05352  TNS:   38.63116  Number of Violating Paths:  3446
ioaiu_top_d:   Design  WNS: 0.04526  TNS:    6.43765  Number of Violating Paths:   270
dii_top_b:     Design  WNS: 0.03144  TNS:    4.86138  Number of Violating Paths:   273
config_dii_a:  Design  WNS: 0.00446  TNS:    0.01898  Number of Violating Paths:    23
dve_a:         Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0
grb_a:         Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0</pre>
</div></div></div></div><p>2020/01/06 <strong>hw_config_07</strong> DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%.</p><div><p><br /></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch3/ehoward/hw_config_07_synthesis7.1.2.results/dc_scripts_*/reports/*.qor.rpt

ioaiu_top_a:   Design  WNS: 2.03269  TNS:  1819.20337  Number of Violating Paths:   3530
ioaiu_top_c:   Design  WNS: 0.39205  TNS:   213.06915  Number of Violating Paths:   1508
ioaiu_top_b:   Design  WNS: 0.30383  TNS:   123.62399  Number of Violating Paths:   1766
ioaiu_top_d:   Design  WNS: 0.22182  TNS:    56.35588  Number of Violating Paths:   1132
aiu_top_a:     Design  WNS: 0.21792  TNS:   373.45920  Number of Violating Paths:   3990
dce_a:         Design  WNS: 0.14459  TNS:   483.68518  Number of Violating Paths:   7364
dmi_a:         Design  WNS: 0.07062  TNS:   296.78278  Number of Violating Paths:  15137
dii_top_a:     Design  WNS: 0.06456  TNS:    21.11994  Number of Violating Paths:    479
dii_top_b:     Design  WNS: 0.02777  TNS:     4.78446  Number of Violating Paths:    275
dmi_b:         Design  WNS: 0.00806  TNS:     2.26910  Number of Violating Paths:    836
config_dii_a:  Design  WNS: 0.00508  TNS:     0.03519  Number of Violating Paths:     27
dve_a:         Design  WNS: 0.00000  TNS:     0.00000  Number of Violating Paths:      0
grb_a:         Design  WNS: 0.00000  TNS:     0.00000  Number of Violating Paths:      0
dn_smi_a:      Design  WNS: 0.10747  TNS:  1134.91870  Number of Violating Paths:  21030
ndn1_smi_a:    Design  WNS: 0.08594  TNS:   655.91956  Number of Violating Paths:  14315
ndn3_smi_a:    Design  WNS: 0.07087  TNS:   189.95694  Number of Violating Paths:   4772
ndn2_smi_a:    Design  WNS: 0.07034  TNS:   261.74945  Number of Violating Paths:   6665
csr_network_a: Design  WNS: 0.06762  TNS:    54.27007  Number of Violating Paths:   2026 
gen_wrapper:   Design  WNS: 0.48987  TNS: 48895.03516  Number of Violating Paths: 425154</pre>
</div></div><p><br /></p><p>2009/12/09 <strong>hw_config_07</strong> DC topo synthesis, frequency=1.6GHz (clock period=0.625 ns), clock uncertainty=15%.</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/home/ehoward/hw_config_07_synthesis5_results/dc_scripts_*/reports/*.qor.rpt

aiu_top_a:     Design  WNS: 0.19106  TNS:  178.28061  Number of Violating Paths:  3171
config_dii_a:  Design  WNS: 0.02237  TNS:    0.85440  Number of Violating Paths:    99
csr_network_a: Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0
dce_a:         Design  WNS: 0.17984  TNS: 1018.35870  Number of Violating Paths: 12680
dii_top_a:     Design  WNS: 0.10358  TNS:   43.12912  Number of Violating Paths:  1746
dii_top_b:     Design  WNS: 0.05540  TNS:   11.38141  Number of Violating Paths:   318
dmi_a:         Design  WNS: 0.10798  TNS: 1408.06763  Number of Violating Paths: 22316
dmi_b:         Design  WNS: 0.01035  TNS:    8.68773  Number of Violating Paths:  1412
dn_smi_a:      Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0
dve_a:         Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0
grb_a:         Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0
ioaiu_top_a:   Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0
ioaiu_top_b:   Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0
ioaiu_top_c:   Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0
ioaiu_top_d:   Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0
ndn1_smi_a:    Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0
ndn2_smi_a:    Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0
ndn3_smi_a:    Design  WNS: 0.00000  TNS:    0.00000  Number of Violating Paths:     0</pre>
</div></div><p><br /></p><p><br /></p><p><code><br /></code></p></div></div></div></div>