Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr 16 15:00:21 2019
| Host         : Nugget running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RV32I_pipelined_wrapper_timing_summary_routed.rpt -pb RV32I_pipelined_wrapper_timing_summary_routed.pb -rpx RV32I_pipelined_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I_pipelined_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1749 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.954        0.000                      0                 4036        0.069        0.000                      0                 4036        2.000        0.000                       0                  1755  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
clk                                       {0.000 4.000}        8.000           125.000         
  clk_out1_RV32I_pipelined_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          
  clkfbout_RV32I_pipelined_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin                               {0.000 4.000}        8.000           125.000         
  clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_RV32I_pipelined_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                         2.000        0.000                       0                     1  
  clk_out1_RV32I_pipelined_clk_wiz_0_0          0.954        0.000                      0                 4027        0.149        0.000                      0                 4027        8.750        0.000                       0                  1751  
  clkfbout_RV32I_pipelined_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_RV32I_pipelined_clk_wiz_0_0_1        0.955        0.000                      0                 4027        0.149        0.000                      0                 4027        8.750        0.000                       0                  1751  
  clkfbout_RV32I_pipelined_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_RV32I_pipelined_clk_wiz_0_0_1  clk_out1_RV32I_pipelined_clk_wiz_0_0          0.954        0.000                      0                 4027        0.069        0.000                      0                 4027  
clk_out1_RV32I_pipelined_clk_wiz_0_0    clk_out1_RV32I_pipelined_clk_wiz_0_0_1        0.954        0.000                      0                 4027        0.069        0.000                      0                 4027  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                              From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              ----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                       clk_out1_RV32I_pipelined_clk_wiz_0_0    clk_out1_RV32I_pipelined_clk_wiz_0_0         15.490        0.000                      0                    9        0.652        0.000                      0                    9  
**async_default**                       clk_out1_RV32I_pipelined_clk_wiz_0_0_1  clk_out1_RV32I_pipelined_clk_wiz_0_0         15.490        0.000                      0                    9        0.572        0.000                      0                    9  
**async_default**                       clk_out1_RV32I_pipelined_clk_wiz_0_0    clk_out1_RV32I_pipelined_clk_wiz_0_0_1       15.490        0.000                      0                    9        0.572        0.000                      0                    9  
**async_default**                       clk_out1_RV32I_pipelined_clk_wiz_0_0_1  clk_out1_RV32I_pipelined_clk_wiz_0_0_1       15.491        0.000                      0                    9        0.652        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.975ns  (logic 7.020ns (36.996%)  route 11.955ns (63.004%))
  Logic Levels:           34  (CARRY4=19 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.941 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.941    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.275 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    18.275    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_6
    SLICE_X27Y29         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.491    18.659    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y29         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.588    19.247    
                         clock uncertainty           -0.080    19.167    
    SLICE_X27Y29         FDRE (Setup_fdre_C_D)        0.062    19.229    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -18.275    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.880ns  (logic 6.925ns (36.679%)  route 11.955ns (63.321%))
  Logic Levels:           34  (CARRY4=19 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.941 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.941    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.180 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    18.180    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_5
    SLICE_X27Y29         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.491    18.659    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y29         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.588    19.247    
                         clock uncertainty           -0.080    19.167    
    SLICE_X27Y29         FDRE (Setup_fdre_C_D)        0.062    19.229    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -18.180    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.864ns  (logic 6.909ns (36.626%)  route 11.955ns (63.374%))
  Logic Levels:           34  (CARRY4=19 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.941 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.941    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.164 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    18.164    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_7
    SLICE_X27Y29         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.491    18.659    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y29         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.588    19.247    
                         clock uncertainty           -0.080    19.167    
    SLICE_X27Y29         FDRE (Setup_fdre_C_D)        0.062    19.229    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -18.164    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.861ns  (logic 6.906ns (36.615%)  route 11.955ns (63.385%))
  Logic Levels:           33  (CARRY4=18 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.161 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.161    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.490    18.658    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.588    19.246    
                         clock uncertainty           -0.080    19.166    
    SLICE_X27Y28         FDRE (Setup_fdre_C_D)        0.062    19.228    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.228    
                         arrival time                         -18.161    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.840ns  (logic 6.885ns (36.545%)  route 11.955ns (63.455%))
  Logic Levels:           33  (CARRY4=18 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.140 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.140    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.490    18.658    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.588    19.246    
                         clock uncertainty           -0.080    19.166    
    SLICE_X27Y28         FDRE (Setup_fdre_C_D)        0.062    19.228    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.228    
                         arrival time                         -18.140    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.766ns  (logic 6.811ns (36.295%)  route 11.955ns (63.705%))
  Logic Levels:           33  (CARRY4=18 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.066 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.066    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.490    18.658    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.588    19.246    
                         clock uncertainty           -0.080    19.166    
    SLICE_X27Y28         FDRE (Setup_fdre_C_D)        0.062    19.228    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.228    
                         arrival time                         -18.066    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.750ns  (logic 6.795ns (36.240%)  route 11.955ns (63.760%))
  Logic Levels:           33  (CARRY4=18 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.050 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.050    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.490    18.658    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.588    19.246    
                         clock uncertainty           -0.080    19.166    
    SLICE_X27Y28         FDRE (Setup_fdre_C_D)        0.062    19.228    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.228    
                         arrival time                         -18.050    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.747ns  (logic 6.792ns (36.230%)  route 11.955ns (63.770%))
  Logic Levels:           32  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.047 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.047    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X27Y27         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.488    18.656    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y27         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.588    19.244    
                         clock uncertainty           -0.080    19.164    
    SLICE_X27Y27         FDRE (Setup_fdre_C_D)        0.062    19.226    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.226    
                         arrival time                         -18.047    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.726ns  (logic 6.771ns (36.158%)  route 11.955ns (63.842%))
  Logic Levels:           32  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.026 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.026    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X27Y27         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.488    18.656    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y27         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.588    19.244    
                         clock uncertainty           -0.080    19.164    
    SLICE_X27Y27         FDRE (Setup_fdre_C_D)        0.062    19.226    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.226    
                         arrival time                         -18.026    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.652ns  (logic 6.697ns (35.905%)  route 11.955ns (64.095%))
  Logic Levels:           32  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.952 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.952    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X27Y27         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.488    18.656    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y27         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.588    19.244    
                         clock uncertainty           -0.080    19.164    
    SLICE_X27Y27         FDRE (Setup_fdre_C_D)        0.062    19.226    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.226    
                         arrival time                         -17.952    
  -------------------------------------------------------------------
                         slack                                  1.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.269    -0.473    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.219    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.269    -0.473    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.219    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/CLK
                         clock pessimism              0.269    -0.473    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.219    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.269    -0.473    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.219    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/CLK
                         clock pessimism              0.269    -0.473    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.219    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.269    -0.473    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.219    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMS32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMS32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD/CLK
                         clock pessimism              0.269    -0.473    
    SLICE_X30Y21         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.219    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMS32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMS32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism              0.269    -0.473    
    SLICE_X30Y21         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.219    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.156%)  route 0.244ns (59.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.561    -0.500    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X28Y14         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[11]/Q
                         net (fo=1, routed)           0.244    -0.091    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[11]
    RAMB36_X1Y3          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.868    -0.695    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.425    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.242    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.141ns (60.975%)  route 0.090ns (39.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.552    -0.509    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y25         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[15]/Q
                         net (fo=4, routed)           0.090    -0.278    RV32I_pipelined_i/stage_FD_0/U0/PC[15]
    SLICE_X27Y25         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.817    -0.746    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X27Y25         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[15]/C
                         clock pessimism              0.237    -0.509    
    SLICE_X27Y25         FDRE (Hold_fdre_C_D)         0.076    -0.433    RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_RV32I_pipelined_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y4      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y4      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y4      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y4      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y3      RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y3      RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y4      RV32I_pipelined_i/terminal_tld_0/U0/f_rom/ROM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y2      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y21     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y21     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y21     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y21     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y21     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y21     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y21     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y21     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y27     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y27     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y25     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y25     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y25     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y25     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y25     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y25     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y25     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y25     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y25     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y25     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_12_17/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0
  To Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_RV32I_pipelined_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   RV32I_pipelined_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.975ns  (logic 7.020ns (36.996%)  route 11.955ns (63.004%))
  Logic Levels:           34  (CARRY4=19 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.941 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.941    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.275 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    18.275    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_6
    SLICE_X27Y29         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.491    18.659    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y29         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.588    19.247    
                         clock uncertainty           -0.079    19.168    
    SLICE_X27Y29         FDRE (Setup_fdre_C_D)        0.062    19.230    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.230    
                         arrival time                         -18.275    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.880ns  (logic 6.925ns (36.679%)  route 11.955ns (63.321%))
  Logic Levels:           34  (CARRY4=19 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.941 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.941    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.180 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    18.180    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_5
    SLICE_X27Y29         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.491    18.659    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y29         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.588    19.247    
                         clock uncertainty           -0.079    19.168    
    SLICE_X27Y29         FDRE (Setup_fdre_C_D)        0.062    19.230    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.230    
                         arrival time                         -18.180    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.864ns  (logic 6.909ns (36.626%)  route 11.955ns (63.374%))
  Logic Levels:           34  (CARRY4=19 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.941 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.941    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.164 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    18.164    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_7
    SLICE_X27Y29         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.491    18.659    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y29         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.588    19.247    
                         clock uncertainty           -0.079    19.168    
    SLICE_X27Y29         FDRE (Setup_fdre_C_D)        0.062    19.230    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.230    
                         arrival time                         -18.164    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.861ns  (logic 6.906ns (36.615%)  route 11.955ns (63.385%))
  Logic Levels:           33  (CARRY4=18 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.161 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.161    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.490    18.658    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.588    19.246    
                         clock uncertainty           -0.079    19.167    
    SLICE_X27Y28         FDRE (Setup_fdre_C_D)        0.062    19.229    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -18.161    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.840ns  (logic 6.885ns (36.545%)  route 11.955ns (63.455%))
  Logic Levels:           33  (CARRY4=18 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.140 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.140    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.490    18.658    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.588    19.246    
                         clock uncertainty           -0.079    19.167    
    SLICE_X27Y28         FDRE (Setup_fdre_C_D)        0.062    19.229    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -18.140    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.766ns  (logic 6.811ns (36.295%)  route 11.955ns (63.705%))
  Logic Levels:           33  (CARRY4=18 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.066 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.066    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.490    18.658    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.588    19.246    
                         clock uncertainty           -0.079    19.167    
    SLICE_X27Y28         FDRE (Setup_fdre_C_D)        0.062    19.229    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -18.066    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.750ns  (logic 6.795ns (36.240%)  route 11.955ns (63.760%))
  Logic Levels:           33  (CARRY4=18 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.050 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.050    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.490    18.658    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.588    19.246    
                         clock uncertainty           -0.079    19.167    
    SLICE_X27Y28         FDRE (Setup_fdre_C_D)        0.062    19.229    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -18.050    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.747ns  (logic 6.792ns (36.230%)  route 11.955ns (63.770%))
  Logic Levels:           32  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.047 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.047    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X27Y27         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.488    18.656    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y27         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.588    19.244    
                         clock uncertainty           -0.079    19.165    
    SLICE_X27Y27         FDRE (Setup_fdre_C_D)        0.062    19.227    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.227    
                         arrival time                         -18.047    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.726ns  (logic 6.771ns (36.158%)  route 11.955ns (63.842%))
  Logic Levels:           32  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.026 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.026    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X27Y27         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.488    18.656    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y27         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.588    19.244    
                         clock uncertainty           -0.079    19.165    
    SLICE_X27Y27         FDRE (Setup_fdre_C_D)        0.062    19.227    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.227    
                         arrival time                         -18.026    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.652ns  (logic 6.697ns (35.905%)  route 11.955ns (64.095%))
  Logic Levels:           32  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.952 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.952    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X27Y27         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.488    18.656    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y27         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.588    19.244    
                         clock uncertainty           -0.079    19.165    
    SLICE_X27Y27         FDRE (Setup_fdre_C_D)        0.062    19.227    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.227    
                         arrival time                         -17.952    
  -------------------------------------------------------------------
                         slack                                  1.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.269    -0.473    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.219    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.269    -0.473    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.219    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/CLK
                         clock pessimism              0.269    -0.473    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.219    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.269    -0.473    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.219    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/CLK
                         clock pessimism              0.269    -0.473    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.219    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.269    -0.473    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.219    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMS32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMS32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD/CLK
                         clock pessimism              0.269    -0.473    
    SLICE_X30Y21         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.219    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMS32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMS32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism              0.269    -0.473    
    SLICE_X30Y21         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.219    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.156%)  route 0.244ns (59.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.561    -0.500    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X28Y14         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[11]/Q
                         net (fo=1, routed)           0.244    -0.091    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[11]
    RAMB36_X1Y3          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.868    -0.695    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.425    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.242    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.141ns (60.975%)  route 0.090ns (39.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.552    -0.509    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y25         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[15]/Q
                         net (fo=4, routed)           0.090    -0.278    RV32I_pipelined_i/stage_FD_0/U0/PC[15]
    SLICE_X27Y25         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.817    -0.746    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X27Y25         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[15]/C
                         clock pessimism              0.237    -0.509    
    SLICE_X27Y25         FDRE (Hold_fdre_C_D)         0.076    -0.433    RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_RV32I_pipelined_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y4      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y4      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y4      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y4      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y3      RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y3      RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y4      RV32I_pipelined_i/terminal_tld_0/U0/f_rom/ROM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y2      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y21     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y21     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y21     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y21     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y21     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y21     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y21     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y21     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y27     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y27     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y25     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y25     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y25     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y25     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y25     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y25     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y25     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y25     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y25     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y25     RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_12_17/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0_1
  To Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_RV32I_pipelined_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   RV32I_pipelined_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.975ns  (logic 7.020ns (36.996%)  route 11.955ns (63.004%))
  Logic Levels:           34  (CARRY4=19 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.941 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.941    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.275 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    18.275    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_6
    SLICE_X27Y29         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.491    18.659    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y29         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.588    19.247    
                         clock uncertainty           -0.080    19.167    
    SLICE_X27Y29         FDRE (Setup_fdre_C_D)        0.062    19.229    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -18.275    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.880ns  (logic 6.925ns (36.679%)  route 11.955ns (63.321%))
  Logic Levels:           34  (CARRY4=19 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.941 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.941    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.180 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    18.180    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_5
    SLICE_X27Y29         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.491    18.659    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y29         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.588    19.247    
                         clock uncertainty           -0.080    19.167    
    SLICE_X27Y29         FDRE (Setup_fdre_C_D)        0.062    19.229    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -18.180    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.864ns  (logic 6.909ns (36.626%)  route 11.955ns (63.374%))
  Logic Levels:           34  (CARRY4=19 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.941 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.941    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.164 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    18.164    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_7
    SLICE_X27Y29         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.491    18.659    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y29         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.588    19.247    
                         clock uncertainty           -0.080    19.167    
    SLICE_X27Y29         FDRE (Setup_fdre_C_D)        0.062    19.229    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -18.164    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.861ns  (logic 6.906ns (36.615%)  route 11.955ns (63.385%))
  Logic Levels:           33  (CARRY4=18 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.161 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.161    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.490    18.658    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.588    19.246    
                         clock uncertainty           -0.080    19.166    
    SLICE_X27Y28         FDRE (Setup_fdre_C_D)        0.062    19.228    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.228    
                         arrival time                         -18.161    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.840ns  (logic 6.885ns (36.545%)  route 11.955ns (63.455%))
  Logic Levels:           33  (CARRY4=18 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.140 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.140    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.490    18.658    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.588    19.246    
                         clock uncertainty           -0.080    19.166    
    SLICE_X27Y28         FDRE (Setup_fdre_C_D)        0.062    19.228    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.228    
                         arrival time                         -18.140    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.766ns  (logic 6.811ns (36.295%)  route 11.955ns (63.705%))
  Logic Levels:           33  (CARRY4=18 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.066 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.066    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.490    18.658    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.588    19.246    
                         clock uncertainty           -0.080    19.166    
    SLICE_X27Y28         FDRE (Setup_fdre_C_D)        0.062    19.228    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.228    
                         arrival time                         -18.066    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.750ns  (logic 6.795ns (36.240%)  route 11.955ns (63.760%))
  Logic Levels:           33  (CARRY4=18 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.050 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.050    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.490    18.658    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.588    19.246    
                         clock uncertainty           -0.080    19.166    
    SLICE_X27Y28         FDRE (Setup_fdre_C_D)        0.062    19.228    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.228    
                         arrival time                         -18.050    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.747ns  (logic 6.792ns (36.230%)  route 11.955ns (63.770%))
  Logic Levels:           32  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.047 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.047    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X27Y27         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.488    18.656    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y27         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.588    19.244    
                         clock uncertainty           -0.080    19.164    
    SLICE_X27Y27         FDRE (Setup_fdre_C_D)        0.062    19.226    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.226    
                         arrival time                         -18.047    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.726ns  (logic 6.771ns (36.158%)  route 11.955ns (63.842%))
  Logic Levels:           32  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.026 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.026    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X27Y27         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.488    18.656    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y27         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.588    19.244    
                         clock uncertainty           -0.080    19.164    
    SLICE_X27Y27         FDRE (Setup_fdre_C_D)        0.062    19.226    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.226    
                         arrival time                         -18.026    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.652ns  (logic 6.697ns (35.905%)  route 11.955ns (64.095%))
  Logic Levels:           32  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.952 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.952    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X27Y27         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.488    18.656    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y27         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.588    19.244    
                         clock uncertainty           -0.080    19.164    
    SLICE_X27Y27         FDRE (Setup_fdre_C_D)        0.062    19.226    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.226    
                         arrival time                         -17.952    
  -------------------------------------------------------------------
                         slack                                  1.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.269    -0.473    
                         clock uncertainty            0.080    -0.393    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.139    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.269    -0.473    
                         clock uncertainty            0.080    -0.393    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.139    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/CLK
                         clock pessimism              0.269    -0.473    
                         clock uncertainty            0.080    -0.393    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.139    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.269    -0.473    
                         clock uncertainty            0.080    -0.393    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.139    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/CLK
                         clock pessimism              0.269    -0.473    
                         clock uncertainty            0.080    -0.393    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.139    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.269    -0.473    
                         clock uncertainty            0.080    -0.393    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.139    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMS32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMS32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD/CLK
                         clock pessimism              0.269    -0.473    
                         clock uncertainty            0.080    -0.393    
    SLICE_X30Y21         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.139    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMS32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMS32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism              0.269    -0.473    
                         clock uncertainty            0.080    -0.393    
    SLICE_X30Y21         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.139    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.156%)  route 0.244ns (59.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.561    -0.500    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X28Y14         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[11]/Q
                         net (fo=1, routed)           0.244    -0.091    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[11]
    RAMB36_X1Y3          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.868    -0.695    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.425    
                         clock uncertainty            0.080    -0.345    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.162    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.141ns (60.975%)  route 0.090ns (39.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.552    -0.509    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y25         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[15]/Q
                         net (fo=4, routed)           0.090    -0.278    RV32I_pipelined_i/stage_FD_0/U0/PC[15]
    SLICE_X27Y25         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.817    -0.746    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X27Y25         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[15]/C
                         clock pessimism              0.237    -0.509    
                         clock uncertainty            0.080    -0.429    
    SLICE_X27Y25         FDRE (Hold_fdre_C_D)         0.076    -0.353    RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.975ns  (logic 7.020ns (36.996%)  route 11.955ns (63.004%))
  Logic Levels:           34  (CARRY4=19 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.941 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.941    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.275 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    18.275    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_6
    SLICE_X27Y29         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.491    18.659    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y29         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.588    19.247    
                         clock uncertainty           -0.080    19.167    
    SLICE_X27Y29         FDRE (Setup_fdre_C_D)        0.062    19.229    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -18.275    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.880ns  (logic 6.925ns (36.679%)  route 11.955ns (63.321%))
  Logic Levels:           34  (CARRY4=19 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.941 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.941    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.180 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    18.180    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_5
    SLICE_X27Y29         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.491    18.659    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y29         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.588    19.247    
                         clock uncertainty           -0.080    19.167    
    SLICE_X27Y29         FDRE (Setup_fdre_C_D)        0.062    19.229    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -18.180    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.864ns  (logic 6.909ns (36.626%)  route 11.955ns (63.374%))
  Logic Levels:           34  (CARRY4=19 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.941 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.941    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.164 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    18.164    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_7
    SLICE_X27Y29         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.491    18.659    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y29         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.588    19.247    
                         clock uncertainty           -0.080    19.167    
    SLICE_X27Y29         FDRE (Setup_fdre_C_D)        0.062    19.229    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -18.164    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.861ns  (logic 6.906ns (36.615%)  route 11.955ns (63.385%))
  Logic Levels:           33  (CARRY4=18 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.161 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.161    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.490    18.658    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.588    19.246    
                         clock uncertainty           -0.080    19.166    
    SLICE_X27Y28         FDRE (Setup_fdre_C_D)        0.062    19.228    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.228    
                         arrival time                         -18.161    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.840ns  (logic 6.885ns (36.545%)  route 11.955ns (63.455%))
  Logic Levels:           33  (CARRY4=18 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.140 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.140    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.490    18.658    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.588    19.246    
                         clock uncertainty           -0.080    19.166    
    SLICE_X27Y28         FDRE (Setup_fdre_C_D)        0.062    19.228    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.228    
                         arrival time                         -18.140    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.766ns  (logic 6.811ns (36.295%)  route 11.955ns (63.705%))
  Logic Levels:           33  (CARRY4=18 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.066 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.066    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.490    18.658    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.588    19.246    
                         clock uncertainty           -0.080    19.166    
    SLICE_X27Y28         FDRE (Setup_fdre_C_D)        0.062    19.228    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.228    
                         arrival time                         -18.066    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.750ns  (logic 6.795ns (36.240%)  route 11.955ns (63.760%))
  Logic Levels:           33  (CARRY4=18 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.827 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.827    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.050 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.050    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.490    18.658    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.588    19.246    
                         clock uncertainty           -0.080    19.166    
    SLICE_X27Y28         FDRE (Setup_fdre_C_D)        0.062    19.228    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.228    
                         arrival time                         -18.050    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.747ns  (logic 6.792ns (36.230%)  route 11.955ns (63.770%))
  Logic Levels:           32  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.047 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.047    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X27Y27         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.488    18.656    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y27         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.588    19.244    
                         clock uncertainty           -0.080    19.164    
    SLICE_X27Y27         FDRE (Setup_fdre_C_D)        0.062    19.226    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.226    
                         arrival time                         -18.047    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.726ns  (logic 6.771ns (36.158%)  route 11.955ns (63.842%))
  Logic Levels:           32  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.026 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.026    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X27Y27         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.488    18.656    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y27         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.588    19.244    
                         clock uncertainty           -0.080    19.164    
    SLICE_X27Y27         FDRE (Setup_fdre_C_D)        0.062    19.226    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.226    
                         arrival time                         -18.026    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.652ns  (logic 6.697ns (35.905%)  route 11.955ns (64.095%))
  Logic Levels:           32  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.659    -0.700    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X32Y23         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.182 f  RV32I_pipelined_i/stage_DE_0/U0/immediate_DE_reg_reg[3]/Q
                         net (fo=2, routed)           0.973     0.791    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/descrambler_output[3]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     0.943 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.686     1.629    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.348     1.977 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.977    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.527 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.009     2.536    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.650 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.650    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.764 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.764    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.878 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.271     4.149    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X23Y24         LUT5 (Prop_lut5_I3_O)        0.124     4.273 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40/O
                         net (fo=2, routed)           0.978     5.251    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_40_n_0
    SLICE_X24Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.375 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.803     6.178    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.302 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10/O
                         net (fo=16, routed)          0.909     7.211    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_10_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5/O
                         net (fo=1, routed)           0.718     8.053    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.686 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    RV32I_pipelined_i/ALU_0/U0/operation4_carry_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.037    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.265    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.578 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.831    10.409    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X15Y28         LUT3 (Prop_lut3_I0_O)        0.335    10.744 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.590    11.334    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.327    11.661 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.424    12.085    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.209 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.794    13.003    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.853    13.979    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.294    14.397    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.521 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.530    15.052    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y25         LUT4 (Prop_lut4_I0_O)        0.124    15.176 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.868    16.044    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.168 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.406    16.574    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X27Y22         LUT4 (Prop_lut4_I0_O)        0.124    16.698 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    16.698    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.248 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.248    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.362 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.362    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.476 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.485    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.599 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.599    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.952 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.952    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X27Y27         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.488    18.656    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y27         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.588    19.244    
                         clock uncertainty           -0.080    19.164    
    SLICE_X27Y27         FDRE (Setup_fdre_C_D)        0.062    19.226    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.226    
                         arrival time                         -17.952    
  -------------------------------------------------------------------
                         slack                                  1.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.269    -0.473    
                         clock uncertainty            0.080    -0.393    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.139    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.269    -0.473    
                         clock uncertainty            0.080    -0.393    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.139    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB/CLK
                         clock pessimism              0.269    -0.473    
                         clock uncertainty            0.080    -0.393    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.139    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.269    -0.473    
                         clock uncertainty            0.080    -0.393    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.139    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC/CLK
                         clock pessimism              0.269    -0.473    
                         clock uncertainty            0.080    -0.393    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.139    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMD32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.269    -0.473    
                         clock uncertainty            0.080    -0.393    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.139    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMS32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMS32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD/CLK
                         clock pessimism              0.269    -0.473    
                         clock uncertainty            0.080    -0.393    
    SLICE_X30Y21         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.139    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.353%)  route 0.295ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.555    -0.506    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X35Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[9]/Q
                         net (fo=89, routed)          0.295    -0.070    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/ADDRD2
    SLICE_X30Y21         RAMS32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.821    -0.742    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/WCLK
    SLICE_X30Y21         RAMS32                                       r  RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism              0.269    -0.473    
                         clock uncertainty            0.080    -0.393    
    SLICE_X30Y21         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.139    RV32I_pipelined_i/registers_0/U0/register_file_2_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.156%)  route 0.244ns (59.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.561    -0.500    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X28Y14         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[11]/Q
                         net (fo=1, routed)           0.244    -0.091    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[11]
    RAMB36_X1Y3          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.868    -0.695    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.425    
                         clock uncertainty            0.080    -0.345    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.162    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.141ns (60.975%)  route 0.090ns (39.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.552    -0.509    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X27Y25         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[15]/Q
                         net (fo=4, routed)           0.090    -0.278    RV32I_pipelined_i/stage_FD_0/U0/PC[15]
    SLICE_X27Y25         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.817    -0.746    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X27Y25         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[15]/C
                         clock pessimism              0.237    -0.509    
                         clock uncertainty            0.080    -0.429    
    SLICE_X27Y25         FDRE (Hold_fdre_C_D)         0.076    -0.353    RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.490ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 0.704ns (17.244%)  route 3.379ns (82.756%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.606     1.375    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X38Y15         LUT5 (Prop_lut5_I4_O)        0.124     1.499 r  RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_5/O
                         net (fo=7, routed)           0.983     2.482    RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_5_n_0
    SLICE_X42Y17         LUT4 (Prop_lut4_I2_O)        0.124     2.606 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][1]_i_2/O
                         net (fo=1, routed)           0.790     3.396    RV32I_pipelined_i/registers_0/U0/register_file_1[31][1]_i_2_n_0
    SLICE_X42Y17         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.571    18.739    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X42Y17         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]/C
                         clock pessimism              0.588    19.327    
                         clock uncertainty           -0.080    19.247    
    SLICE_X42Y17         FDPE (Recov_fdpe_C_PRE)     -0.361    18.886    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]
  -------------------------------------------------------------------
                         required time                         18.886    
                         arrival time                          -3.396    
  -------------------------------------------------------------------
                         slack                                 15.490    

Slack (MET) :             15.976ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.704ns (19.555%)  route 2.896ns (80.445%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 18.740 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.606     1.375    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X38Y15         LUT5 (Prop_lut5_I4_O)        0.124     1.499 r  RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_5/O
                         net (fo=7, routed)           0.903     2.402    RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_5_n_0
    SLICE_X39Y15         LUT3 (Prop_lut3_I1_O)        0.124     2.526 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][2]_i_2/O
                         net (fo=1, routed)           0.387     2.913    RV32I_pipelined_i/registers_0/U0/register_file_1[31][2]_i_2_n_0
    SLICE_X39Y15         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.572    18.740    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X39Y15         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]/C
                         clock pessimism              0.588    19.328    
                         clock uncertainty           -0.080    19.248    
    SLICE_X39Y15         FDPE (Recov_fdpe_C_PRE)     -0.359    18.889    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                 15.976    

Slack (MET) :             16.248ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.704ns (21.182%)  route 2.620ns (78.818%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 18.736 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.606     1.375    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X38Y15         LUT5 (Prop_lut5_I4_O)        0.124     1.499 r  RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_5/O
                         net (fo=7, routed)           0.460     1.959    RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_5_n_0
    SLICE_X40Y15         LUT5 (Prop_lut5_I3_O)        0.124     2.083 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][0]_i_2/O
                         net (fo=1, routed)           0.554     2.637    RV32I_pipelined_i/registers_0/U0/register_file_1[31][0]_i_2_n_0
    SLICE_X40Y20         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.568    18.736    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X40Y20         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]/C
                         clock pessimism              0.588    19.324    
                         clock uncertainty           -0.080    19.244    
    SLICE_X40Y20         FDPE (Recov_fdpe_C_PRE)     -0.359    18.885    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]
  -------------------------------------------------------------------
                         required time                         18.885    
                         arrival time                          -2.637    
  -------------------------------------------------------------------
                         slack                                 16.248    

Slack (MET) :             16.334ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.580ns (17.901%)  route 2.660ns (82.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.656     1.425    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X37Y17         LUT2 (Prop_lut2_I1_O)        0.124     1.549 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][7]_i_2/O
                         net (fo=1, routed)           1.004     2.553    RV32I_pipelined_i/registers_0/U0/register_file_1[31][7]_i_2_n_0
    SLICE_X37Y17         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.570    18.738    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X37Y17         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]/C
                         clock pessimism              0.588    19.326    
                         clock uncertainty           -0.080    19.246    
    SLICE_X37Y17         FDPE (Recov_fdpe_C_PRE)     -0.359    18.887    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                 16.334    

Slack (MET) :             16.896ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.580ns (21.653%)  route 2.099ns (78.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.500     1.269    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X37Y16         LUT4 (Prop_lut4_I3_O)        0.124     1.393 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][5]_i_2/O
                         net (fo=1, routed)           0.599     1.992    RV32I_pipelined_i/registers_0/U0/register_file_1[31][5]_i_2_n_0
    SLICE_X37Y16         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.571    18.739    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X37Y16         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]/C
                         clock pessimism              0.588    19.327    
                         clock uncertainty           -0.080    19.247    
    SLICE_X37Y16         FDPE (Recov_fdpe_C_PRE)     -0.359    18.888    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]
  -------------------------------------------------------------------
                         required time                         18.888    
                         arrival time                          -1.992    
  -------------------------------------------------------------------
                         slack                                 16.896    

Slack (MET) :             16.936ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw1/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.580ns (22.387%)  route 2.011ns (77.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.755    -0.604    RV32I_pipelined_i/input_handler_0/U0/sw1/clk
    SLICE_X36Y4          FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.148 r  RV32I_pipelined_i/input_handler_0/U0/sw1/current_state_reg/Q
                         net (fo=12, routed)          1.397     1.250    RV32I_pipelined_i/registers_0/U0/input_regout[5]
    SLICE_X38Y16         LUT6 (Prop_lut6_I5_O)        0.124     1.374 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_2/O
                         net (fo=1, routed)           0.613     1.987    RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_2_n_0
    SLICE_X38Y16         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.571    18.739    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X38Y16         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]/C
                         clock pessimism              0.625    19.364    
                         clock uncertainty           -0.080    19.284    
    SLICE_X38Y16         FDPE (Recov_fdpe_C_PRE)     -0.361    18.923    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]
  -------------------------------------------------------------------
                         required time                         18.923    
                         arrival time                          -1.987    
  -------------------------------------------------------------------
                         slack                                 16.936    

Slack (MET) :             16.975ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.580ns (22.320%)  route 2.019ns (77.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.437     1.207    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X36Y17         LUT5 (Prop_lut5_I2_O)        0.124     1.331 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][4]_i_2/O
                         net (fo=1, routed)           0.581     1.912    RV32I_pipelined_i/registers_0/U0/register_file_1[31][4]_i_2_n_0
    SLICE_X36Y17         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.570    18.738    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X36Y17         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]/C
                         clock pessimism              0.588    19.326    
                         clock uncertainty           -0.080    19.246    
    SLICE_X36Y17         FDPE (Recov_fdpe_C_PRE)     -0.359    18.887    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                          -1.912    
  -------------------------------------------------------------------
                         slack                                 16.975    

Slack (MET) :             16.995ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw2/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.580ns (23.163%)  route 1.924ns (76.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 18.740 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.749    -0.610    RV32I_pipelined_i/input_handler_0/U0/sw2/clk
    SLICE_X43Y16         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw2/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.154 f  RV32I_pipelined_i/input_handler_0/U0/sw2/current_state_reg/Q
                         net (fo=12, routed)          1.325     1.172    RV32I_pipelined_i/registers_0/U0/input_regout[6]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.124     1.296 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][6]_i_2/O
                         net (fo=1, routed)           0.599     1.894    RV32I_pipelined_i/registers_0/U0/register_file_1[31][6]_i_2_n_0
    SLICE_X37Y15         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.572    18.740    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X37Y15         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]/C
                         clock pessimism              0.588    19.328    
                         clock uncertainty           -0.080    19.248    
    SLICE_X37Y15         FDPE (Recov_fdpe_C_PRE)     -0.359    18.889    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                          -1.894    
  -------------------------------------------------------------------
                         slack                                 16.995    

Slack (MET) :             17.261ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.456ns (19.688%)  route 1.860ns (80.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 18.741 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 f  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.860     1.629    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X39Y14         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.573    18.741    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X39Y14         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]/C
                         clock pessimism              0.588    19.329    
                         clock uncertainty           -0.080    19.249    
    SLICE_X39Y14         FDPE (Recov_fdpe_C_PRE)     -0.359    18.890    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]
  -------------------------------------------------------------------
                         required time                         18.890    
                         arrival time                          -1.629    
  -------------------------------------------------------------------
                         slack                                 17.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw0/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.209ns (35.201%)  route 0.385ns (64.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.588    -0.473    RV32I_pipelined_i/input_handler_0/U0/sw0/clk
    SLICE_X38Y15         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw0/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  RV32I_pipelined_i/input_handler_0/U0/sw0/current_state_reg/Q
                         net (fo=11, routed)          0.180    -0.129    RV32I_pipelined_i/registers_0/U0/input_regout[4]
    SLICE_X38Y16         LUT6 (Prop_lut6_I4_O)        0.045    -0.084 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_2/O
                         net (fo=1, routed)           0.204     0.121    RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_2_n_0
    SLICE_X38Y16         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.854    -0.709    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X38Y16         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]/C
                         clock pessimism              0.249    -0.460    
    SLICE_X38Y16         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.531    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.209ns (35.136%)  route 0.386ns (64.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.588    -0.473    RV32I_pipelined_i/input_handler_0/U0/sw3/clk
    SLICE_X38Y15         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/Q
                         net (fo=13, routed)          0.190    -0.119    RV32I_pipelined_i/registers_0/U0/input_regout[7]
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.045    -0.074 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][6]_i_2/O
                         net (fo=1, routed)           0.196     0.122    RV32I_pipelined_i/registers_0/U0/register_file_1[31][6]_i_2_n_0
    SLICE_X37Y15         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.855    -0.708    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X37Y15         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]/C
                         clock pessimism              0.249    -0.459    
    SLICE_X37Y15         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.554    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/db3/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.223%)  route 0.410ns (68.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.590    -0.471    RV32I_pipelined_i/input_handler_0/U0/db3/clk
    SLICE_X43Y15         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/db3/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  RV32I_pipelined_i/input_handler_0/U0/db3/current_state_reg/Q
                         net (fo=11, routed)          0.204    -0.126    RV32I_pipelined_i/registers_0/U0/input_regout[3]
    SLICE_X40Y15         LUT5 (Prop_lut5_I0_O)        0.045    -0.081 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][0]_i_2/O
                         net (fo=1, routed)           0.206     0.125    RV32I_pipelined_i/registers_0/U0/register_file_1[31][0]_i_2_n_0
    SLICE_X40Y20         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.852    -0.711    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X40Y20         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]/C
                         clock pessimism              0.249    -0.462    
    SLICE_X40Y20         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.557    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/db2/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.209ns (33.580%)  route 0.413ns (66.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.590    -0.471    RV32I_pipelined_i/input_handler_0/U0/db2/clk
    SLICE_X42Y14         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/db2/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.307 f  RV32I_pipelined_i/input_handler_0/U0/db2/current_state_reg/Q
                         net (fo=9, routed)           0.294    -0.013    RV32I_pipelined_i/registers_0/U0/input_regout[2]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.045     0.032 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][2]_i_2/O
                         net (fo=1, routed)           0.119     0.152    RV32I_pipelined_i/registers_0/U0/register_file_1[31][2]_i_2_n_0
    SLICE_X39Y15         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.855    -0.708    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X39Y15         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]/C
                         clock pessimism              0.269    -0.439    
    SLICE_X39Y15         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.534    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/db1/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.023%)  route 0.557ns (74.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.590    -0.471    RV32I_pipelined_i/input_handler_0/U0/db1/clk
    SLICE_X43Y15         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/db1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.330 f  RV32I_pipelined_i/input_handler_0/U0/db1/current_state_reg/Q
                         net (fo=8, routed)           0.186    -0.144    RV32I_pipelined_i/registers_0/U0/input_regout[1]
    SLICE_X42Y17         LUT4 (Prop_lut4_I3_O)        0.045    -0.099 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][1]_i_2/O
                         net (fo=1, routed)           0.372     0.272    RV32I_pipelined_i/registers_0/U0/register_file_1[31][1]_i_2_n_0
    SLICE_X42Y17         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.855    -0.708    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X42Y17         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]/C
                         clock pessimism              0.249    -0.459    
    SLICE_X42Y17         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.530    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.209ns (28.912%)  route 0.514ns (71.088%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.588    -0.473    RV32I_pipelined_i/input_handler_0/U0/sw3/clk
    SLICE_X38Y15         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/Q
                         net (fo=13, routed)          0.318     0.009    RV32I_pipelined_i/registers_0/U0/input_regout[7]
    SLICE_X37Y16         LUT4 (Prop_lut4_I2_O)        0.045     0.054 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][5]_i_2/O
                         net (fo=1, routed)           0.196     0.250    RV32I_pipelined_i/registers_0/U0/register_file_1[31][5]_i_2_n_0
    SLICE_X37Y16         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.854    -0.709    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X37Y16         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]/C
                         clock pessimism              0.249    -0.460    
    SLICE_X37Y16         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.555    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw2/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.256%)  route 0.581ns (75.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.589    -0.472    RV32I_pipelined_i/input_handler_0/U0/sw2/clk
    SLICE_X43Y16         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw2/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  RV32I_pipelined_i/input_handler_0/U0/sw2/current_state_reg/Q
                         net (fo=12, routed)          0.397     0.066    RV32I_pipelined_i/registers_0/U0/input_regout[6]
    SLICE_X36Y17         LUT5 (Prop_lut5_I4_O)        0.045     0.111 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][4]_i_2/O
                         net (fo=1, routed)           0.184     0.295    RV32I_pipelined_i/registers_0/U0/register_file_1[31][4]_i_2_n_0
    SLICE_X36Y17         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.853    -0.710    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X36Y17         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]/C
                         clock pessimism              0.269    -0.441    
    SLICE_X36Y17         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.536    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.141ns (14.887%)  route 0.806ns (85.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.562    -0.499    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.358 f  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          0.806     0.448    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X39Y14         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.856    -0.707    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X39Y14         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]/C
                         clock pessimism              0.269    -0.438    
    SLICE_X39Y14         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.533    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.209ns (19.033%)  route 0.889ns (80.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.588    -0.473    RV32I_pipelined_i/input_handler_0/U0/sw3/clk
    SLICE_X38Y15         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.309 f  RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/Q
                         net (fo=13, routed)          0.425     0.116    RV32I_pipelined_i/registers_0/U0/input_regout[7]
    SLICE_X37Y17         LUT2 (Prop_lut2_I0_O)        0.045     0.161 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][7]_i_2/O
                         net (fo=1, routed)           0.464     0.625    RV32I_pipelined_i/registers_0/U0/register_file_1[31][7]_i_2_n_0
    SLICE_X37Y17         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.853    -0.710    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X37Y17         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]/C
                         clock pessimism              0.249    -0.461    
    SLICE_X37Y17         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.556    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  1.181    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.572ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.490ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 0.704ns (17.244%)  route 3.379ns (82.756%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.606     1.375    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X38Y15         LUT5 (Prop_lut5_I4_O)        0.124     1.499 r  RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_5/O
                         net (fo=7, routed)           0.983     2.482    RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_5_n_0
    SLICE_X42Y17         LUT4 (Prop_lut4_I2_O)        0.124     2.606 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][1]_i_2/O
                         net (fo=1, routed)           0.790     3.396    RV32I_pipelined_i/registers_0/U0/register_file_1[31][1]_i_2_n_0
    SLICE_X42Y17         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.571    18.739    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X42Y17         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]/C
                         clock pessimism              0.588    19.327    
                         clock uncertainty           -0.080    19.247    
    SLICE_X42Y17         FDPE (Recov_fdpe_C_PRE)     -0.361    18.886    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]
  -------------------------------------------------------------------
                         required time                         18.886    
                         arrival time                          -3.396    
  -------------------------------------------------------------------
                         slack                                 15.490    

Slack (MET) :             15.976ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.704ns (19.555%)  route 2.896ns (80.445%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 18.740 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.606     1.375    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X38Y15         LUT5 (Prop_lut5_I4_O)        0.124     1.499 r  RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_5/O
                         net (fo=7, routed)           0.903     2.402    RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_5_n_0
    SLICE_X39Y15         LUT3 (Prop_lut3_I1_O)        0.124     2.526 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][2]_i_2/O
                         net (fo=1, routed)           0.387     2.913    RV32I_pipelined_i/registers_0/U0/register_file_1[31][2]_i_2_n_0
    SLICE_X39Y15         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.572    18.740    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X39Y15         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]/C
                         clock pessimism              0.588    19.328    
                         clock uncertainty           -0.080    19.248    
    SLICE_X39Y15         FDPE (Recov_fdpe_C_PRE)     -0.359    18.889    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                 15.976    

Slack (MET) :             16.248ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.704ns (21.182%)  route 2.620ns (78.818%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 18.736 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.606     1.375    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X38Y15         LUT5 (Prop_lut5_I4_O)        0.124     1.499 r  RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_5/O
                         net (fo=7, routed)           0.460     1.959    RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_5_n_0
    SLICE_X40Y15         LUT5 (Prop_lut5_I3_O)        0.124     2.083 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][0]_i_2/O
                         net (fo=1, routed)           0.554     2.637    RV32I_pipelined_i/registers_0/U0/register_file_1[31][0]_i_2_n_0
    SLICE_X40Y20         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.568    18.736    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X40Y20         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]/C
                         clock pessimism              0.588    19.324    
                         clock uncertainty           -0.080    19.244    
    SLICE_X40Y20         FDPE (Recov_fdpe_C_PRE)     -0.359    18.885    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]
  -------------------------------------------------------------------
                         required time                         18.885    
                         arrival time                          -2.637    
  -------------------------------------------------------------------
                         slack                                 16.248    

Slack (MET) :             16.334ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.580ns (17.901%)  route 2.660ns (82.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.656     1.425    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X37Y17         LUT2 (Prop_lut2_I1_O)        0.124     1.549 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][7]_i_2/O
                         net (fo=1, routed)           1.004     2.553    RV32I_pipelined_i/registers_0/U0/register_file_1[31][7]_i_2_n_0
    SLICE_X37Y17         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.570    18.738    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X37Y17         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]/C
                         clock pessimism              0.588    19.326    
                         clock uncertainty           -0.080    19.246    
    SLICE_X37Y17         FDPE (Recov_fdpe_C_PRE)     -0.359    18.887    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                 16.334    

Slack (MET) :             16.896ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.580ns (21.653%)  route 2.099ns (78.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.500     1.269    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X37Y16         LUT4 (Prop_lut4_I3_O)        0.124     1.393 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][5]_i_2/O
                         net (fo=1, routed)           0.599     1.992    RV32I_pipelined_i/registers_0/U0/register_file_1[31][5]_i_2_n_0
    SLICE_X37Y16         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.571    18.739    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X37Y16         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]/C
                         clock pessimism              0.588    19.327    
                         clock uncertainty           -0.080    19.247    
    SLICE_X37Y16         FDPE (Recov_fdpe_C_PRE)     -0.359    18.888    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]
  -------------------------------------------------------------------
                         required time                         18.888    
                         arrival time                          -1.992    
  -------------------------------------------------------------------
                         slack                                 16.896    

Slack (MET) :             16.936ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw1/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.580ns (22.387%)  route 2.011ns (77.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.755    -0.604    RV32I_pipelined_i/input_handler_0/U0/sw1/clk
    SLICE_X36Y4          FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.148 r  RV32I_pipelined_i/input_handler_0/U0/sw1/current_state_reg/Q
                         net (fo=12, routed)          1.397     1.250    RV32I_pipelined_i/registers_0/U0/input_regout[5]
    SLICE_X38Y16         LUT6 (Prop_lut6_I5_O)        0.124     1.374 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_2/O
                         net (fo=1, routed)           0.613     1.987    RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_2_n_0
    SLICE_X38Y16         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.571    18.739    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X38Y16         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]/C
                         clock pessimism              0.625    19.364    
                         clock uncertainty           -0.080    19.284    
    SLICE_X38Y16         FDPE (Recov_fdpe_C_PRE)     -0.361    18.923    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]
  -------------------------------------------------------------------
                         required time                         18.923    
                         arrival time                          -1.987    
  -------------------------------------------------------------------
                         slack                                 16.936    

Slack (MET) :             16.975ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.580ns (22.320%)  route 2.019ns (77.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.437     1.207    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X36Y17         LUT5 (Prop_lut5_I2_O)        0.124     1.331 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][4]_i_2/O
                         net (fo=1, routed)           0.581     1.912    RV32I_pipelined_i/registers_0/U0/register_file_1[31][4]_i_2_n_0
    SLICE_X36Y17         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.570    18.738    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X36Y17         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]/C
                         clock pessimism              0.588    19.326    
                         clock uncertainty           -0.080    19.246    
    SLICE_X36Y17         FDPE (Recov_fdpe_C_PRE)     -0.359    18.887    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                          -1.912    
  -------------------------------------------------------------------
                         slack                                 16.975    

Slack (MET) :             16.995ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw2/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.580ns (23.163%)  route 1.924ns (76.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 18.740 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.749    -0.610    RV32I_pipelined_i/input_handler_0/U0/sw2/clk
    SLICE_X43Y16         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw2/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.154 f  RV32I_pipelined_i/input_handler_0/U0/sw2/current_state_reg/Q
                         net (fo=12, routed)          1.325     1.172    RV32I_pipelined_i/registers_0/U0/input_regout[6]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.124     1.296 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][6]_i_2/O
                         net (fo=1, routed)           0.599     1.894    RV32I_pipelined_i/registers_0/U0/register_file_1[31][6]_i_2_n_0
    SLICE_X37Y15         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.572    18.740    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X37Y15         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]/C
                         clock pessimism              0.588    19.328    
                         clock uncertainty           -0.080    19.248    
    SLICE_X37Y15         FDPE (Recov_fdpe_C_PRE)     -0.359    18.889    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                          -1.894    
  -------------------------------------------------------------------
                         slack                                 16.995    

Slack (MET) :             17.261ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.456ns (19.688%)  route 1.860ns (80.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 18.741 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 f  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.860     1.629    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X39Y14         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.573    18.741    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X39Y14         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]/C
                         clock pessimism              0.588    19.329    
                         clock uncertainty           -0.080    19.249    
    SLICE_X39Y14         FDPE (Recov_fdpe_C_PRE)     -0.359    18.890    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]
  -------------------------------------------------------------------
                         required time                         18.890    
                         arrival time                          -1.629    
  -------------------------------------------------------------------
                         slack                                 17.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw0/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.209ns (35.201%)  route 0.385ns (64.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.588    -0.473    RV32I_pipelined_i/input_handler_0/U0/sw0/clk
    SLICE_X38Y15         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw0/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  RV32I_pipelined_i/input_handler_0/U0/sw0/current_state_reg/Q
                         net (fo=11, routed)          0.180    -0.129    RV32I_pipelined_i/registers_0/U0/input_regout[4]
    SLICE_X38Y16         LUT6 (Prop_lut6_I4_O)        0.045    -0.084 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_2/O
                         net (fo=1, routed)           0.204     0.121    RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_2_n_0
    SLICE_X38Y16         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.854    -0.709    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X38Y16         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]/C
                         clock pessimism              0.249    -0.460    
                         clock uncertainty            0.080    -0.380    
    SLICE_X38Y16         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.451    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.209ns (35.136%)  route 0.386ns (64.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.588    -0.473    RV32I_pipelined_i/input_handler_0/U0/sw3/clk
    SLICE_X38Y15         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/Q
                         net (fo=13, routed)          0.190    -0.119    RV32I_pipelined_i/registers_0/U0/input_regout[7]
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.045    -0.074 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][6]_i_2/O
                         net (fo=1, routed)           0.196     0.122    RV32I_pipelined_i/registers_0/U0/register_file_1[31][6]_i_2_n_0
    SLICE_X37Y15         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.855    -0.708    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X37Y15         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]/C
                         clock pessimism              0.249    -0.459    
                         clock uncertainty            0.080    -0.379    
    SLICE_X37Y15         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.474    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/db3/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.223%)  route 0.410ns (68.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.590    -0.471    RV32I_pipelined_i/input_handler_0/U0/db3/clk
    SLICE_X43Y15         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/db3/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  RV32I_pipelined_i/input_handler_0/U0/db3/current_state_reg/Q
                         net (fo=11, routed)          0.204    -0.126    RV32I_pipelined_i/registers_0/U0/input_regout[3]
    SLICE_X40Y15         LUT5 (Prop_lut5_I0_O)        0.045    -0.081 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][0]_i_2/O
                         net (fo=1, routed)           0.206     0.125    RV32I_pipelined_i/registers_0/U0/register_file_1[31][0]_i_2_n_0
    SLICE_X40Y20         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.852    -0.711    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X40Y20         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]/C
                         clock pessimism              0.249    -0.462    
                         clock uncertainty            0.080    -0.382    
    SLICE_X40Y20         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.477    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/db2/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.209ns (33.580%)  route 0.413ns (66.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.590    -0.471    RV32I_pipelined_i/input_handler_0/U0/db2/clk
    SLICE_X42Y14         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/db2/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.307 f  RV32I_pipelined_i/input_handler_0/U0/db2/current_state_reg/Q
                         net (fo=9, routed)           0.294    -0.013    RV32I_pipelined_i/registers_0/U0/input_regout[2]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.045     0.032 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][2]_i_2/O
                         net (fo=1, routed)           0.119     0.152    RV32I_pipelined_i/registers_0/U0/register_file_1[31][2]_i_2_n_0
    SLICE_X39Y15         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.855    -0.708    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X39Y15         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]/C
                         clock pessimism              0.269    -0.439    
                         clock uncertainty            0.080    -0.359    
    SLICE_X39Y15         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.454    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/db1/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.023%)  route 0.557ns (74.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.590    -0.471    RV32I_pipelined_i/input_handler_0/U0/db1/clk
    SLICE_X43Y15         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/db1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.330 f  RV32I_pipelined_i/input_handler_0/U0/db1/current_state_reg/Q
                         net (fo=8, routed)           0.186    -0.144    RV32I_pipelined_i/registers_0/U0/input_regout[1]
    SLICE_X42Y17         LUT4 (Prop_lut4_I3_O)        0.045    -0.099 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][1]_i_2/O
                         net (fo=1, routed)           0.372     0.272    RV32I_pipelined_i/registers_0/U0/register_file_1[31][1]_i_2_n_0
    SLICE_X42Y17         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.855    -0.708    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X42Y17         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]/C
                         clock pessimism              0.249    -0.459    
                         clock uncertainty            0.080    -0.379    
    SLICE_X42Y17         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.450    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.209ns (28.912%)  route 0.514ns (71.088%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.588    -0.473    RV32I_pipelined_i/input_handler_0/U0/sw3/clk
    SLICE_X38Y15         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/Q
                         net (fo=13, routed)          0.318     0.009    RV32I_pipelined_i/registers_0/U0/input_regout[7]
    SLICE_X37Y16         LUT4 (Prop_lut4_I2_O)        0.045     0.054 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][5]_i_2/O
                         net (fo=1, routed)           0.196     0.250    RV32I_pipelined_i/registers_0/U0/register_file_1[31][5]_i_2_n_0
    SLICE_X37Y16         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.854    -0.709    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X37Y16         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]/C
                         clock pessimism              0.249    -0.460    
                         clock uncertainty            0.080    -0.380    
    SLICE_X37Y16         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.475    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw2/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.256%)  route 0.581ns (75.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.589    -0.472    RV32I_pipelined_i/input_handler_0/U0/sw2/clk
    SLICE_X43Y16         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw2/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  RV32I_pipelined_i/input_handler_0/U0/sw2/current_state_reg/Q
                         net (fo=12, routed)          0.397     0.066    RV32I_pipelined_i/registers_0/U0/input_regout[6]
    SLICE_X36Y17         LUT5 (Prop_lut5_I4_O)        0.045     0.111 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][4]_i_2/O
                         net (fo=1, routed)           0.184     0.295    RV32I_pipelined_i/registers_0/U0/register_file_1[31][4]_i_2_n_0
    SLICE_X36Y17         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.853    -0.710    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X36Y17         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]/C
                         clock pessimism              0.269    -0.441    
                         clock uncertainty            0.080    -0.361    
    SLICE_X36Y17         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.456    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.141ns (14.887%)  route 0.806ns (85.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.562    -0.499    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.358 f  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          0.806     0.448    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X39Y14         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.856    -0.707    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X39Y14         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]/C
                         clock pessimism              0.269    -0.438    
                         clock uncertainty            0.080    -0.358    
    SLICE_X39Y14         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.453    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.209ns (19.033%)  route 0.889ns (80.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.588    -0.473    RV32I_pipelined_i/input_handler_0/U0/sw3/clk
    SLICE_X38Y15         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.309 f  RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/Q
                         net (fo=13, routed)          0.425     0.116    RV32I_pipelined_i/registers_0/U0/input_regout[7]
    SLICE_X37Y17         LUT2 (Prop_lut2_I0_O)        0.045     0.161 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][7]_i_2/O
                         net (fo=1, routed)           0.464     0.625    RV32I_pipelined_i/registers_0/U0/register_file_1[31][7]_i_2_n_0
    SLICE_X37Y17         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.853    -0.710    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X37Y17         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]/C
                         clock pessimism              0.249    -0.461    
                         clock uncertainty            0.080    -0.381    
    SLICE_X37Y17         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.476    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  1.101    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.572ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.490ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 0.704ns (17.244%)  route 3.379ns (82.756%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.606     1.375    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X38Y15         LUT5 (Prop_lut5_I4_O)        0.124     1.499 r  RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_5/O
                         net (fo=7, routed)           0.983     2.482    RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_5_n_0
    SLICE_X42Y17         LUT4 (Prop_lut4_I2_O)        0.124     2.606 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][1]_i_2/O
                         net (fo=1, routed)           0.790     3.396    RV32I_pipelined_i/registers_0/U0/register_file_1[31][1]_i_2_n_0
    SLICE_X42Y17         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.571    18.739    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X42Y17         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]/C
                         clock pessimism              0.588    19.327    
                         clock uncertainty           -0.080    19.247    
    SLICE_X42Y17         FDPE (Recov_fdpe_C_PRE)     -0.361    18.886    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]
  -------------------------------------------------------------------
                         required time                         18.886    
                         arrival time                          -3.396    
  -------------------------------------------------------------------
                         slack                                 15.490    

Slack (MET) :             15.976ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.704ns (19.555%)  route 2.896ns (80.445%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 18.740 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.606     1.375    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X38Y15         LUT5 (Prop_lut5_I4_O)        0.124     1.499 r  RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_5/O
                         net (fo=7, routed)           0.903     2.402    RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_5_n_0
    SLICE_X39Y15         LUT3 (Prop_lut3_I1_O)        0.124     2.526 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][2]_i_2/O
                         net (fo=1, routed)           0.387     2.913    RV32I_pipelined_i/registers_0/U0/register_file_1[31][2]_i_2_n_0
    SLICE_X39Y15         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.572    18.740    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X39Y15         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]/C
                         clock pessimism              0.588    19.328    
                         clock uncertainty           -0.080    19.248    
    SLICE_X39Y15         FDPE (Recov_fdpe_C_PRE)     -0.359    18.889    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                 15.976    

Slack (MET) :             16.248ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.704ns (21.182%)  route 2.620ns (78.818%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 18.736 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.606     1.375    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X38Y15         LUT5 (Prop_lut5_I4_O)        0.124     1.499 r  RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_5/O
                         net (fo=7, routed)           0.460     1.959    RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_5_n_0
    SLICE_X40Y15         LUT5 (Prop_lut5_I3_O)        0.124     2.083 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][0]_i_2/O
                         net (fo=1, routed)           0.554     2.637    RV32I_pipelined_i/registers_0/U0/register_file_1[31][0]_i_2_n_0
    SLICE_X40Y20         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.568    18.736    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X40Y20         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]/C
                         clock pessimism              0.588    19.324    
                         clock uncertainty           -0.080    19.244    
    SLICE_X40Y20         FDPE (Recov_fdpe_C_PRE)     -0.359    18.885    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]
  -------------------------------------------------------------------
                         required time                         18.885    
                         arrival time                          -2.637    
  -------------------------------------------------------------------
                         slack                                 16.248    

Slack (MET) :             16.334ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.580ns (17.901%)  route 2.660ns (82.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.656     1.425    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X37Y17         LUT2 (Prop_lut2_I1_O)        0.124     1.549 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][7]_i_2/O
                         net (fo=1, routed)           1.004     2.553    RV32I_pipelined_i/registers_0/U0/register_file_1[31][7]_i_2_n_0
    SLICE_X37Y17         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.570    18.738    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X37Y17         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]/C
                         clock pessimism              0.588    19.326    
                         clock uncertainty           -0.080    19.246    
    SLICE_X37Y17         FDPE (Recov_fdpe_C_PRE)     -0.359    18.887    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                 16.334    

Slack (MET) :             16.896ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.580ns (21.653%)  route 2.099ns (78.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.500     1.269    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X37Y16         LUT4 (Prop_lut4_I3_O)        0.124     1.393 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][5]_i_2/O
                         net (fo=1, routed)           0.599     1.992    RV32I_pipelined_i/registers_0/U0/register_file_1[31][5]_i_2_n_0
    SLICE_X37Y16         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.571    18.739    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X37Y16         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]/C
                         clock pessimism              0.588    19.327    
                         clock uncertainty           -0.080    19.247    
    SLICE_X37Y16         FDPE (Recov_fdpe_C_PRE)     -0.359    18.888    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]
  -------------------------------------------------------------------
                         required time                         18.888    
                         arrival time                          -1.992    
  -------------------------------------------------------------------
                         slack                                 16.896    

Slack (MET) :             16.936ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw1/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.580ns (22.387%)  route 2.011ns (77.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.755    -0.604    RV32I_pipelined_i/input_handler_0/U0/sw1/clk
    SLICE_X36Y4          FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.148 r  RV32I_pipelined_i/input_handler_0/U0/sw1/current_state_reg/Q
                         net (fo=12, routed)          1.397     1.250    RV32I_pipelined_i/registers_0/U0/input_regout[5]
    SLICE_X38Y16         LUT6 (Prop_lut6_I5_O)        0.124     1.374 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_2/O
                         net (fo=1, routed)           0.613     1.987    RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_2_n_0
    SLICE_X38Y16         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.571    18.739    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X38Y16         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]/C
                         clock pessimism              0.625    19.364    
                         clock uncertainty           -0.080    19.284    
    SLICE_X38Y16         FDPE (Recov_fdpe_C_PRE)     -0.361    18.923    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]
  -------------------------------------------------------------------
                         required time                         18.923    
                         arrival time                          -1.987    
  -------------------------------------------------------------------
                         slack                                 16.936    

Slack (MET) :             16.975ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.580ns (22.320%)  route 2.019ns (77.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.437     1.207    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X36Y17         LUT5 (Prop_lut5_I2_O)        0.124     1.331 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][4]_i_2/O
                         net (fo=1, routed)           0.581     1.912    RV32I_pipelined_i/registers_0/U0/register_file_1[31][4]_i_2_n_0
    SLICE_X36Y17         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.570    18.738    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X36Y17         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]/C
                         clock pessimism              0.588    19.326    
                         clock uncertainty           -0.080    19.246    
    SLICE_X36Y17         FDPE (Recov_fdpe_C_PRE)     -0.359    18.887    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                          -1.912    
  -------------------------------------------------------------------
                         slack                                 16.975    

Slack (MET) :             16.995ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw2/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.580ns (23.163%)  route 1.924ns (76.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 18.740 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.749    -0.610    RV32I_pipelined_i/input_handler_0/U0/sw2/clk
    SLICE_X43Y16         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw2/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.154 f  RV32I_pipelined_i/input_handler_0/U0/sw2/current_state_reg/Q
                         net (fo=12, routed)          1.325     1.172    RV32I_pipelined_i/registers_0/U0/input_regout[6]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.124     1.296 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][6]_i_2/O
                         net (fo=1, routed)           0.599     1.894    RV32I_pipelined_i/registers_0/U0/register_file_1[31][6]_i_2_n_0
    SLICE_X37Y15         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.572    18.740    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X37Y15         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]/C
                         clock pessimism              0.588    19.328    
                         clock uncertainty           -0.080    19.248    
    SLICE_X37Y15         FDPE (Recov_fdpe_C_PRE)     -0.359    18.889    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                          -1.894    
  -------------------------------------------------------------------
                         slack                                 16.995    

Slack (MET) :             17.261ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.456ns (19.688%)  route 1.860ns (80.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 18.741 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 f  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.860     1.629    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X39Y14         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.573    18.741    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X39Y14         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]/C
                         clock pessimism              0.588    19.329    
                         clock uncertainty           -0.080    19.249    
    SLICE_X39Y14         FDPE (Recov_fdpe_C_PRE)     -0.359    18.890    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]
  -------------------------------------------------------------------
                         required time                         18.890    
                         arrival time                          -1.629    
  -------------------------------------------------------------------
                         slack                                 17.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw0/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.209ns (35.201%)  route 0.385ns (64.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.588    -0.473    RV32I_pipelined_i/input_handler_0/U0/sw0/clk
    SLICE_X38Y15         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw0/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  RV32I_pipelined_i/input_handler_0/U0/sw0/current_state_reg/Q
                         net (fo=11, routed)          0.180    -0.129    RV32I_pipelined_i/registers_0/U0/input_regout[4]
    SLICE_X38Y16         LUT6 (Prop_lut6_I4_O)        0.045    -0.084 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_2/O
                         net (fo=1, routed)           0.204     0.121    RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_2_n_0
    SLICE_X38Y16         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.854    -0.709    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X38Y16         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]/C
                         clock pessimism              0.249    -0.460    
                         clock uncertainty            0.080    -0.380    
    SLICE_X38Y16         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.451    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.209ns (35.136%)  route 0.386ns (64.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.588    -0.473    RV32I_pipelined_i/input_handler_0/U0/sw3/clk
    SLICE_X38Y15         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/Q
                         net (fo=13, routed)          0.190    -0.119    RV32I_pipelined_i/registers_0/U0/input_regout[7]
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.045    -0.074 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][6]_i_2/O
                         net (fo=1, routed)           0.196     0.122    RV32I_pipelined_i/registers_0/U0/register_file_1[31][6]_i_2_n_0
    SLICE_X37Y15         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.855    -0.708    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X37Y15         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]/C
                         clock pessimism              0.249    -0.459    
                         clock uncertainty            0.080    -0.379    
    SLICE_X37Y15         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.474    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/db3/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.223%)  route 0.410ns (68.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.590    -0.471    RV32I_pipelined_i/input_handler_0/U0/db3/clk
    SLICE_X43Y15         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/db3/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  RV32I_pipelined_i/input_handler_0/U0/db3/current_state_reg/Q
                         net (fo=11, routed)          0.204    -0.126    RV32I_pipelined_i/registers_0/U0/input_regout[3]
    SLICE_X40Y15         LUT5 (Prop_lut5_I0_O)        0.045    -0.081 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][0]_i_2/O
                         net (fo=1, routed)           0.206     0.125    RV32I_pipelined_i/registers_0/U0/register_file_1[31][0]_i_2_n_0
    SLICE_X40Y20         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.852    -0.711    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X40Y20         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]/C
                         clock pessimism              0.249    -0.462    
                         clock uncertainty            0.080    -0.382    
    SLICE_X40Y20         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.477    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/db2/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.209ns (33.580%)  route 0.413ns (66.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.590    -0.471    RV32I_pipelined_i/input_handler_0/U0/db2/clk
    SLICE_X42Y14         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/db2/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.307 f  RV32I_pipelined_i/input_handler_0/U0/db2/current_state_reg/Q
                         net (fo=9, routed)           0.294    -0.013    RV32I_pipelined_i/registers_0/U0/input_regout[2]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.045     0.032 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][2]_i_2/O
                         net (fo=1, routed)           0.119     0.152    RV32I_pipelined_i/registers_0/U0/register_file_1[31][2]_i_2_n_0
    SLICE_X39Y15         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.855    -0.708    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X39Y15         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]/C
                         clock pessimism              0.269    -0.439    
                         clock uncertainty            0.080    -0.359    
    SLICE_X39Y15         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.454    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/db1/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.023%)  route 0.557ns (74.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.590    -0.471    RV32I_pipelined_i/input_handler_0/U0/db1/clk
    SLICE_X43Y15         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/db1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.330 f  RV32I_pipelined_i/input_handler_0/U0/db1/current_state_reg/Q
                         net (fo=8, routed)           0.186    -0.144    RV32I_pipelined_i/registers_0/U0/input_regout[1]
    SLICE_X42Y17         LUT4 (Prop_lut4_I3_O)        0.045    -0.099 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][1]_i_2/O
                         net (fo=1, routed)           0.372     0.272    RV32I_pipelined_i/registers_0/U0/register_file_1[31][1]_i_2_n_0
    SLICE_X42Y17         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.855    -0.708    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X42Y17         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]/C
                         clock pessimism              0.249    -0.459    
                         clock uncertainty            0.080    -0.379    
    SLICE_X42Y17         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.450    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.209ns (28.912%)  route 0.514ns (71.088%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.588    -0.473    RV32I_pipelined_i/input_handler_0/U0/sw3/clk
    SLICE_X38Y15         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/Q
                         net (fo=13, routed)          0.318     0.009    RV32I_pipelined_i/registers_0/U0/input_regout[7]
    SLICE_X37Y16         LUT4 (Prop_lut4_I2_O)        0.045     0.054 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][5]_i_2/O
                         net (fo=1, routed)           0.196     0.250    RV32I_pipelined_i/registers_0/U0/register_file_1[31][5]_i_2_n_0
    SLICE_X37Y16         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.854    -0.709    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X37Y16         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]/C
                         clock pessimism              0.249    -0.460    
                         clock uncertainty            0.080    -0.380    
    SLICE_X37Y16         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.475    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw2/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.256%)  route 0.581ns (75.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.589    -0.472    RV32I_pipelined_i/input_handler_0/U0/sw2/clk
    SLICE_X43Y16         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw2/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  RV32I_pipelined_i/input_handler_0/U0/sw2/current_state_reg/Q
                         net (fo=12, routed)          0.397     0.066    RV32I_pipelined_i/registers_0/U0/input_regout[6]
    SLICE_X36Y17         LUT5 (Prop_lut5_I4_O)        0.045     0.111 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][4]_i_2/O
                         net (fo=1, routed)           0.184     0.295    RV32I_pipelined_i/registers_0/U0/register_file_1[31][4]_i_2_n_0
    SLICE_X36Y17         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.853    -0.710    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X36Y17         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]/C
                         clock pessimism              0.269    -0.441    
                         clock uncertainty            0.080    -0.361    
    SLICE_X36Y17         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.456    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.141ns (14.887%)  route 0.806ns (85.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.562    -0.499    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.358 f  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          0.806     0.448    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X39Y14         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.856    -0.707    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X39Y14         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]/C
                         clock pessimism              0.269    -0.438    
                         clock uncertainty            0.080    -0.358    
    SLICE_X39Y14         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.453    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.209ns (19.033%)  route 0.889ns (80.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.588    -0.473    RV32I_pipelined_i/input_handler_0/U0/sw3/clk
    SLICE_X38Y15         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.309 f  RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/Q
                         net (fo=13, routed)          0.425     0.116    RV32I_pipelined_i/registers_0/U0/input_regout[7]
    SLICE_X37Y17         LUT2 (Prop_lut2_I0_O)        0.045     0.161 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][7]_i_2/O
                         net (fo=1, routed)           0.464     0.625    RV32I_pipelined_i/registers_0/U0/register_file_1[31][7]_i_2_n_0
    SLICE_X37Y17         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.853    -0.710    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X37Y17         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]/C
                         clock pessimism              0.249    -0.461    
                         clock uncertainty            0.080    -0.381    
    SLICE_X37Y17         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.476    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  1.101    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.491ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 0.704ns (17.244%)  route 3.379ns (82.756%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.606     1.375    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X38Y15         LUT5 (Prop_lut5_I4_O)        0.124     1.499 r  RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_5/O
                         net (fo=7, routed)           0.983     2.482    RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_5_n_0
    SLICE_X42Y17         LUT4 (Prop_lut4_I2_O)        0.124     2.606 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][1]_i_2/O
                         net (fo=1, routed)           0.790     3.396    RV32I_pipelined_i/registers_0/U0/register_file_1[31][1]_i_2_n_0
    SLICE_X42Y17         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.571    18.739    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X42Y17         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]/C
                         clock pessimism              0.588    19.327    
                         clock uncertainty           -0.079    19.248    
    SLICE_X42Y17         FDPE (Recov_fdpe_C_PRE)     -0.361    18.887    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                          -3.396    
  -------------------------------------------------------------------
                         slack                                 15.491    

Slack (MET) :             15.977ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.704ns (19.555%)  route 2.896ns (80.445%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 18.740 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.606     1.375    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X38Y15         LUT5 (Prop_lut5_I4_O)        0.124     1.499 r  RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_5/O
                         net (fo=7, routed)           0.903     2.402    RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_5_n_0
    SLICE_X39Y15         LUT3 (Prop_lut3_I1_O)        0.124     2.526 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][2]_i_2/O
                         net (fo=1, routed)           0.387     2.913    RV32I_pipelined_i/registers_0/U0/register_file_1[31][2]_i_2_n_0
    SLICE_X39Y15         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.572    18.740    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X39Y15         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]/C
                         clock pessimism              0.588    19.328    
                         clock uncertainty           -0.079    19.249    
    SLICE_X39Y15         FDPE (Recov_fdpe_C_PRE)     -0.359    18.890    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]
  -------------------------------------------------------------------
                         required time                         18.890    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                 15.977    

Slack (MET) :             16.249ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.704ns (21.182%)  route 2.620ns (78.818%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 18.736 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.606     1.375    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X38Y15         LUT5 (Prop_lut5_I4_O)        0.124     1.499 r  RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_5/O
                         net (fo=7, routed)           0.460     1.959    RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_5_n_0
    SLICE_X40Y15         LUT5 (Prop_lut5_I3_O)        0.124     2.083 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][0]_i_2/O
                         net (fo=1, routed)           0.554     2.637    RV32I_pipelined_i/registers_0/U0/register_file_1[31][0]_i_2_n_0
    SLICE_X40Y20         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.568    18.736    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X40Y20         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]/C
                         clock pessimism              0.588    19.324    
                         clock uncertainty           -0.079    19.245    
    SLICE_X40Y20         FDPE (Recov_fdpe_C_PRE)     -0.359    18.886    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]
  -------------------------------------------------------------------
                         required time                         18.886    
                         arrival time                          -2.637    
  -------------------------------------------------------------------
                         slack                                 16.249    

Slack (MET) :             16.335ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.580ns (17.901%)  route 2.660ns (82.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.656     1.425    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X37Y17         LUT2 (Prop_lut2_I1_O)        0.124     1.549 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][7]_i_2/O
                         net (fo=1, routed)           1.004     2.553    RV32I_pipelined_i/registers_0/U0/register_file_1[31][7]_i_2_n_0
    SLICE_X37Y17         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.570    18.738    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X37Y17         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]/C
                         clock pessimism              0.588    19.326    
                         clock uncertainty           -0.079    19.247    
    SLICE_X37Y17         FDPE (Recov_fdpe_C_PRE)     -0.359    18.888    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]
  -------------------------------------------------------------------
                         required time                         18.888    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                 16.335    

Slack (MET) :             16.898ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.580ns (21.653%)  route 2.099ns (78.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.500     1.269    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X37Y16         LUT4 (Prop_lut4_I3_O)        0.124     1.393 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][5]_i_2/O
                         net (fo=1, routed)           0.599     1.992    RV32I_pipelined_i/registers_0/U0/register_file_1[31][5]_i_2_n_0
    SLICE_X37Y16         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.571    18.739    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X37Y16         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]/C
                         clock pessimism              0.588    19.327    
                         clock uncertainty           -0.079    19.248    
    SLICE_X37Y16         FDPE (Recov_fdpe_C_PRE)     -0.359    18.889    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                          -1.992    
  -------------------------------------------------------------------
                         slack                                 16.898    

Slack (MET) :             16.937ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw1/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.580ns (22.387%)  route 2.011ns (77.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.755    -0.604    RV32I_pipelined_i/input_handler_0/U0/sw1/clk
    SLICE_X36Y4          FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.148 r  RV32I_pipelined_i/input_handler_0/U0/sw1/current_state_reg/Q
                         net (fo=12, routed)          1.397     1.250    RV32I_pipelined_i/registers_0/U0/input_regout[5]
    SLICE_X38Y16         LUT6 (Prop_lut6_I5_O)        0.124     1.374 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_2/O
                         net (fo=1, routed)           0.613     1.987    RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_2_n_0
    SLICE_X38Y16         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.571    18.739    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X38Y16         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]/C
                         clock pessimism              0.625    19.364    
                         clock uncertainty           -0.079    19.285    
    SLICE_X38Y16         FDPE (Recov_fdpe_C_PRE)     -0.361    18.924    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]
  -------------------------------------------------------------------
                         required time                         18.924    
                         arrival time                          -1.987    
  -------------------------------------------------------------------
                         slack                                 16.937    

Slack (MET) :             16.977ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.580ns (22.320%)  route 2.019ns (77.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 18.738 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.437     1.207    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X36Y17         LUT5 (Prop_lut5_I2_O)        0.124     1.331 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][4]_i_2/O
                         net (fo=1, routed)           0.581     1.912    RV32I_pipelined_i/registers_0/U0/register_file_1[31][4]_i_2_n_0
    SLICE_X36Y17         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.570    18.738    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X36Y17         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]/C
                         clock pessimism              0.588    19.326    
                         clock uncertainty           -0.079    19.247    
    SLICE_X36Y17         FDPE (Recov_fdpe_C_PRE)     -0.359    18.888    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]
  -------------------------------------------------------------------
                         required time                         18.888    
                         arrival time                          -1.912    
  -------------------------------------------------------------------
                         slack                                 16.977    

Slack (MET) :             16.996ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw2/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.580ns (23.163%)  route 1.924ns (76.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 18.740 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.749    -0.610    RV32I_pipelined_i/input_handler_0/U0/sw2/clk
    SLICE_X43Y16         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw2/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.154 f  RV32I_pipelined_i/input_handler_0/U0/sw2/current_state_reg/Q
                         net (fo=12, routed)          1.325     1.172    RV32I_pipelined_i/registers_0/U0/input_regout[6]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.124     1.296 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][6]_i_2/O
                         net (fo=1, routed)           0.599     1.894    RV32I_pipelined_i/registers_0/U0/register_file_1[31][6]_i_2_n_0
    SLICE_X37Y15         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.572    18.740    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X37Y15         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]/C
                         clock pessimism              0.588    19.328    
                         clock uncertainty           -0.079    19.249    
    SLICE_X37Y15         FDPE (Recov_fdpe_C_PRE)     -0.359    18.890    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]
  -------------------------------------------------------------------
                         required time                         18.890    
                         arrival time                          -1.894    
  -------------------------------------------------------------------
                         slack                                 16.996    

Slack (MET) :             17.262ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]/PRE
                            (recovery check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.456ns (19.688%)  route 1.860ns (80.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 18.741 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.672    -0.687    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.231 f  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          1.860     1.629    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X39Y14         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        1.573    18.741    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X39Y14         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]/C
                         clock pessimism              0.588    19.329    
                         clock uncertainty           -0.079    19.250    
    SLICE_X39Y14         FDPE (Recov_fdpe_C_PRE)     -0.359    18.891    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]
  -------------------------------------------------------------------
                         required time                         18.891    
                         arrival time                          -1.629    
  -------------------------------------------------------------------
                         slack                                 17.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw0/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.209ns (35.201%)  route 0.385ns (64.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.588    -0.473    RV32I_pipelined_i/input_handler_0/U0/sw0/clk
    SLICE_X38Y15         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw0/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  RV32I_pipelined_i/input_handler_0/U0/sw0/current_state_reg/Q
                         net (fo=11, routed)          0.180    -0.129    RV32I_pipelined_i/registers_0/U0/input_regout[4]
    SLICE_X38Y16         LUT6 (Prop_lut6_I4_O)        0.045    -0.084 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_2/O
                         net (fo=1, routed)           0.204     0.121    RV32I_pipelined_i/registers_0/U0/register_file_1[31][3]_i_2_n_0
    SLICE_X38Y16         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.854    -0.709    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X38Y16         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]/C
                         clock pessimism              0.249    -0.460    
    SLICE_X38Y16         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.531    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][3]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.209ns (35.136%)  route 0.386ns (64.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.588    -0.473    RV32I_pipelined_i/input_handler_0/U0/sw3/clk
    SLICE_X38Y15         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/Q
                         net (fo=13, routed)          0.190    -0.119    RV32I_pipelined_i/registers_0/U0/input_regout[7]
    SLICE_X37Y15         LUT3 (Prop_lut3_I2_O)        0.045    -0.074 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][6]_i_2/O
                         net (fo=1, routed)           0.196     0.122    RV32I_pipelined_i/registers_0/U0/register_file_1[31][6]_i_2_n_0
    SLICE_X37Y15         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.855    -0.708    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X37Y15         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]/C
                         clock pessimism              0.249    -0.459    
    SLICE_X37Y15         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.554    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][6]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/db3/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.223%)  route 0.410ns (68.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.590    -0.471    RV32I_pipelined_i/input_handler_0/U0/db3/clk
    SLICE_X43Y15         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/db3/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  RV32I_pipelined_i/input_handler_0/U0/db3/current_state_reg/Q
                         net (fo=11, routed)          0.204    -0.126    RV32I_pipelined_i/registers_0/U0/input_regout[3]
    SLICE_X40Y15         LUT5 (Prop_lut5_I0_O)        0.045    -0.081 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][0]_i_2/O
                         net (fo=1, routed)           0.206     0.125    RV32I_pipelined_i/registers_0/U0/register_file_1[31][0]_i_2_n_0
    SLICE_X40Y20         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.852    -0.711    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X40Y20         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]/C
                         clock pessimism              0.249    -0.462    
    SLICE_X40Y20         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.557    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][0]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/db2/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.209ns (33.580%)  route 0.413ns (66.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.590    -0.471    RV32I_pipelined_i/input_handler_0/U0/db2/clk
    SLICE_X42Y14         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/db2/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.307 f  RV32I_pipelined_i/input_handler_0/U0/db2/current_state_reg/Q
                         net (fo=9, routed)           0.294    -0.013    RV32I_pipelined_i/registers_0/U0/input_regout[2]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.045     0.032 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][2]_i_2/O
                         net (fo=1, routed)           0.119     0.152    RV32I_pipelined_i/registers_0/U0/register_file_1[31][2]_i_2_n_0
    SLICE_X39Y15         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.855    -0.708    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X39Y15         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]/C
                         clock pessimism              0.269    -0.439    
    SLICE_X39Y15         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.534    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][2]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/db1/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.023%)  route 0.557ns (74.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.590    -0.471    RV32I_pipelined_i/input_handler_0/U0/db1/clk
    SLICE_X43Y15         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/db1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.330 f  RV32I_pipelined_i/input_handler_0/U0/db1/current_state_reg/Q
                         net (fo=8, routed)           0.186    -0.144    RV32I_pipelined_i/registers_0/U0/input_regout[1]
    SLICE_X42Y17         LUT4 (Prop_lut4_I3_O)        0.045    -0.099 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][1]_i_2/O
                         net (fo=1, routed)           0.372     0.272    RV32I_pipelined_i/registers_0/U0/register_file_1[31][1]_i_2_n_0
    SLICE_X42Y17         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.855    -0.708    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X42Y17         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]/C
                         clock pessimism              0.249    -0.459    
    SLICE_X42Y17         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.530    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][1]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.209ns (28.912%)  route 0.514ns (71.088%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.588    -0.473    RV32I_pipelined_i/input_handler_0/U0/sw3/clk
    SLICE_X38Y15         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/Q
                         net (fo=13, routed)          0.318     0.009    RV32I_pipelined_i/registers_0/U0/input_regout[7]
    SLICE_X37Y16         LUT4 (Prop_lut4_I2_O)        0.045     0.054 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][5]_i_2/O
                         net (fo=1, routed)           0.196     0.250    RV32I_pipelined_i/registers_0/U0/register_file_1[31][5]_i_2_n_0
    SLICE_X37Y16         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.854    -0.709    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X37Y16         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]/C
                         clock pessimism              0.249    -0.460    
    SLICE_X37Y16         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.555    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][5]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw2/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.256%)  route 0.581ns (75.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.589    -0.472    RV32I_pipelined_i/input_handler_0/U0/sw2/clk
    SLICE_X43Y16         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw2/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  RV32I_pipelined_i/input_handler_0/U0/sw2/current_state_reg/Q
                         net (fo=12, routed)          0.397     0.066    RV32I_pipelined_i/registers_0/U0/input_regout[6]
    SLICE_X36Y17         LUT5 (Prop_lut5_I4_O)        0.045     0.111 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][4]_i_2/O
                         net (fo=1, routed)           0.184     0.295    RV32I_pipelined_i/registers_0/U0/register_file_1[31][4]_i_2_n_0
    SLICE_X36Y17         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.853    -0.710    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X36Y17         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]/C
                         clock pessimism              0.269    -0.441    
    SLICE_X36Y17         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.536    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][4]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.141ns (14.887%)  route 0.806ns (85.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.562    -0.499    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y12         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.358 f  RV32I_pipelined_i/terminal_tld_0/U0/vga/vsync_reg/Q
                         net (fo=16, routed)          0.806     0.448    RV32I_pipelined_i/registers_0/U0/vsync
    SLICE_X39Y14         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.856    -0.707    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X39Y14         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]/C
                         clock pessimism              0.269    -0.438    
    SLICE_X39Y14         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.533    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][8]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]/PRE
                            (removal check against rising-edge clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.209ns (19.033%)  route 0.889ns (80.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.588    -0.473    RV32I_pipelined_i/input_handler_0/U0/sw3/clk
    SLICE_X38Y15         FDRE                                         r  RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.309 f  RV32I_pipelined_i/input_handler_0/U0/sw3/current_state_reg/Q
                         net (fo=13, routed)          0.425     0.116    RV32I_pipelined_i/registers_0/U0/input_regout[7]
    SLICE_X37Y17         LUT2 (Prop_lut2_I0_O)        0.045     0.161 f  RV32I_pipelined_i/registers_0/U0/register_file_1[31][7]_i_2/O
                         net (fo=1, routed)           0.464     0.625    RV32I_pipelined_i/registers_0/U0/register_file_1[31][7]_i_2_n_0
    SLICE_X37Y17         FDPE                                         f  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1749, routed)        0.853    -0.710    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X37Y17         FDPE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]/C
                         clock pessimism              0.249    -0.461    
    SLICE_X37Y17         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.556    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[31][7]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  1.181    





