Protel Design System Design Rule Check
PCB File : T:\Techs\Steve\Projects\170327 - PenguinPi_v2\PCB\MainBoard\PenguinPi.PcbDoc
Date     : 20/09/2017
Time     : 11:08:15 AM

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (4.923mil < 10mil) Between Text "." (805mil,585mil) on Top Overlay And Track (667mil,607mil)(824mil,607mil) on Top Overlay Silk Text to Silk Clearance [4.923mil]
   Violation between Silk To Silk Clearance Constraint: (9.601mil < 10mil) Between Text "VR1" (1275mil,90mil) on Top Overlay And Track (875mil,150mil)(1375mil,150mil) on Top Overlay Silk Text to Silk Clearance [9.601mil]
   Violation between Silk To Silk Clearance Constraint: (9.588mil < 10mil) Between Text "LED5" (365mil,145mil) on Top Overlay And Track (445mil,75mil)(445mil,125mil) on Top Overlay Silk Text to Silk Clearance [9.588mil]
   Violation between Silk To Silk Clearance Constraint: (9.588mil < 10mil) Between Text "LED5" (365mil,145mil) on Top Overlay And Track (420mil,100mil)(445mil,125mil) on Top Overlay Silk Text to Silk Clearance [9.588mil]
   Violation between Silk To Silk Clearance Constraint: (7.756mil < 10mil) Between Text "1" (2070mil,1690mil) on Top Overlay And Track (2082.756mil,1653.74mil)(2082.756mil,1846.653mil) on Top Overlay Silk Text to Silk Clearance [7.756mil]
   Violation between Silk To Silk Clearance Constraint: (9.588mil < 10mil) Between Text "LED1" (170mil,1930mil) on Top Overlay And Track (125mil,1880mil)(150mil,1905mil) on Top Overlay Silk Text to Silk Clearance [9.588mil]
   Violation between Silk To Silk Clearance Constraint: (9.588mil < 10mil) Between Text "LED1" (170mil,1930mil) on Top Overlay And Track (100mil,1905mil)(150mil,1905mil) on Top Overlay Silk Text to Silk Clearance [9.588mil]
   Violation between Silk To Silk Clearance Constraint: (7.281mil < 10mil) Between Text "LED4" (170mil,602.937mil) on Top Overlay And Track (103.071mil,617.598mil)(236.929mil,617.598mil) on Top Overlay Silk Text to Silk Clearance [7.281mil]
   Violation between Silk To Silk Clearance Constraint: (0.021mil < 10mil) Between Text "C4" (1220mil,705mil) on Bottom Overlay And Track (1174.409mil,714.37mil)(1225.591mil,714.37mil) on Bottom Overlay Silk Text to Silk Clearance [0.021mil]
   Violation between Silk To Silk Clearance Constraint: (8.251mil < 10mil) Between Text "C11" (1100mil,1475mil) on Bottom Overlay And Track (1004.121mil,1548.773mil)(1098.773mil,1454.121mil) on Bottom Overlay Silk Text to Silk Clearance [8.251mil]
   Violation between Silk To Silk Clearance Constraint: (2.531mil < 10mil) Between Text "R8" (690.937mil,1868.937mil) on Top Overlay And Text "R7" (770.937mil,1868.937mil) on Top Overlay Silk Text to Silk Clearance [2.531mil]
Rule Violations :11

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (634.764mil,713.15mil) on Top Overlay And Pad D1-1(658.386mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.227mil < 10mil) Between Arc (435mil,30mil) on Top Overlay And Pad LED5-1(383.819mil,55mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.227mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.227mil < 10mil) Between Arc (435mil,30mil) on Top Overlay And Pad LED5-2(486.181mil,55mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.227mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.227mil < 10mil) Between Arc (40mil,1500mil) on Top Overlay And Pad LED3-1(65mil,1551.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.227mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.227mil < 10mil) Between Arc (40mil,1500mil) on Top Overlay And Pad LED3-2(65mil,1448.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.227mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.227mil < 10mil) Between Arc (40mil,1680mil) on Top Overlay And Pad LED2-1(65mil,1731.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.227mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.227mil < 10mil) Between Arc (40mil,1680mil) on Top Overlay And Pad LED2-2(65mil,1628.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.227mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.387mil < 10mil) Between Arc (40mil,1865mil) on Top Overlay And Pad LED1-2(65mil,1924.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.387mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.387mil < 10mil) Between Arc (40mil,1865mil) on Top Overlay And Pad LED1-1(65mil,1805.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.387mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.227mil < 10mil) Between Arc (40mil,530mil) on Top Overlay And Pad LED4-2(65mil,478.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.227mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.227mil < 10mil) Between Arc (40mil,530mil) on Top Overlay And Pad LED4-1(65mil,581.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.227mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1193.071mil,677.598mil)(1193.071mil,752.402mil) on Top Overlay And Pad C2-1(1225.551mil,715mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1193.071mil,677.598mil)(1326.929mil,677.598mil) on Top Overlay And Pad C2-1(1225.551mil,715mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1193.071mil,752.402mil)(1326.929mil,752.402mil) on Top Overlay And Pad C2-1(1225.551mil,715mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1326.929mil,677.598mil)(1326.929mil,752.402mil) on Top Overlay And Pad C2-2(1294.449mil,715mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1193.071mil,677.598mil)(1326.929mil,677.598mil) on Top Overlay And Pad C2-2(1294.449mil,715mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1193.071mil,752.402mil)(1326.929mil,752.402mil) on Top Overlay And Pad C2-2(1294.449mil,715mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (1402.598mil,188.071mil)(1402.598mil,321.929mil) on Top Overlay And Pad R3-1(1440mil,289.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (1477.402mil,188.071mil)(1477.402mil,321.929mil) on Top Overlay And Pad R3-1(1440mil,289.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1402.598mil,321.929mil)(1477.402mil,321.929mil) on Top Overlay And Pad R3-1(1440mil,289.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (1402.598mil,188.071mil)(1402.598mil,321.929mil) on Top Overlay And Pad R3-2(1440mil,220.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (1477.402mil,188.071mil)(1477.402mil,321.929mil) on Top Overlay And Pad R3-2(1440mil,220.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1402.598mil,188.071mil)(1477.402mil,188.071mil) on Top Overlay And Pad R3-2(1440mil,220.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (762.598mil,1703.071mil)(762.598mil,1836.929mil) on Top Overlay And Pad R7-1(800mil,1735.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (837.402mil,1703.071mil)(837.402mil,1836.929mil) on Top Overlay And Pad R7-1(800mil,1735.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (762.598mil,1703.071mil)(837.402mil,1703.071mil) on Top Overlay And Pad R7-1(800mil,1735.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (762.598mil,1703.071mil)(762.598mil,1836.929mil) on Top Overlay And Pad R7-2(800mil,1804.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (837.402mil,1703.071mil)(837.402mil,1836.929mil) on Top Overlay And Pad R7-2(800mil,1804.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (762.598mil,1836.929mil)(837.402mil,1836.929mil) on Top Overlay And Pad R7-2(800mil,1804.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (682.598mil,1703.071mil)(682.598mil,1836.929mil) on Top Overlay And Pad R8-1(720mil,1735.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (757.402mil,1703.071mil)(757.402mil,1836.929mil) on Top Overlay And Pad R8-1(720mil,1735.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (682.598mil,1703.071mil)(757.402mil,1703.071mil) on Top Overlay And Pad R8-1(720mil,1735.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (682.598mil,1703.071mil)(682.598mil,1836.929mil) on Top Overlay And Pad R8-2(720mil,1804.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (757.402mil,1703.071mil)(757.402mil,1836.929mil) on Top Overlay And Pad R8-2(720mil,1804.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (682.598mil,1836.929mil)(757.402mil,1836.929mil) on Top Overlay And Pad R8-2(720mil,1804.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (2169.685mil,1441.496mil)(2169.685mil,1528.11mil) on Top Overlay And Pad S1-4(2150mil,1410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (2374.41mil,1441.496mil)(2374.41mil,1528.11mil) on Top Overlay And Pad S1-3(2398.032mil,1410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (2169.685mil,1441.496mil)(2169.685mil,1528.11mil) on Top Overlay And Pad S1-2(2150mil,1559.606mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (2374.41mil,1441.496mil)(2374.41mil,1528.11mil) on Top Overlay And Pad S1-1(2398.032mil,1559.606mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (2380.315mil,1191.89mil)(2380.315mil,1278.504mil) on Top Overlay And Pad S2-4(2400mil,1310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (2175.59mil,1191.89mil)(2175.59mil,1278.504mil) on Top Overlay And Pad S2-3(2151.968mil,1310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (2380.315mil,1191.89mil)(2380.315mil,1278.504mil) on Top Overlay And Pad S2-2(2400mil,1160.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (2175.59mil,1191.89mil)(2175.59mil,1278.504mil) on Top Overlay And Pad S2-1(2151.968mil,1160.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2063.071mil,252.598mil)(2063.071mil,327.402mil) on Top Overlay And Pad R5-2(2095.551mil,290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (2063.071mil,252.598mil)(2196.929mil,252.598mil) on Top Overlay And Pad R5-2(2095.551mil,290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (2063.071mil,327.402mil)(2196.929mil,327.402mil) on Top Overlay And Pad R5-2(2095.551mil,290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2196.929mil,252.598mil)(2196.929mil,327.402mil) on Top Overlay And Pad R5-1(2164.449mil,290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (2063.071mil,252.598mil)(2196.929mil,252.598mil) on Top Overlay And Pad R5-1(2164.449mil,290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (2063.071mil,327.402mil)(2196.929mil,327.402mil) on Top Overlay And Pad R5-1(2164.449mil,290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1146.929mil,677.598mil)(1146.929mil,752.402mil) on Top Overlay And Pad C1-1(1114.449mil,715mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1013.071mil,677.598mil)(1146.929mil,677.598mil) on Top Overlay And Pad C1-1(1114.449mil,715mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1013.071mil,752.402mil)(1146.929mil,752.402mil) on Top Overlay And Pad C1-1(1114.449mil,715mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1013.071mil,677.598mil)(1013.071mil,752.402mil) on Top Overlay And Pad C1-2(1045.551mil,715mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1013.071mil,677.598mil)(1146.929mil,677.598mil) on Top Overlay And Pad C1-2(1045.551mil,715mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1013.071mil,752.402mil)(1146.929mil,752.402mil) on Top Overlay And Pad C1-2(1045.551mil,715mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.661mil < 10mil) Between Track (667mil,607mil)(824mil,607mil) on Top Overlay And Pad D1-1(658.386mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.661mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.661mil < 10mil) Between Track (666mil,713mil)(823mil,713mil) on Top Overlay And Pad D1-1(658.386mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.661mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.661mil < 10mil) Between Track (667mil,607mil)(824mil,607mil) on Top Overlay And Pad D1-2(831.614mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.661mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.661mil < 10mil) Between Track (666mil,713mil)(823mil,713mil) on Top Overlay And Pad D1-2(831.614mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.661mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.885mil < 10mil) Between Text "+" (530mil,45mil) on Top Overlay And Pad LED5-2(486.181mil,55mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.885mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.658mil < 10mil) Between Track (445mil,75mil)(445mil,125mil) on Top Overlay And Pad LED5-2(486.181mil,55mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.658mil < 10mil) Between Track (420mil,100mil)(445mil,75mil) on Top Overlay And Pad LED5-2(486.181mil,55mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (253.071mil,1487.598mil)(253.071mil,1562.402mil) on Top Overlay And Pad R16-1(285.551mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (253.071mil,1487.598mil)(386.929mil,1487.598mil) on Top Overlay And Pad R16-1(285.551mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.055mil < 10mil) Between Track (253.071mil,1562.598mil)(386.929mil,1562.598mil) on Top Overlay And Pad R16-1(285.551mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (253.071mil,1562.402mil)(386.929mil,1562.402mil) on Top Overlay And Pad R16-1(285.551mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (386.929mil,1487.598mil)(386.929mil,1562.402mil) on Top Overlay And Pad R16-2(354.449mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (253.071mil,1487.598mil)(386.929mil,1487.598mil) on Top Overlay And Pad R16-2(354.449mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.055mil < 10mil) Between Track (253.071mil,1562.598mil)(386.929mil,1562.598mil) on Top Overlay And Pad R16-2(354.449mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (253.071mil,1562.402mil)(386.929mil,1562.402mil) on Top Overlay And Pad R16-2(354.449mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (253.071mil,1562.598mil)(253.071mil,1637.402mil) on Top Overlay And Pad R15-1(285.551mil,1600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (253.071mil,1562.598mil)(386.929mil,1562.598mil) on Top Overlay And Pad R15-1(285.551mil,1600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.055mil < 10mil) Between Track (253.071mil,1562.402mil)(386.929mil,1562.402mil) on Top Overlay And Pad R15-1(285.551mil,1600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.055mil < 10mil) Between Track (253.071mil,1637.598mil)(386.929mil,1637.598mil) on Top Overlay And Pad R15-1(285.551mil,1600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (253.071mil,1637.402mil)(386.929mil,1637.402mil) on Top Overlay And Pad R15-1(285.551mil,1600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (386.929mil,1562.598mil)(386.929mil,1637.402mil) on Top Overlay And Pad R15-2(354.449mil,1600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (253.071mil,1562.598mil)(386.929mil,1562.598mil) on Top Overlay And Pad R15-2(354.449mil,1600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.055mil < 10mil) Between Track (253.071mil,1562.402mil)(386.929mil,1562.402mil) on Top Overlay And Pad R15-2(354.449mil,1600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.055mil < 10mil) Between Track (253.071mil,1637.598mil)(386.929mil,1637.598mil) on Top Overlay And Pad R15-2(354.449mil,1600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (253.071mil,1637.402mil)(386.929mil,1637.402mil) on Top Overlay And Pad R15-2(354.449mil,1600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (253.071mil,1712.598mil)(253.071mil,1787.402mil) on Top Overlay And Pad R11-1(285.551mil,1750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.055mil < 10mil) Between Track (253.071mil,1787.598mil)(386.929mil,1787.598mil) on Top Overlay And Pad R11-1(285.551mil,1750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (253.071mil,1787.402mil)(386.929mil,1787.402mil) on Top Overlay And Pad R11-1(285.551mil,1750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.055mil < 10mil) Between Track (253.071mil,1712.402mil)(386.929mil,1712.402mil) on Top Overlay And Pad R11-1(285.551mil,1750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (253.071mil,1712.598mil)(386.929mil,1712.598mil) on Top Overlay And Pad R11-1(285.551mil,1750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (386.929mil,1712.598mil)(386.929mil,1787.402mil) on Top Overlay And Pad R11-2(354.449mil,1750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.055mil < 10mil) Between Track (253.071mil,1787.598mil)(386.929mil,1787.598mil) on Top Overlay And Pad R11-2(354.449mil,1750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (253.071mil,1787.402mil)(386.929mil,1787.402mil) on Top Overlay And Pad R11-2(354.449mil,1750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.055mil < 10mil) Between Track (253.071mil,1712.402mil)(386.929mil,1712.402mil) on Top Overlay And Pad R11-2(354.449mil,1750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (253.071mil,1712.598mil)(386.929mil,1712.598mil) on Top Overlay And Pad R11-2(354.449mil,1750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (253.071mil,1637.598mil)(253.071mil,1712.402mil) on Top Overlay And Pad R12-1(285.551mil,1675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (253.071mil,1637.598mil)(386.929mil,1637.598mil) on Top Overlay And Pad R12-1(285.551mil,1675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.055mil < 10mil) Between Track (253.071mil,1637.402mil)(386.929mil,1637.402mil) on Top Overlay And Pad R12-1(285.551mil,1675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (253.071mil,1712.402mil)(386.929mil,1712.402mil) on Top Overlay And Pad R12-1(285.551mil,1675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.055mil < 10mil) Between Track (253.071mil,1712.598mil)(386.929mil,1712.598mil) on Top Overlay And Pad R12-1(285.551mil,1675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (386.929mil,1637.598mil)(386.929mil,1712.402mil) on Top Overlay And Pad R12-2(354.449mil,1675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (253.071mil,1637.598mil)(386.929mil,1637.598mil) on Top Overlay And Pad R12-2(354.449mil,1675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.055mil < 10mil) Between Track (253.071mil,1637.402mil)(386.929mil,1637.402mil) on Top Overlay And Pad R12-2(354.449mil,1675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (253.071mil,1712.402mil)(386.929mil,1712.402mil) on Top Overlay And Pad R12-2(354.449mil,1675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.055mil < 10mil) Between Track (253.071mil,1712.598mil)(386.929mil,1712.598mil) on Top Overlay And Pad R12-2(354.449mil,1675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (253.071mil,1787.598mil)(253.071mil,1862.402mil) on Top Overlay And Pad R10-1(285.551mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (253.071mil,1787.598mil)(386.929mil,1787.598mil) on Top Overlay And Pad R10-1(285.551mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.055mil < 10mil) Between Track (253.071mil,1787.402mil)(386.929mil,1787.402mil) on Top Overlay And Pad R10-1(285.551mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (253.071mil,1862.402mil)(386.929mil,1862.402mil) on Top Overlay And Pad R10-1(285.551mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (386.929mil,1787.598mil)(386.929mil,1862.402mil) on Top Overlay And Pad R10-2(354.449mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (253.071mil,1787.598mil)(386.929mil,1787.598mil) on Top Overlay And Pad R10-2(354.449mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.055mil < 10mil) Between Track (253.071mil,1787.402mil)(386.929mil,1787.402mil) on Top Overlay And Pad R10-2(354.449mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (253.071mil,1862.402mil)(386.929mil,1862.402mil) on Top Overlay And Pad R10-2(354.449mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.658mil < 10mil) Between Track (85mil,1490mil)(110mil,1515mil) on Top Overlay And Pad LED3-2(65mil,1448.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.658mil < 10mil) Between Track (85mil,1490mil)(135mil,1490mil) on Top Overlay And Pad LED3-2(65mil,1448.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.658mil < 10mil) Between Track (85mil,1670mil)(110mil,1695mil) on Top Overlay And Pad LED2-2(65mil,1628.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.658mil < 10mil) Between Track (85mil,1670mil)(135mil,1670mil) on Top Overlay And Pad LED2-2(65mil,1628.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.059mil < 10mil) Between Track (100mil,1905mil)(125mil,1880mil) on Top Overlay And Pad LED1-3(80.748mil,1880.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.059mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Track (95mil,1925mil)(125mil,1925mil) on Top Overlay And Pad LED1-2(65mil,1924.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.658mil < 10mil) Between Track (85mil,520mil)(110mil,545mil) on Top Overlay And Pad LED4-2(65mil,478.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.658mil < 10mil) Between Track (85mil,520mil)(135mil,520mil) on Top Overlay And Pad LED4-2(65mil,478.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (103.071mil,617.598mil)(236.929mil,617.598mil) on Top Overlay And Pad R18-1(135.551mil,655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (103.071mil,692.402mil)(236.929mil,692.402mil) on Top Overlay And Pad R18-1(135.551mil,655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (103.071mil,617.598mil)(103.071mil,692.402mil) on Top Overlay And Pad R18-1(135.551mil,655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (236.929mil,617.598mil)(236.929mil,692.402mil) on Top Overlay And Pad R18-2(204.449mil,655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (103.071mil,617.598mil)(236.929mil,617.598mil) on Top Overlay And Pad R18-2(204.449mil,655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (103.071mil,692.402mil)(236.929mil,692.402mil) on Top Overlay And Pad R18-2(204.449mil,655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,2173.937mil)(2281.772mil,2173.937mil) on Top Overlay And Pad PI-40(2230mil,2123.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,2173.937mil)(2281.772mil,2173.937mil) on Top Overlay And Pad PI-38(2130mil,2123.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,1973.937mil)(2281.772mil,1973.937mil) on Top Overlay And Pad PI-37(2130mil,2023.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,2173.937mil)(2281.772mil,2173.937mil) on Top Overlay And Pad PI-36(2030mil,2123.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,1973.937mil)(2281.772mil,1973.937mil) on Top Overlay And Pad PI-35(2030mil,2023.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,1973.937mil)(2281.772mil,1973.937mil) on Top Overlay And Pad PI-33(1930mil,2023.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,2173.937mil)(2281.772mil,2173.937mil) on Top Overlay And Pad PI-32(1830mil,2123.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,1973.937mil)(2281.772mil,1973.937mil) on Top Overlay And Pad PI-31(1830mil,2023.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,1973.937mil)(2281.772mil,1973.937mil) on Top Overlay And Pad PI-29(1730mil,2023.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,2173.937mil)(2281.772mil,2173.937mil) on Top Overlay And Pad PI-28(1630mil,2123.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,1973.937mil)(2281.772mil,1973.937mil) on Top Overlay And Pad PI-27(1630mil,2023.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,2173.937mil)(2281.772mil,2173.937mil) on Top Overlay And Pad PI-26(1530mil,2123.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,2173.937mil)(2281.772mil,2173.937mil) on Top Overlay And Pad PI-24(1430mil,2123.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,1973.937mil)(2281.772mil,1973.937mil) on Top Overlay And Pad PI-23(1430mil,2023.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,2173.937mil)(2281.772mil,2173.937mil) on Top Overlay And Pad PI-22(1330mil,2123.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,1973.937mil)(2281.772mil,1973.937mil) on Top Overlay And Pad PI-21(1330mil,2023.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,1973.937mil)(2281.772mil,1973.937mil) on Top Overlay And Pad PI-19(1230mil,2023.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,2173.937mil)(2281.772mil,2173.937mil) on Top Overlay And Pad PI-18(1130mil,2123.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,1973.937mil)(2281.772mil,1973.937mil) on Top Overlay And Pad PI-17(1130mil,2023.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,2173.937mil)(2281.772mil,2173.937mil) on Top Overlay And Pad PI-16(1030mil,2123.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,1973.937mil)(2281.772mil,1973.937mil) on Top Overlay And Pad PI-15(1030mil,2023.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,1973.937mil)(2281.772mil,1973.937mil) on Top Overlay And Pad PI-13(930mil,2023.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,2173.937mil)(2281.772mil,2173.937mil) on Top Overlay And Pad PI-12(830mil,2123.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,1973.937mil)(2281.772mil,1973.937mil) on Top Overlay And Pad PI-11(830mil,2023.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,2173.937mil)(2281.772mil,2173.937mil) on Top Overlay And Pad PI-10(730mil,2123.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,2173.937mil)(2281.772mil,2173.937mil) on Top Overlay And Pad PI-8(630mil,2123.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,1973.937mil)(2281.772mil,1973.937mil) on Top Overlay And Pad PI-7(630mil,2023.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,1973.937mil)(2281.772mil,1973.937mil) on Top Overlay And Pad PI-5(530mil,2023.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,2173.937mil)(2281.772mil,2173.937mil) on Top Overlay And Pad PI-4(430mil,2123.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,1973.937mil)(2281.772mil,1973.937mil) on Top Overlay And Pad PI-3(430mil,2023.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,2173.937mil)(2281.772mil,2173.937mil) on Top Overlay And Pad PI-2(330mil,2123.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (277.835mil,1973.937mil)(2281.772mil,1973.937mil) on Top Overlay And Pad PI-1(330mil,2023.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (2050mil,352.362mil)(2050mil,1052.362mil) on Top Overlay And Pad U1-7(2100mil,402.362mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (2050mil,352.362mil)(2450mil,352.362mil) on Top Overlay And Pad U1-7(2100mil,402.362mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (2050mil,352.362mil)(2050mil,1052.362mil) on Top Overlay And Pad U1-6(2100mil,502.362mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (2050mil,352.362mil)(2050mil,1052.362mil) on Top Overlay And Pad U1-5(2100mil,602.362mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (2050mil,352.362mil)(2050mil,1052.362mil) on Top Overlay And Pad U1-4(2100mil,702.362mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (2050mil,352.362mil)(2050mil,1052.362mil) on Top Overlay And Pad U1-3(2100mil,802.362mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (2050mil,352.362mil)(2050mil,1052.362mil) on Top Overlay And Pad U1-2(2100mil,902.362mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (2450mil,352.362mil)(2450mil,1052.362mil) on Top Overlay And Pad U1-8(2400mil,402.362mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (2050mil,352.362mil)(2450mil,352.362mil) on Top Overlay And Pad U1-8(2400mil,402.362mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (2450mil,352.362mil)(2450mil,1052.362mil) on Top Overlay And Pad U1-9(2400mil,502.362mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (2450mil,352.362mil)(2450mil,1052.362mil) on Top Overlay And Pad U1-10(2400mil,602.362mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (2450mil,352.362mil)(2450mil,1052.362mil) on Top Overlay And Pad U1-11(2400mil,702.362mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (2450mil,352.362mil)(2450mil,1052.362mil) on Top Overlay And Pad U1-12(2400mil,802.362mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.892mil < 10mil) Between Track (2450mil,352.362mil)(2450mil,1052.362mil) on Top Overlay And Pad U1-13(2400mil,902.362mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.603mil < 10mil) Between Track (2.559mil,785.905mil)(593.11mil,785.905mil) on Bottom Overlay And Pad SW1-0(75mil,840mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [9.603mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.674mil < 10mil) Between Track (480mil,1145mil)(480mil,1240mil) on Top Overlay And Pad SW1-3(450mil,1285mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.674mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.674mil < 10mil) Between Track (480mil,960mil)(480mil,1055mil) on Top Overlay And Pad SW1-2(450mil,1100mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.674mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.674mil < 10mil) Between Track (480mil,1145mil)(480mil,1240mil) on Top Overlay And Pad SW1-2(450mil,1100mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.674mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.674mil < 10mil) Between Track (480mil,960mil)(480mil,1055mil) on Top Overlay And Pad SW1-1(450mil,915mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.674mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.244mil < 10mil) Between Track (2082.756mil,1653.74mil)(2082.756mil,1846.653mil) on Top Overlay And Pad P5-1(2130mil,1700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.26mil < 10mil) Between Track (2082.756mil,1653.74mil)(2375.079mil,1653.74mil) on Top Overlay And Pad P5-1(2130mil,1700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.26mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.136mil < 10mil) Between Track (2082.756mil,1653.74mil)(2082.756mil,1846.653mil) on Top Overlay And Pad P5-2(2130mil,1800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.136mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.545mil < 10mil) Between Track (2082.756mil,1846.653mil)(2375.079mil,1846.653mil) on Top Overlay And Pad P5-2(2130mil,1800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.152mil < 10mil) Between Track (2082.756mil,1653.74mil)(2375.079mil,1653.74mil) on Top Overlay And Pad P5-3(2230mil,1700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.152mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.545mil < 10mil) Between Track (2082.756mil,1846.653mil)(2375.079mil,1846.653mil) on Top Overlay And Pad P5-4(2230mil,1800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.971mil < 10mil) Between Track (2375.079mil,1653.74mil)(2375.079mil,1846.653mil) on Top Overlay And Pad P5-5(2330mil,1700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.971mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.152mil < 10mil) Between Track (2082.756mil,1653.74mil)(2375.079mil,1653.74mil) on Top Overlay And Pad P5-5(2330mil,1700mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.152mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.971mil < 10mil) Between Track (2375.079mil,1653.74mil)(2375.079mil,1846.653mil) on Top Overlay And Pad P5-6(2330mil,1800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.971mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.545mil < 10mil) Between Track (2082.756mil,1846.653mil)(2375.079mil,1846.653mil) on Top Overlay And Pad P5-6(2330mil,1800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2.559mil,274.094mil)(593.11mil,274.094mil) on Bottom Overlay And Pad P2-0(81.299mil,313.465mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2.559mil,785.905mil)(593.11mil,785.905mil) on Bottom Overlay And Pad P2-0(81.299mil,746.535mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Track (802.362mil,9.961mil)(802.362mil,545mil) on Top Overlay And Pad P3-1(750mil,485mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.666mil < 10mil) Between Track (597.638mil,545mil)(802.362mil,545mil) on Top Overlay And Pad P3-1(750mil,485mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.666mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Track (597.638mil,9.961mil)(597.638mil,545mil) on Top Overlay And Pad P3-0(650mil,485mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.666mil < 10mil) Between Track (597.638mil,545mil)(802.362mil,545mil) on Top Overlay And Pad P3-0(650mil,485mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.666mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2336.929mil,1452.598mil)(2336.929mil,1527.402mil) on Bottom Overlay And Pad R2-2(2304.449mil,1490mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (2203.071mil,1452.598mil)(2336.929mil,1452.598mil) on Bottom Overlay And Pad R2-2(2304.449mil,1490mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (2203.071mil,1527.402mil)(2336.929mil,1527.402mil) on Bottom Overlay And Pad R2-2(2304.449mil,1490mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2203.071mil,1452.598mil)(2203.071mil,1527.402mil) on Bottom Overlay And Pad R2-1(2235.551mil,1490mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (2203.071mil,1452.598mil)(2336.929mil,1452.598mil) on Bottom Overlay And Pad R2-1(2235.551mil,1490mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (2203.071mil,1527.402mil)(2336.929mil,1527.402mil) on Bottom Overlay And Pad R2-1(2235.551mil,1490mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1373.976mil,493.11mil)(1373.976mil,756.89mil) on Bottom Overlay And Pad VR2-1(1319.842mil,534.449mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1373.976mil,493.11mil)(1373.976mil,756.89mil) on Bottom Overlay And Pad VR2-2(1319.842mil,625mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1373.976mil,493.11mil)(1373.976mil,756.89mil) on Bottom Overlay And Pad VR2-3(1319.842mil,715.551mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1496.024mil,493.11mil)(1496.024mil,756.89mil) on Bottom Overlay And Pad VR2-4(1550.158mil,625mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1174.409mil,714.37mil)(1225.591mil,714.37mil) on Bottom Overlay And Pad C3-1(1200mil,675mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C4" (1220mil,705mil) on Bottom Overlay And Pad C3-1(1200mil,675mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1174.409mil,714.37mil)(1225.591mil,714.37mil) on Bottom Overlay And Pad C3-2(1200mil,753.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1174.409mil,535mil)(1225.591mil,535mil) on Bottom Overlay And Pad C4-1(1200mil,495.63mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1174.409mil,535mil)(1225.591mil,535mil) on Bottom Overlay And Pad C4-2(1200mil,574.37mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (931.929mil,877.598mil)(931.929mil,952.402mil) on Bottom Overlay And Pad R4-1(899.449mil,915mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (798.071mil,877.598mil)(931.929mil,877.598mil) on Bottom Overlay And Pad R4-1(899.449mil,915mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (798.071mil,952.402mil)(931.929mil,952.402mil) on Bottom Overlay And Pad R4-1(899.449mil,915mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (798.071mil,877.598mil)(798.071mil,952.402mil) on Bottom Overlay And Pad R4-2(830.551mil,915mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (798.071mil,877.598mil)(931.929mil,877.598mil) on Bottom Overlay And Pad R4-2(830.551mil,915mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (798.071mil,952.402mil)(931.929mil,952.402mil) on Bottom Overlay And Pad R4-2(830.551mil,915mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.874mil < 10mil) Between Track (721.227mil,1134.121mil)(815.879mil,1228.773mil) on Bottom Overlay And Pad N1-2(750mil,1150mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (797.52mil,957.598mil)(797.52mil,1032.402mil) on Bottom Overlay And Pad R6-1(830mil,995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (797.52mil,957.598mil)(931.378mil,957.598mil) on Bottom Overlay And Pad R6-1(830mil,995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (797.52mil,1032.402mil)(931.378mil,1032.402mil) on Bottom Overlay And Pad R6-1(830mil,995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.684mil < 10mil) Between Track (776.227mil,1079.121mil)(829.121mil,1026.227mil) on Bottom Overlay And Pad R6-1(830mil,995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.684mil < 10mil) Between Track (829.121mil,1026.227mil)(923.773mil,1120.879mil) on Bottom Overlay And Pad R6-1(830mil,995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (931.378mil,957.598mil)(931.378mil,1032.402mil) on Bottom Overlay And Pad R6-2(898.898mil,995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (797.52mil,957.598mil)(931.378mil,957.598mil) on Bottom Overlay And Pad R6-2(898.898mil,995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (797.52mil,1032.402mil)(931.378mil,1032.402mil) on Bottom Overlay And Pad R6-2(898.898mil,995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (776.227mil,1079.121mil)(870.879mil,1173.773mil) on Bottom Overlay And Pad C6-2(874.359mil,1124.359mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (870.879mil,1173.773mil)(923.773mil,1120.879mil) on Bottom Overlay And Pad C6-2(874.359mil,1124.359mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (829.121mil,1026.227mil)(923.773mil,1120.879mil) on Bottom Overlay And Pad C6-2(874.359mil,1124.359mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.776mil < 10mil) Between Track (797.52mil,1032.402mil)(931.378mil,1032.402mil) on Bottom Overlay And Pad C6-1(825.641mil,1075.641mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.776mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (776.227mil,1079.121mil)(829.121mil,1026.227mil) on Bottom Overlay And Pad C6-1(825.641mil,1075.641mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (776.227mil,1079.121mil)(870.879mil,1173.773mil) on Bottom Overlay And Pad C6-1(825.641mil,1075.641mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (829.121mil,1026.227mil)(923.773mil,1120.879mil) on Bottom Overlay And Pad C6-1(825.641mil,1075.641mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (815.879mil,1228.773mil)(868.773mil,1175.879mil) on Bottom Overlay And Pad C7-2(819.359mil,1179.359mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (721.227mil,1134.121mil)(815.879mil,1228.773mil) on Bottom Overlay And Pad C7-2(819.359mil,1179.359mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (774.121mil,1081.227mil)(868.773mil,1175.879mil) on Bottom Overlay And Pad C7-2(819.359mil,1179.359mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (721.227mil,1134.121mil)(774.121mil,1081.227mil) on Bottom Overlay And Pad C7-1(770.641mil,1130.641mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (721.227mil,1134.121mil)(815.879mil,1228.773mil) on Bottom Overlay And Pad C7-1(770.641mil,1130.641mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (774.121mil,1081.227mil)(868.773mil,1175.879mil) on Bottom Overlay And Pad C7-1(770.641mil,1130.641mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (829.066mil,1398.168mil)(966.868mil,1260.366mil) on Bottom Overlay And Pad L1-1(895.183mil,1410mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (907.014mil,1476.117mil)(1044.817mil,1338.315mil) on Bottom Overlay And Pad L1-1(895.183mil,1410mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (829.066mil,1398.168mil)(966.868mil,1260.366mil) on Bottom Overlay And Pad L1-2(980.091mil,1325.091mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (907.014mil,1476.117mil)(1044.817mil,1338.315mil) on Bottom Overlay And Pad L1-2(980.091mil,1325.091mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (966.868mil,1260.366mil)(1044.817mil,1338.315mil) on Bottom Overlay And Pad L1-2(980.091mil,1325.091mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1116.227mil,1434.121mil)(1210.879mil,1528.773mil) on Bottom Overlay And Pad C5-2(1214.359mil,1479.359mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1210.879mil,1528.773mil)(1263.773mil,1475.879mil) on Bottom Overlay And Pad C5-2(1214.359mil,1479.359mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1169.121mil,1381.227mil)(1263.773mil,1475.879mil) on Bottom Overlay And Pad C5-2(1214.359mil,1479.359mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1116.227mil,1434.121mil)(1169.121mil,1381.227mil) on Bottom Overlay And Pad C5-1(1165.641mil,1430.641mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1116.227mil,1434.121mil)(1210.879mil,1528.773mil) on Bottom Overlay And Pad C5-1(1165.641mil,1430.641mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1169.121mil,1381.227mil)(1263.773mil,1475.879mil) on Bottom Overlay And Pad C5-1(1165.641mil,1430.641mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1165.879mil,1231.227mil)(1218.773mil,1284.121mil) on Bottom Overlay And Pad C12-2(1169.359mil,1280.641mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1124.121mil,1378.773mil)(1218.773mil,1284.121mil) on Bottom Overlay And Pad C12-2(1169.359mil,1280.641mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1071.227mil,1325.879mil)(1165.879mil,1231.227mil) on Bottom Overlay And Pad C12-2(1169.359mil,1280.641mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1071.227mil,1325.879mil)(1124.121mil,1378.773mil) on Bottom Overlay And Pad C12-1(1120.641mil,1329.359mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1124.121mil,1378.773mil)(1218.773mil,1284.121mil) on Bottom Overlay And Pad C12-1(1120.641mil,1329.359mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1071.227mil,1325.879mil)(1165.879mil,1231.227mil) on Bottom Overlay And Pad C12-1(1120.641mil,1329.359mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (951.227mil,1495.879mil)(1004.121mil,1548.773mil) on Bottom Overlay And Pad C11-2(1000.641mil,1499.359mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (951.227mil,1495.879mil)(1045.879mil,1401.227mil) on Bottom Overlay And Pad C11-2(1000.641mil,1499.359mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1004.121mil,1548.773mil)(1098.773mil,1454.121mil) on Bottom Overlay And Pad C11-2(1000.641mil,1499.359mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1045.879mil,1401.227mil)(1098.773mil,1454.121mil) on Bottom Overlay And Pad C11-1(1049.359mil,1450.641mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (951.227mil,1495.879mil)(1045.879mil,1401.227mil) on Bottom Overlay And Pad C11-1(1049.359mil,1450.641mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1004.121mil,1548.773mil)(1098.773mil,1454.121mil) on Bottom Overlay And Pad C11-1(1049.359mil,1450.641mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2347.598mil,1266.929mil)(2422.402mil,1266.929mil) on Bottom Overlay And Pad C10-2(2385mil,1234.449mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2347.598mil,1133.071mil)(2347.598mil,1266.929mil) on Bottom Overlay And Pad C10-2(2385mil,1234.449mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2422.402mil,1133.071mil)(2422.402mil,1266.929mil) on Bottom Overlay And Pad C10-2(2385mil,1234.449mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2347.598mil,1133.071mil)(2422.402mil,1133.071mil) on Bottom Overlay And Pad C10-1(2385mil,1165.551mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2347.598mil,1133.071mil)(2347.598mil,1266.929mil) on Bottom Overlay And Pad C10-1(2385mil,1165.551mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2422.402mil,1133.071mil)(2422.402mil,1266.929mil) on Bottom Overlay And Pad C10-1(2385mil,1165.551mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2336.929mil,1202.598mil)(2336.929mil,1277.402mil) on Bottom Overlay And Pad R9-2(2304.449mil,1240mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (2203.071mil,1202.598mil)(2336.929mil,1202.598mil) on Bottom Overlay And Pad R9-2(2304.449mil,1240mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (2203.071mil,1277.402mil)(2336.929mil,1277.402mil) on Bottom Overlay And Pad R9-2(2304.449mil,1240mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2203.071mil,1202.598mil)(2203.071mil,1277.402mil) on Bottom Overlay And Pad R9-1(2235.551mil,1240mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (2203.071mil,1202.598mil)(2336.929mil,1202.598mil) on Bottom Overlay And Pad R9-1(2235.551mil,1240mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (2203.071mil,1277.402mil)(2336.929mil,1277.402mil) on Bottom Overlay And Pad R9-1(2235.551mil,1240mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2336.929mil,1122.598mil)(2336.929mil,1197.402mil) on Bottom Overlay And Pad R13-1(2304.449mil,1160mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (2203.071mil,1122.598mil)(2336.929mil,1122.598mil) on Bottom Overlay And Pad R13-1(2304.449mil,1160mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (2203.071mil,1197.402mil)(2336.929mil,1197.402mil) on Bottom Overlay And Pad R13-1(2304.449mil,1160mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2203.071mil,1122.598mil)(2203.071mil,1197.402mil) on Bottom Overlay And Pad R13-2(2235.551mil,1160mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (2203.071mil,1122.598mil)(2336.929mil,1122.598mil) on Bottom Overlay And Pad R13-2(2235.551mil,1160mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (2203.071mil,1197.402mil)(2336.929mil,1197.402mil) on Bottom Overlay And Pad R13-2(2235.551mil,1160mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (368.071mil,82.598mil)(368.071mil,157.402mil) on Bottom Overlay And Pad R14-1(400.551mil,120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (368.071mil,82.598mil)(501.929mil,82.598mil) on Bottom Overlay And Pad R14-1(400.551mil,120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (368.071mil,157.402mil)(501.929mil,157.402mil) on Bottom Overlay And Pad R14-1(400.551mil,120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (501.929mil,82.598mil)(501.929mil,157.402mil) on Bottom Overlay And Pad R14-2(469.449mil,120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (368.071mil,82.598mil)(501.929mil,82.598mil) on Bottom Overlay And Pad R14-2(469.449mil,120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (368.071mil,157.402mil)(501.929mil,157.402mil) on Bottom Overlay And Pad R14-2(469.449mil,120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (657.598mil,1343.071mil)(657.598mil,1476.929mil) on Bottom Overlay And Pad R17-1(695mil,1375.551mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (732.402mil,1343.071mil)(732.402mil,1476.929mil) on Bottom Overlay And Pad R17-1(695mil,1375.551mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (657.598mil,1343.071mil)(732.402mil,1343.071mil) on Bottom Overlay And Pad R17-1(695mil,1375.551mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (657.598mil,1343.071mil)(657.598mil,1476.929mil) on Bottom Overlay And Pad R17-2(695mil,1444.449mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (732.402mil,1343.071mil)(732.402mil,1476.929mil) on Bottom Overlay And Pad R17-2(695mil,1444.449mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (657.598mil,1476.929mil)(732.402mil,1476.929mil) on Bottom Overlay And Pad R17-2(695mil,1444.449mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1375.879mil,1718.773mil)(1428.773mil,1665.879mil) on Bottom Overlay And Pad C8-2(1379.359mil,1669.359mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1281.227mil,1624.121mil)(1375.879mil,1718.773mil) on Bottom Overlay And Pad C8-2(1379.359mil,1669.359mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1334.121mil,1571.227mil)(1428.773mil,1665.879mil) on Bottom Overlay And Pad C8-2(1379.359mil,1669.359mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1281.227mil,1624.121mil)(1334.121mil,1571.227mil) on Bottom Overlay And Pad C8-1(1330.641mil,1620.641mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1281.227mil,1624.121mil)(1375.879mil,1718.773mil) on Bottom Overlay And Pad C8-1(1330.641mil,1620.641mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1334.121mil,1571.227mil)(1428.773mil,1665.879mil) on Bottom Overlay And Pad C8-1(1330.641mil,1620.641mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1320.879mil,1773.773mil)(1373.773mil,1720.879mil) on Bottom Overlay And Pad C9-2(1324.359mil,1724.359mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1226.227mil,1679.121mil)(1320.879mil,1773.773mil) on Bottom Overlay And Pad C9-2(1324.359mil,1724.359mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1279.121mil,1626.227mil)(1373.773mil,1720.879mil) on Bottom Overlay And Pad C9-2(1324.359mil,1724.359mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1226.227mil,1679.121mil)(1279.121mil,1626.227mil) on Bottom Overlay And Pad C9-1(1275.641mil,1675.641mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1226.227mil,1679.121mil)(1320.879mil,1773.773mil) on Bottom Overlay And Pad C9-1(1275.641mil,1675.641mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1279.121mil,1626.227mil)(1373.773mil,1720.879mil) on Bottom Overlay And Pad C9-1(1275.641mil,1675.641mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
Rule Violations :297

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-2(1339.982mil,1466.813mil) on Top Layer And Pad U3-1(1362.253mil,1444.542mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-3(1317.711mil,1489.084mil) on Top Layer And Pad U3-2(1339.982mil,1466.813mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-4(1295.44mil,1511.355mil) on Top Layer And Pad U3-3(1317.711mil,1489.084mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-5(1273.169mil,1533.626mil) on Top Layer And Pad U3-4(1295.44mil,1511.355mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-6(1250.898mil,1555.898mil) on Top Layer And Pad U3-5(1273.169mil,1533.626mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-7(1228.627mil,1578.169mil) on Top Layer And Pad U3-6(1250.898mil,1555.898mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-8(1206.355mil,1600.44mil) on Top Layer And Pad U3-7(1228.627mil,1578.169mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U3-9(1184.084mil,1622.711mil) on Top Layer And Pad U3-8(1206.355mil,1600.44mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-10(1161.813mil,1644.982mil) on Top Layer And Pad U3-9(1184.084mil,1622.711mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-11(1139.542mil,1667.253mil) on Top Layer And Pad U3-10(1161.813mil,1644.982mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-13(1028.187mil,1644.982mil) on Top Layer And Pad U3-12(1050.458mil,1667.253mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-14(1005.916mil,1622.711mil) on Top Layer And Pad U3-13(1028.187mil,1644.982mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U3-15(983.645mil,1600.44mil) on Top Layer And Pad U3-14(1005.916mil,1622.711mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-16(961.374mil,1578.169mil) on Top Layer And Pad U3-15(983.645mil,1600.44mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.544mil < 10mil) Between Via (946.813mil,1637.271mil) from Top Layer to Bottom Layer And Pad U3-15(983.645mil,1600.44mil) on Top Layer [Top Solder] Mask Sliver [0.544mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-17(939.102mil,1555.898mil) on Top Layer And Pad U3-16(961.374mil,1578.169mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-18(916.831mil,1533.626mil) on Top Layer And Pad U3-17(939.102mil,1555.898mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.544mil < 10mil) Between Via (902.271mil,1592.729mil) from Top Layer to Bottom Layer And Pad U3-17(939.102mil,1555.898mil) on Top Layer [Top Solder] Mask Sliver [0.544mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-19(894.56mil,1511.355mil) on Top Layer And Pad U3-18(916.831mil,1533.626mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-20(872.289mil,1489.084mil) on Top Layer And Pad U3-19(894.56mil,1511.355mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-21(850.018mil,1466.813mil) on Top Layer And Pad U3-20(872.289mil,1489.084mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-22(827.747mil,1444.542mil) on Top Layer And Pad U3-21(850.018mil,1466.813mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-24(850.018mil,1333.187mil) on Top Layer And Pad U3-23(827.747mil,1355.458mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-25(872.289mil,1310.916mil) on Top Layer And Pad U3-24(850.018mil,1333.187mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-26(894.56mil,1288.645mil) on Top Layer And Pad U3-25(872.289mil,1310.916mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-27(916.831mil,1266.373mil) on Top Layer And Pad U3-26(894.56mil,1288.645mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-28(939.102mil,1244.102mil) on Top Layer And Pad U3-27(916.831mil,1266.373mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.544mil < 10mil) Between Via (880mil,1229.542mil) from Top Layer to Bottom Layer And Pad U3-27(916.831mil,1266.373mil) on Top Layer [Top Solder] Mask Sliver [0.544mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U3-29(961.374mil,1221.831mil) on Top Layer And Pad U3-28(939.102mil,1244.102mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-30(983.645mil,1199.56mil) on Top Layer And Pad U3-29(961.374mil,1221.831mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.544mil < 10mil) Between Via (924.542mil,1185mil) from Top Layer to Bottom Layer And Pad U3-29(961.374mil,1221.831mil) on Top Layer [Top Solder] Mask Sliver [0.544mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U3-31(1005.916mil,1177.289mil) on Top Layer And Pad U3-30(983.645mil,1199.56mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-32(1028.187mil,1155.018mil) on Top Layer And Pad U3-31(1005.916mil,1177.289mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-33(1050.458mil,1132.747mil) on Top Layer And Pad U3-32(1028.187mil,1155.018mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-35(1161.813mil,1155.018mil) on Top Layer And Pad U3-34(1139.542mil,1132.747mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-36(1184.084mil,1177.289mil) on Top Layer And Pad U3-35(1161.813mil,1155.018mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U3-37(1206.355mil,1199.56mil) on Top Layer And Pad U3-36(1184.084mil,1177.289mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-38(1228.627mil,1221.831mil) on Top Layer And Pad U3-37(1206.355mil,1199.56mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-39(1250.898mil,1244.102mil) on Top Layer And Pad U3-38(1228.627mil,1221.831mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.544mil < 10mil) Between Via (1265.458mil,1185mil) from Top Layer to Bottom Layer And Pad U3-38(1228.627mil,1221.831mil) on Top Layer [Top Solder] Mask Sliver [0.544mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U3-40(1273.169mil,1266.373mil) on Top Layer And Pad U3-39(1250.898mil,1244.102mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-41(1295.44mil,1288.645mil) on Top Layer And Pad U3-40(1273.169mil,1266.373mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-42(1317.711mil,1310.916mil) on Top Layer And Pad U3-41(1295.44mil,1288.645mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-43(1339.982mil,1333.187mil) on Top Layer And Pad U3-42(1317.711mil,1310.916mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.544mil < 10mil) Between Via (1354.542mil,1274.084mil) from Top Layer to Bottom Layer And Pad U3-42(1317.711mil,1310.916mil) on Top Layer [Top Solder] Mask Sliver [0.544mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-44(1362.253mil,1355.458mil) on Top Layer And Pad U3-43(1339.982mil,1333.187mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad VR1-3(1170mil,580mil) on Top Layer And Pad VR1-2(990mil,580mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad VR1-4(1305mil,535mil) on Top Layer And Pad VR1-3(1170mil,580mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad X1-1(1272.106mil,1693.352mil) on Top Layer And Pad X1-4(1316.648mil,1737.894mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad X1-3(1377.894mil,1676.648mil) on Top Layer And Pad X1-2(1333.352mil,1632.106mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.665mil < 10mil) Between Via (1235mil,1740mil) from Top Layer to Bottom Layer And Pad X1-1(1272.106mil,1693.352mil) on Top Layer [Top Solder] Mask Sliver [8.664mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad LED1-4(80.748mil,1849.252mil) on Top Layer And Pad LED1-3(80.748mil,1880.748mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad LED1-2(65mil,1924.055mil) on Top Layer And Pad LED1-3(80.748mil,1880.748mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad LED1-1(65mil,1805.945mil) on Top Layer And Pad LED1-4(80.748mil,1849.252mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.936mil < 10mil) Between Pad P2-0(81.299mil,746.535mil) on Multi-Layer And Pad SW1-0(75mil,840mil) on Multi-Layer [Top Solder] Mask Sliver [6.936mil] / [Bottom Solder] Mask Sliver [6.936mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.915mil < 10mil) Between Pad C6-1(825.641mil,1075.641mil) on Bottom Layer And Pad R6-1(830mil,995mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.915mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.425mil < 10mil) Between Via (900mil,1050mil) from Top Layer to Bottom Layer And Pad R6-2(898.898mil,995mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.425mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U2-2(759.134mil,950mil) on Bottom Layer And Pad U2-1(759.134mil,987.402mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U2-3(759.134mil,912.598mil) on Bottom Layer And Pad U2-2(759.134mil,950mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.391mil < 10mil) Between Via (946.813mil,1637.271mil) from Top Layer to Bottom Layer And Via (945mil,1683.626mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.391mil] / [Bottom Solder] Mask Sliver [8.391mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.391mil < 10mil) Between Via (900.458mil,1639.084mil) from Top Layer to Bottom Layer And Via (946.813mil,1637.271mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.391mil] / [Bottom Solder] Mask Sliver [8.391mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.391mil < 10mil) Between Via (900.458mil,1639.084mil) from Top Layer to Bottom Layer And Via (902.271mil,1592.729mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.391mil] / [Bottom Solder] Mask Sliver [8.391mil]
Rule Violations :62

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-3(137.795mil,2070.866mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-2(2421.26mil,2070.866mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-1(2421.26mil,141.732mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-0(137.795mil,141.732mil) on Multi-Layer Actual Hole Size = 118.11mil
Rule Violations :4

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=30mil) (Preferred=10mil) (All)
   Violation between Width Constraint: Track (740.256mil,1159.744mil)(749.304mil,1150.696mil) on Bottom Layer Actual Width = 7.874mil, Target Width = 10mil
Rule Violations :1

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-2(1339.982mil,1466.813mil) on Top Layer And Pad U3-1(1362.253mil,1444.542mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-3(1317.711mil,1489.084mil) on Top Layer And Pad U3-2(1339.982mil,1466.813mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-4(1295.44mil,1511.355mil) on Top Layer And Pad U3-3(1317.711mil,1489.084mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-5(1273.169mil,1533.626mil) on Top Layer And Pad U3-4(1295.44mil,1511.355mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-6(1250.898mil,1555.898mil) on Top Layer And Pad U3-5(1273.169mil,1533.626mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-7(1228.627mil,1578.169mil) on Top Layer And Pad U3-6(1250.898mil,1555.898mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-8(1206.355mil,1600.44mil) on Top Layer And Pad U3-7(1228.627mil,1578.169mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-9(1184.084mil,1622.711mil) on Top Layer And Pad U3-8(1206.355mil,1600.44mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-10(1161.813mil,1644.982mil) on Top Layer And Pad U3-9(1184.084mil,1622.711mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-11(1139.542mil,1667.253mil) on Top Layer And Pad U3-10(1161.813mil,1644.982mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-13(1028.187mil,1644.982mil) on Top Layer And Pad U3-12(1050.458mil,1667.253mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-14(1005.916mil,1622.711mil) on Top Layer And Pad U3-13(1028.187mil,1644.982mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-15(983.645mil,1600.44mil) on Top Layer And Pad U3-14(1005.916mil,1622.711mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-16(961.374mil,1578.169mil) on Top Layer And Pad U3-15(983.645mil,1600.44mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-17(939.102mil,1555.898mil) on Top Layer And Pad U3-16(961.374mil,1578.169mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-18(916.831mil,1533.626mil) on Top Layer And Pad U3-17(939.102mil,1555.898mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-19(894.56mil,1511.355mil) on Top Layer And Pad U3-18(916.831mil,1533.626mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-20(872.289mil,1489.084mil) on Top Layer And Pad U3-19(894.56mil,1511.355mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-21(850.018mil,1466.813mil) on Top Layer And Pad U3-20(872.289mil,1489.084mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-22(827.747mil,1444.542mil) on Top Layer And Pad U3-21(850.018mil,1466.813mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-24(850.018mil,1333.187mil) on Top Layer And Pad U3-23(827.747mil,1355.458mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-25(872.289mil,1310.916mil) on Top Layer And Pad U3-24(850.018mil,1333.187mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-26(894.56mil,1288.645mil) on Top Layer And Pad U3-25(872.289mil,1310.916mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-27(916.831mil,1266.373mil) on Top Layer And Pad U3-26(894.56mil,1288.645mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-28(939.102mil,1244.102mil) on Top Layer And Pad U3-27(916.831mil,1266.373mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-29(961.374mil,1221.831mil) on Top Layer And Pad U3-28(939.102mil,1244.102mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-30(983.645mil,1199.56mil) on Top Layer And Pad U3-29(961.374mil,1221.831mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-31(1005.916mil,1177.289mil) on Top Layer And Pad U3-30(983.645mil,1199.56mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-32(1028.187mil,1155.018mil) on Top Layer And Pad U3-31(1005.916mil,1177.289mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-33(1050.458mil,1132.747mil) on Top Layer And Pad U3-32(1028.187mil,1155.018mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-35(1161.813mil,1155.018mil) on Top Layer And Pad U3-34(1139.542mil,1132.747mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-36(1184.084mil,1177.289mil) on Top Layer And Pad U3-35(1161.813mil,1155.018mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-37(1206.355mil,1199.56mil) on Top Layer And Pad U3-36(1184.084mil,1177.289mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-38(1228.627mil,1221.831mil) on Top Layer And Pad U3-37(1206.355mil,1199.56mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-39(1250.898mil,1244.102mil) on Top Layer And Pad U3-38(1228.627mil,1221.831mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-40(1273.169mil,1266.373mil) on Top Layer And Pad U3-39(1250.898mil,1244.102mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-41(1295.44mil,1288.645mil) on Top Layer And Pad U3-40(1273.169mil,1266.373mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-42(1317.711mil,1310.916mil) on Top Layer And Pad U3-41(1295.44mil,1288.645mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-43(1339.982mil,1333.187mil) on Top Layer And Pad U3-42(1317.711mil,1310.916mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-44(1362.253mil,1355.458mil) on Top Layer And Pad U3-43(1339.982mil,1333.187mil) on Top Layer 
Rule Violations :40

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net 3V3 Between Pad C5-2(1214.359mil,1479.359mil) on Bottom Layer And Pad U3-5(1273.169mil,1533.626mil) on Top Layer 
Rule Violations :1

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0


Violations Detected : 416
Time Elapsed        : 00:00:07