5 18 1fd81 3 6 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (generate8.6.vcd) 2 -o (generate8.6.cdd) 2 -v (generate8.6.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 generate8.6.v 1 42 1 
1 A 1 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
1 B 2 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
1 C 3 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
3 1 main.u$0 "main.u$0" 0 generate8.6.v 8 30 1 
3 1 main.u$0.u$1 "main.u$0.u$1" 0 generate8.6.v 11 18 1 
2 1 13 13 13 100014 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$2
1 a 4 12 107000c 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0 1
3 1 main.u$0.u$1.u$2 "main.u$0.u$1.u$2" 0 generate8.6.v 13 17 1 
2 2 14 14 14 140017 1 0 21004 0 0 1 16 0 0
2 3 14 14 14 100010 0 1 1410 0 0 1 1 a
2 4 14 14 14 100017 1 37 16 2 3
2 5 15 15 15 110012 1 0 1008 0 0 32 48 a 0
2 6 15 15 15 100012 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 16 16 16 140017 1 0 21008 0 0 1 16 1 0
2 8 16 16 16 100010 0 1 1410 0 0 1 1 a
2 9 16 16 16 100017 1 37 1a 7 8
4 4 11 6 6 4
4 6 0 9 0 4
4 9 0 0 0 4
3 1 main.u$5 "main.u$5" 0 generate8.6.v 33 40 1 
