<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\datos\proyectos\42_Tang_Nano_9k\30_T_Mapper_MSX_nuevas_tang\impl\gwsynthesis\T_Mapper_MSX.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\datos\proyectos\42_Tang_Nano_9k\30_T_Mapper_MSX_nuevas_tang\tang9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\datos\proyectos\42_Tang_Nano_9k\30_T_Mapper_MSX_nuevas_tang\timing.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Sep 03 16:55:50 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1319</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>743</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>96</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>84</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>37</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clock_27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>ex_clk_27m </td>
</tr>
<tr>
<td>clock_72m</td>
<td>Generated</td>
<td>13.889</td>
<td>72.000
<td>0.000</td>
<td>6.944</td>
<td>ex_clk_27m </td>
<td>clock_27m</td>
<td>clk_72m </td>
</tr>
<tr>
<td>mapper_reg_write</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>mapper_reg_write_s1/F </td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>13.889</td>
<td>72.000
<td>3.472</td>
<td>10.417</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>clock1/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>27.778</td>
<td>36.000
<td>0.000</td>
<td>13.889</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>clock1/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>clock1/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clock_27m</td>
<td>27.000(MHz)</td>
<td>169.684(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clock_72m</td>
<td>72.000(MHz)</td>
<td>123.662(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of mapper_reg_write!</h4>
<h4>No timing paths to get frequency of clock1/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clock1/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clock1/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clock_27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_72m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_72m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mapper_reg_write</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mapper_reg_write</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-4.564</td>
<td>mapper_reg2_2_s1/Q</td>
<td>psram_addr_16_s0/D</td>
<td>mapper_reg_write:[F]</td>
<td>clock_72m:[R]</td>
<td>0.555</td>
<td>1.957</td>
<td>2.732</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-4.356</td>
<td>mapper_reg2_3_s1/Q</td>
<td>psram_addr_17_s0/D</td>
<td>mapper_reg_write:[F]</td>
<td>clock_72m:[R]</td>
<td>0.555</td>
<td>1.957</td>
<td>2.524</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-4.289</td>
<td>mapper_reg3_0_s1/Q</td>
<td>psram_addr_14_s0/D</td>
<td>mapper_reg_write:[F]</td>
<td>clock_72m:[R]</td>
<td>0.555</td>
<td>1.957</td>
<td>2.457</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-4.289</td>
<td>mapper_reg3_4_s1/Q</td>
<td>psram_addr_18_s0/D</td>
<td>mapper_reg_write:[F]</td>
<td>clock_72m:[R]</td>
<td>0.555</td>
<td>1.957</td>
<td>2.457</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-4.289</td>
<td>mapper_reg3_6_s1/Q</td>
<td>psram_addr_20_s0/D</td>
<td>mapper_reg_write:[F]</td>
<td>clock_72m:[R]</td>
<td>0.555</td>
<td>1.957</td>
<td>2.457</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-4.079</td>
<td>mapper_reg3_5_s1/Q</td>
<td>psram_addr_19_s0/D</td>
<td>mapper_reg_write:[F]</td>
<td>clock_72m:[R]</td>
<td>0.555</td>
<td>1.957</td>
<td>2.247</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-3.972</td>
<td>mapper_reg2_1_s1/Q</td>
<td>psram_addr_15_s0/D</td>
<td>mapper_reg_write:[F]</td>
<td>clock_72m:[R]</td>
<td>0.555</td>
<td>1.957</td>
<td>2.140</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-3.972</td>
<td>mapper_reg0_7_s1/Q</td>
<td>psram_addr_21_s0/D</td>
<td>mapper_reg_write:[F]</td>
<td>clock_72m:[R]</td>
<td>0.555</td>
<td>1.957</td>
<td>2.140</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-1.375</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_2_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>3.814</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-1.375</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_3_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>3.814</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-1.315</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_0_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>3.398</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-1.315</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_1_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>3.398</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-1.294</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_6_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>3.377</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-1.294</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_7_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>3.377</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-1.043</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_5_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>3.125</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-1.007</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_6_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>3.447</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-1.007</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_7_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>3.447</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.972</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_0_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>3.411</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.972</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_2_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>3.411</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.972</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_3_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>3.411</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.972</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_5_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>3.411</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.964</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_1_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>3.403</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.964</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_6_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>3.403</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.964</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_7_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>3.403</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.961</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_4_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>3.400</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.486</td>
<td>denoise8_4/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_0_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>0.974</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.475</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_2_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>0.985</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.475</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_3_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>0.985</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.475</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_4_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>0.985</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.330</td>
<td>denoise8_4/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_0_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.130</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.200</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_2_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.260</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.200</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_3_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.260</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.197</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_2_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.263</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.197</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_3_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.263</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.174</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_5_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.286</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.173</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_4_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.287</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.170</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_4_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.289</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.170</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_6_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.289</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.158</td>
<td>denoise8_4/denoise_8[5].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_5_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.302</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.158</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_2_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.302</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.158</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_3_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.302</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.158</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_5_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.302</td>
</tr>
<tr>
<td>18</td>
<td>0.014</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_7_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.474</td>
</tr>
<tr>
<td>19</td>
<td>0.014</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_4_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.474</td>
</tr>
<tr>
<td>20</td>
<td>0.019</td>
<td>denoise8_4/denoise_8[6].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_6_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.479</td>
</tr>
<tr>
<td>21</td>
<td>0.026</td>
<td>denoise8_4/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_1_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.486</td>
</tr>
<tr>
<td>22</td>
<td>0.099</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_1_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.558</td>
</tr>
<tr>
<td>23</td>
<td>0.099</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_1_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.558</td>
</tr>
<tr>
<td>24</td>
<td>0.102</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_1_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.562</td>
</tr>
<tr>
<td>25</td>
<td>0.114</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_0_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.573</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-3.108</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_1_s1/PRESET</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>5.547</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-3.108</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_0_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>5.547</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-3.108</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_1_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>5.547</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-3.108</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_5_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>5.547</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-3.108</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_1_s1/PRESET</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>5.547</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-2.623</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_1_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>5.062</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-2.623</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_0_s1/PRESET</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>5.062</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-2.623</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_5_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>5.062</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-2.134</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_0_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>4.573</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-2.134</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_2_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>4.573</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-2.134</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_3_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>4.573</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-2.134</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_5_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>4.573</td>
</tr>
<tr>
<td>13</td>
<td>0.170</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_2_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>2.269</td>
</tr>
<tr>
<td>14</td>
<td>0.170</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_3_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>2.269</td>
</tr>
<tr>
<td>15</td>
<td>0.645</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_6_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>1.794</td>
</tr>
<tr>
<td>16</td>
<td>0.645</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_7_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>1.794</td>
</tr>
<tr>
<td>17</td>
<td>0.645</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_6_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>1.794</td>
</tr>
<tr>
<td>18</td>
<td>0.645</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_7_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>1.794</td>
</tr>
<tr>
<td>19</td>
<td>0.659</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_6_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>1.780</td>
</tr>
<tr>
<td>20</td>
<td>0.659</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_7_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>1.780</td>
</tr>
<tr>
<td>21</td>
<td>0.664</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_2_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>1.775</td>
</tr>
<tr>
<td>22</td>
<td>0.664</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_3_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>1.775</td>
</tr>
<tr>
<td>23</td>
<td>0.664</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_4_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>1.775</td>
</tr>
<tr>
<td>24</td>
<td>1.124</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_7_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>1.315</td>
</tr>
<tr>
<td>25</td>
<td>1.124</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_4_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.957</td>
<td>1.315</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.639</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_0_s1/PRESET</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>0.836</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.639</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_5_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>0.836</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.629</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_2_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>0.846</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.629</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_3_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>0.846</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.629</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_4_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>0.846</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.619</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_7_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>0.856</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.619</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_4_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>0.856</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.619</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_4_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>0.856</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.619</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_6_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>0.856</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.372</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_2_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.103</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.372</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_3_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.103</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.372</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_4_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.103</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.368</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_6_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.107</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.368</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_7_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.107</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.358</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_6_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.117</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.358</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_7_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.117</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.358</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_6_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.117</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.358</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_7_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.117</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.100</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_2_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.375</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.100</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_3_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>1.375</td>
</tr>
<tr>
<td>21</td>
<td>1.096</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_0_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>2.571</td>
</tr>
<tr>
<td>22</td>
<td>1.096</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_2_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>2.571</td>
</tr>
<tr>
<td>23</td>
<td>1.096</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_3_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>2.571</td>
</tr>
<tr>
<td>24</td>
<td>1.096</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_5_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>2.571</td>
</tr>
<tr>
<td>25</td>
<td>1.364</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_1_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.430</td>
<td>2.839</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>psram_read_s0</td>
</tr>
<tr>
<td>2</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>bus_data_reverse_s0</td>
</tr>
<tr>
<td>3</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>psram_addr_21_s0</td>
</tr>
<tr>
<td>4</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>psram_addr_20_s0</td>
</tr>
<tr>
<td>5</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>psram_addr_19_s0</td>
</tr>
<tr>
<td>6</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>fsm_addr_11_s0</td>
</tr>
<tr>
<td>7</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>denoise8_2/denoise_8[2].denoise8/data_prev_s1</td>
</tr>
<tr>
<td>8</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>pram1/dout_14_s0</td>
</tr>
<tr>
<td>9</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>pram1/dout_15_s0</td>
</tr>
<tr>
<td>10</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>denoise8_2/denoise_8[2].denoise8/data_out_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>434.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>430.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapper_reg2_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_addr_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.000</td>
<td>430.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>432.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>mapper_reg2_2_s1/G</td>
</tr>
<tr>
<td>432.659</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td style=" font-weight:bold;">mapper_reg2_2_s1/Q</td>
</tr>
<tr>
<td>433.947</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>n342_s7/I0</td>
</tr>
<tr>
<td>434.769</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n342_s7/F</td>
</tr>
<tr>
<td>434.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>n342_s5/I1</td>
</tr>
<tr>
<td>434.918</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n342_s5/O</td>
</tr>
<tr>
<td>434.933</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">psram_addr_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.555</td>
<td>430.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>430.799</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>psram_addr_16_s0/CLK</td>
</tr>
<tr>
<td>430.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_addr_16_s0</td>
</tr>
<tr>
<td>430.369</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>psram_addr_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.971, 35.542%; route: 1.303, 47.681%; tC2Q: 0.458, 16.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>434.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>430.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapper_reg2_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_addr_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.000</td>
<td>430.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>432.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>mapper_reg2_3_s1/G</td>
</tr>
<tr>
<td>432.659</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" font-weight:bold;">mapper_reg2_3_s1/Q</td>
</tr>
<tr>
<td>433.462</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>n341_s7/I0</td>
</tr>
<tr>
<td>434.561</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n341_s7/F</td>
</tr>
<tr>
<td>434.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td>n341_s5/I1</td>
</tr>
<tr>
<td>434.710</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">n341_s5/O</td>
</tr>
<tr>
<td>434.725</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" font-weight:bold;">psram_addr_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.555</td>
<td>430.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>430.799</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td>psram_addr_17_s0/CLK</td>
</tr>
<tr>
<td>430.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_addr_17_s0</td>
</tr>
<tr>
<td>430.369</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[2][A]</td>
<td>psram_addr_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.248, 49.437%; route: 0.818, 32.407%; tC2Q: 0.458, 18.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>434.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>430.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapper_reg3_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_addr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.000</td>
<td>430.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>432.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>mapper_reg3_0_s1/G</td>
</tr>
<tr>
<td>432.659</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" font-weight:bold;">mapper_reg3_0_s1/Q</td>
</tr>
<tr>
<td>433.462</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>n344_s7/I1</td>
</tr>
<tr>
<td>434.494</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td style=" background: #97FFFF;">n344_s7/F</td>
</tr>
<tr>
<td>434.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>n344_s5/I1</td>
</tr>
<tr>
<td>434.643</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" background: #97FFFF;">n344_s5/O</td>
</tr>
<tr>
<td>434.658</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">psram_addr_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.555</td>
<td>430.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>430.799</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>psram_addr_14_s0/CLK</td>
</tr>
<tr>
<td>430.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_addr_14_s0</td>
</tr>
<tr>
<td>430.369</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>psram_addr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.181, 48.059%; route: 0.818, 33.290%; tC2Q: 0.458, 18.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>434.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>430.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapper_reg3_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_addr_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.000</td>
<td>430.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>432.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>mapper_reg3_4_s1/G</td>
</tr>
<tr>
<td>432.659</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">mapper_reg3_4_s1/Q</td>
</tr>
<tr>
<td>433.462</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>n340_s7/I1</td>
</tr>
<tr>
<td>434.494</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">n340_s7/F</td>
</tr>
<tr>
<td>434.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>n340_s5/I1</td>
</tr>
<tr>
<td>434.643</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">n340_s5/O</td>
</tr>
<tr>
<td>434.658</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" font-weight:bold;">psram_addr_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.555</td>
<td>430.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>430.799</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>psram_addr_18_s0/CLK</td>
</tr>
<tr>
<td>430.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_addr_18_s0</td>
</tr>
<tr>
<td>430.369</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>psram_addr_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.181, 48.059%; route: 0.818, 33.290%; tC2Q: 0.458, 18.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>434.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>430.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapper_reg3_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_addr_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.000</td>
<td>430.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>432.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>mapper_reg3_6_s1/G</td>
</tr>
<tr>
<td>432.659</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">mapper_reg3_6_s1/Q</td>
</tr>
<tr>
<td>433.462</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>n338_s7/I1</td>
</tr>
<tr>
<td>434.494</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">n338_s7/F</td>
</tr>
<tr>
<td>434.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>n338_s5/I1</td>
</tr>
<tr>
<td>434.643</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">n338_s5/O</td>
</tr>
<tr>
<td>434.658</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">psram_addr_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.555</td>
<td>430.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>430.799</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>psram_addr_20_s0/CLK</td>
</tr>
<tr>
<td>430.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_addr_20_s0</td>
</tr>
<tr>
<td>430.369</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>psram_addr_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.181, 48.059%; route: 0.818, 33.290%; tC2Q: 0.458, 18.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>434.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>430.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapper_reg3_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_addr_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.000</td>
<td>430.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>432.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td>mapper_reg3_5_s1/G</td>
</tr>
<tr>
<td>432.659</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td style=" font-weight:bold;">mapper_reg3_5_s1/Q</td>
</tr>
<tr>
<td>433.462</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>n339_s7/I1</td>
</tr>
<tr>
<td>434.284</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" background: #97FFFF;">n339_s7/F</td>
</tr>
<tr>
<td>434.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>n339_s5/I1</td>
</tr>
<tr>
<td>434.433</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">n339_s5/O</td>
</tr>
<tr>
<td>434.448</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">psram_addr_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.555</td>
<td>430.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>430.799</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>psram_addr_19_s0/CLK</td>
</tr>
<tr>
<td>430.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_addr_19_s0</td>
</tr>
<tr>
<td>430.369</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>psram_addr_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.971, 43.205%; route: 0.818, 36.401%; tC2Q: 0.458, 20.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>434.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>430.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapper_reg2_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_addr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.000</td>
<td>430.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>432.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>mapper_reg2_1_s1/G</td>
</tr>
<tr>
<td>432.659</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td style=" font-weight:bold;">mapper_reg2_1_s1/Q</td>
</tr>
<tr>
<td>433.078</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>n343_s7/I0</td>
</tr>
<tr>
<td>434.177</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">n343_s7/F</td>
</tr>
<tr>
<td>434.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>n343_s5/I1</td>
</tr>
<tr>
<td>434.326</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td style=" background: #97FFFF;">n343_s5/O</td>
</tr>
<tr>
<td>434.341</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">psram_addr_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.555</td>
<td>430.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>430.799</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>psram_addr_15_s0/CLK</td>
</tr>
<tr>
<td>430.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_addr_15_s0</td>
</tr>
<tr>
<td>430.369</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>psram_addr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.248, 58.318%; route: 0.434, 20.264%; tC2Q: 0.458, 21.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>434.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>430.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapper_reg0_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_addr_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.000</td>
<td>430.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>432.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>mapper_reg0_7_s1/G</td>
</tr>
<tr>
<td>432.659</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td style=" font-weight:bold;">mapper_reg0_7_s1/Q</td>
</tr>
<tr>
<td>433.078</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>n337_s6/I0</td>
</tr>
<tr>
<td>434.177</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">n337_s6/F</td>
</tr>
<tr>
<td>434.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>n337_s5/I0</td>
</tr>
<tr>
<td>434.326</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">n337_s5/O</td>
</tr>
<tr>
<td>434.341</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">psram_addr_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.555</td>
<td>430.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>430.799</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>psram_addr_21_s0/CLK</td>
</tr>
<tr>
<td>430.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_addr_21_s0</td>
</tr>
<tr>
<td>430.369</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>psram_addr_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.248, 58.318%; route: 0.434, 20.264%; tC2Q: 0.458, 21.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.163</td>
<td>1.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>n294_s5/I1</td>
</tr>
<tr>
<td>71.965</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">n294_s5/F</td>
</tr>
<tr>
<td>73.502</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mapper_reg3_2_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_2_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mapper_reg3_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 21.027%; route: 2.554, 66.956%; tC2Q: 0.458, 12.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.163</td>
<td>1.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>n294_s5/I1</td>
</tr>
<tr>
<td>71.965</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">n294_s5/F</td>
</tr>
<tr>
<td>73.502</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">mapper_reg3_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>mapper_reg3_3_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_3_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>mapper_reg3_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 21.027%; route: 2.554, 66.956%; tC2Q: 0.458, 12.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.771</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.987</td>
<td>1.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>n133_s6/I1</td>
</tr>
<tr>
<td>73.086</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" background: #97FFFF;">n133_s6/F</td>
</tr>
<tr>
<td>73.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" font-weight:bold;">mapper_reg3_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>mapper_reg3_0_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_0_s1</td>
</tr>
<tr>
<td>71.771</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>mapper_reg3_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 32.346%; route: 1.840, 54.165%; tC2Q: 0.458, 13.490%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.771</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.987</td>
<td>1.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>n132_s6/I1</td>
</tr>
<tr>
<td>73.086</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" background: #97FFFF;">n132_s6/F</td>
</tr>
<tr>
<td>73.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>mapper_reg3_1_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_1_s1</td>
</tr>
<tr>
<td>71.771</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>mapper_reg3_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 32.346%; route: 1.840, 54.165%; tC2Q: 0.458, 13.490%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.294</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.771</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.966</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>n135_s6/I1</td>
</tr>
<tr>
<td>73.065</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">n135_s6/F</td>
</tr>
<tr>
<td>73.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg2_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>mapper_reg2_6_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_6_s1</td>
</tr>
<tr>
<td>71.771</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>mapper_reg2_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 32.546%; route: 1.819, 53.881%; tC2Q: 0.458, 13.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.294</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.771</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.966</td>
<td>1.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>n134_s6/I1</td>
</tr>
<tr>
<td>73.065</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">n134_s6/F</td>
</tr>
<tr>
<td>73.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td style=" font-weight:bold;">mapper_reg2_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>mapper_reg2_7_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_7_s1</td>
</tr>
<tr>
<td>71.771</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>mapper_reg2_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 32.546%; route: 1.819, 53.881%; tC2Q: 0.458, 13.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.043</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.771</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.992</td>
<td>1.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td>n128_s6/I1</td>
</tr>
<tr>
<td>72.814</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td style=" background: #97FFFF;">n128_s6/F</td>
</tr>
<tr>
<td>72.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td style=" font-weight:bold;">mapper_reg3_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td>mapper_reg3_5_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_5_s1</td>
</tr>
<tr>
<td>71.771</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[1][B]</td>
<td>mapper_reg3_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 26.302%; route: 1.845, 59.032%; tC2Q: 0.458, 14.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.163</td>
<td>1.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>n294_s5/I1</td>
</tr>
<tr>
<td>71.965</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">n294_s5/F</td>
</tr>
<tr>
<td>73.135</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">mapper_reg3_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>mapper_reg3_6_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_6_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>mapper_reg3_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 23.270%; route: 2.186, 63.432%; tC2Q: 0.458, 13.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.163</td>
<td>1.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>n294_s5/I1</td>
</tr>
<tr>
<td>71.965</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">n294_s5/F</td>
</tr>
<tr>
<td>73.135</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td style=" font-weight:bold;">mapper_reg3_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td>mapper_reg3_7_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_7_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[1][B]</td>
<td>mapper_reg3_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 23.270%; route: 2.186, 63.432%; tC2Q: 0.458, 13.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.163</td>
<td>1.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>n246_s5/I1</td>
</tr>
<tr>
<td>71.965</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">n246_s5/F</td>
</tr>
<tr>
<td>73.099</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">mapper_reg1_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>mapper_reg1_0_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_0_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>mapper_reg1_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 23.514%; route: 2.150, 63.049%; tC2Q: 0.458, 13.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.163</td>
<td>1.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>n246_s5/I1</td>
</tr>
<tr>
<td>71.965</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">n246_s5/F</td>
</tr>
<tr>
<td>73.099</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">mapper_reg1_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>mapper_reg1_2_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_2_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>mapper_reg1_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 23.514%; route: 2.150, 63.049%; tC2Q: 0.458, 13.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.163</td>
<td>1.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>n246_s5/I1</td>
</tr>
<tr>
<td>71.965</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">n246_s5/F</td>
</tr>
<tr>
<td>73.099</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" font-weight:bold;">mapper_reg1_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>mapper_reg1_3_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_3_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>mapper_reg1_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 23.514%; route: 2.150, 63.049%; tC2Q: 0.458, 13.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.163</td>
<td>1.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>n246_s5/I1</td>
</tr>
<tr>
<td>71.965</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">n246_s5/F</td>
</tr>
<tr>
<td>73.099</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" font-weight:bold;">mapper_reg1_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>mapper_reg1_5_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_5_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>mapper_reg1_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 23.514%; route: 2.150, 63.049%; tC2Q: 0.458, 13.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.163</td>
<td>1.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>n270_s5/I0</td>
</tr>
<tr>
<td>71.965</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">n270_s5/F</td>
</tr>
<tr>
<td>73.092</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td style=" font-weight:bold;">mapper_reg2_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>mapper_reg2_1_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_1_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>mapper_reg2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 23.564%; route: 2.143, 62.969%; tC2Q: 0.458, 13.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.163</td>
<td>1.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>n246_s5/I1</td>
</tr>
<tr>
<td>71.965</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">n246_s5/F</td>
</tr>
<tr>
<td>73.092</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">mapper_reg1_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>mapper_reg1_6_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_6_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>mapper_reg1_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 23.564%; route: 2.143, 62.969%; tC2Q: 0.458, 13.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.163</td>
<td>1.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>n246_s5/I1</td>
</tr>
<tr>
<td>71.965</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">n246_s5/F</td>
</tr>
<tr>
<td>73.092</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">mapper_reg1_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>mapper_reg1_7_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_7_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>mapper_reg1_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 23.564%; route: 2.143, 62.969%; tC2Q: 0.458, 13.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.163</td>
<td>1.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>n294_s5/I1</td>
</tr>
<tr>
<td>71.965</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">n294_s5/F</td>
</tr>
<tr>
<td>73.088</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">mapper_reg3_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>mapper_reg3_4_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_4_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>mapper_reg3_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 23.591%; route: 2.139, 62.927%; tC2Q: 0.458, 13.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_4/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td>denoise8_4/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C28[2][A]</td>
<td style=" font-weight:bold;">denoise8_4/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.786</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>n141_s6/I2</td>
</tr>
<tr>
<td>251.158</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" background: #97FFFF;">n141_s6/F</td>
</tr>
<tr>
<td>251.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" font-weight:bold;">mapper_reg2_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>mapper_reg2_0_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_0_s1</td>
</tr>
<tr>
<td>251.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>mapper_reg2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.201%; route: 0.268, 27.569%; tC2Q: 0.333, 34.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.797</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td>n155_s5/I0</td>
</tr>
<tr>
<td>251.169</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td style=" background: #97FFFF;">n155_s5/F</td>
</tr>
<tr>
<td>251.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td style=" font-weight:bold;">mapper_reg0_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td>mapper_reg0_2_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_2_s1</td>
</tr>
<tr>
<td>251.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[2][A]</td>
<td>mapper_reg0_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 37.772%; route: 0.280, 28.381%; tC2Q: 0.333, 33.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.797</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n154_s5/I0</td>
</tr>
<tr>
<td>251.169</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n154_s5/F</td>
</tr>
<tr>
<td>251.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td style=" font-weight:bold;">mapper_reg0_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>mapper_reg0_3_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_3_s1</td>
</tr>
<tr>
<td>251.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>mapper_reg0_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 37.772%; route: 0.280, 28.381%; tC2Q: 0.333, 33.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.797</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>n153_s5/I0</td>
</tr>
<tr>
<td>251.169</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" background: #97FFFF;">n153_s5/F</td>
</tr>
<tr>
<td>251.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">mapper_reg0_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>mapper_reg0_4_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_4_s1</td>
</tr>
<tr>
<td>251.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>mapper_reg0_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 37.772%; route: 0.280, 28.381%; tC2Q: 0.333, 33.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_4/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td>denoise8_4/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C28[2][A]</td>
<td style=" font-weight:bold;">denoise8_4/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>n149_s5/I2</td>
</tr>
<tr>
<td>251.315</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n149_s5/F</td>
</tr>
<tr>
<td>251.315</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">mapper_reg1_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>mapper_reg1_0_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_0_s1</td>
</tr>
<tr>
<td>251.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>mapper_reg1_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 49.192%; route: 0.241, 21.317%; tC2Q: 0.333, 29.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.072</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>n131_s6/I0</td>
</tr>
<tr>
<td>251.444</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">n131_s6/F</td>
</tr>
<tr>
<td>251.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mapper_reg3_2_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_2_s1</td>
</tr>
<tr>
<td>251.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mapper_reg3_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.527%; route: 0.555, 44.014%; tC2Q: 0.333, 26.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.072</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>n130_s6/I0</td>
</tr>
<tr>
<td>251.444</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">n130_s6/F</td>
</tr>
<tr>
<td>251.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">mapper_reg3_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>mapper_reg3_3_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_3_s1</td>
</tr>
<tr>
<td>251.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>mapper_reg3_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.527%; route: 0.555, 44.014%; tC2Q: 0.333, 26.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.075</td>
<td>0.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>n139_s6/I0</td>
</tr>
<tr>
<td>251.447</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td style=" background: #97FFFF;">n139_s6/F</td>
</tr>
<tr>
<td>251.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td style=" font-weight:bold;">mapper_reg2_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>mapper_reg2_2_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_2_s1</td>
</tr>
<tr>
<td>251.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>mapper_reg2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.460%; route: 0.557, 44.142%; tC2Q: 0.333, 26.398%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.075</td>
<td>0.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>n138_s6/I0</td>
</tr>
<tr>
<td>251.447</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" background: #97FFFF;">n138_s6/F</td>
</tr>
<tr>
<td>251.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" font-weight:bold;">mapper_reg2_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>mapper_reg2_3_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_3_s1</td>
</tr>
<tr>
<td>251.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>mapper_reg2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.460%; route: 0.557, 44.142%; tC2Q: 0.333, 26.398%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.098</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>n136_s6/I1</td>
</tr>
<tr>
<td>251.470</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">n136_s6/F</td>
</tr>
<tr>
<td>251.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">mapper_reg2_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>mapper_reg2_5_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_5_s1</td>
</tr>
<tr>
<td>251.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>mapper_reg2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.933%; route: 0.580, 45.141%; tC2Q: 0.333, 25.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.099</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>n145_s5/I0</td>
</tr>
<tr>
<td>251.471</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n145_s5/F</td>
</tr>
<tr>
<td>251.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">mapper_reg1_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>mapper_reg1_4_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_4_s1</td>
</tr>
<tr>
<td>251.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>mapper_reg1_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.900%; route: 0.582, 45.203%; tC2Q: 0.333, 25.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.102</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>n137_s6/I1</td>
</tr>
<tr>
<td>251.474</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td style=" background: #97FFFF;">n137_s6/F</td>
</tr>
<tr>
<td>251.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td style=" font-weight:bold;">mapper_reg2_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>mapper_reg2_4_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_4_s1</td>
</tr>
<tr>
<td>251.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>mapper_reg2_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.849%; route: 0.584, 45.301%; tC2Q: 0.333, 25.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.102</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>n151_s5/I0</td>
</tr>
<tr>
<td>251.474</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" background: #97FFFF;">n151_s5/F</td>
</tr>
<tr>
<td>251.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg0_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>mapper_reg0_6_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_6_s1</td>
</tr>
<tr>
<td>251.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>mapper_reg0_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.849%; route: 0.584, 45.301%; tC2Q: 0.333, 25.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_4/denoise_8[5].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>denoise8_4/denoise_8[5].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">denoise8_4/denoise_8[5].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.762</td>
<td>0.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td>n152_s5/I2</td>
</tr>
<tr>
<td>251.486</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">n152_s5/F</td>
</tr>
<tr>
<td>251.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" font-weight:bold;">mapper_reg0_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td>mapper_reg0_5_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_5_s1</td>
</tr>
<tr>
<td>251.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C28[0][B]</td>
<td>mapper_reg0_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 55.604%; route: 0.245, 18.796%; tC2Q: 0.333, 25.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.114</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>n147_s5/I0</td>
</tr>
<tr>
<td>251.486</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n147_s5/F</td>
</tr>
<tr>
<td>251.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">mapper_reg1_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>mapper_reg1_2_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_2_s1</td>
</tr>
<tr>
<td>251.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>mapper_reg1_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.567%; route: 0.597, 45.834%; tC2Q: 0.333, 25.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.114</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>n146_s5/I0</td>
</tr>
<tr>
<td>251.486</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">n146_s5/F</td>
</tr>
<tr>
<td>251.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" font-weight:bold;">mapper_reg1_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>mapper_reg1_3_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_3_s1</td>
</tr>
<tr>
<td>251.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>mapper_reg1_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.567%; route: 0.597, 45.834%; tC2Q: 0.333, 25.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.114</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>n144_s5/I0</td>
</tr>
<tr>
<td>251.486</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>251.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" font-weight:bold;">mapper_reg1_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>mapper_reg1_5_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_5_s1</td>
</tr>
<tr>
<td>251.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>mapper_reg1_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.567%; route: 0.597, 45.834%; tC2Q: 0.333, 25.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.103</td>
<td>0.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>n150_s5/I0</td>
</tr>
<tr>
<td>251.659</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td style=" background: #97FFFF;">n150_s5/F</td>
</tr>
<tr>
<td>251.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td style=" font-weight:bold;">mapper_reg0_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>mapper_reg0_7_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_7_s1</td>
</tr>
<tr>
<td>251.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>mapper_reg0_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 37.713%; route: 0.585, 39.678%; tC2Q: 0.333, 22.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.103</td>
<td>0.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>n129_s6/I0</td>
</tr>
<tr>
<td>251.659</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" background: #97FFFF;">n129_s6/F</td>
</tr>
<tr>
<td>251.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">mapper_reg3_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>mapper_reg3_4_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_4_s1</td>
</tr>
<tr>
<td>251.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>mapper_reg3_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 37.713%; route: 0.585, 39.678%; tC2Q: 0.333, 22.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_4/denoise_8[6].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[2][A]</td>
<td>denoise8_4/denoise_8[6].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C32[2][A]</td>
<td style=" font-weight:bold;">denoise8_4/denoise_8[6].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.291</td>
<td>0.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>n127_s6/I2</td>
</tr>
<tr>
<td>251.663</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" background: #97FFFF;">n127_s6/F</td>
</tr>
<tr>
<td>251.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">mapper_reg3_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>mapper_reg3_6_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_6_s1</td>
</tr>
<tr>
<td>251.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>mapper_reg3_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 25.152%; route: 0.774, 52.309%; tC2Q: 0.333, 22.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_4/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>denoise8_4/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C22[1][A]</td>
<td style=" font-weight:bold;">denoise8_4/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.114</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>n132_s6/I2</td>
</tr>
<tr>
<td>251.670</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" background: #97FFFF;">n132_s6/F</td>
</tr>
<tr>
<td>251.670</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>mapper_reg3_1_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_1_s1</td>
</tr>
<tr>
<td>251.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>mapper_reg3_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 37.426%; route: 0.596, 40.137%; tC2Q: 0.333, 22.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.371</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>n156_s5/I0</td>
</tr>
<tr>
<td>251.743</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">n156_s5/F</td>
</tr>
<tr>
<td>251.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" font-weight:bold;">mapper_reg0_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>mapper_reg0_1_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_1_s1</td>
</tr>
<tr>
<td>251.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>mapper_reg0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 23.870%; route: 0.853, 54.741%; tC2Q: 0.333, 21.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.371</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>n148_s5/I0</td>
</tr>
<tr>
<td>251.743</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">n148_s5/F</td>
</tr>
<tr>
<td>251.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" font-weight:bold;">mapper_reg1_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>mapper_reg1_1_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_1_s1</td>
</tr>
<tr>
<td>251.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>mapper_reg1_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 23.870%; route: 0.853, 54.741%; tC2Q: 0.333, 21.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.374</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>n140_s6/I0</td>
</tr>
<tr>
<td>251.746</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">n140_s6/F</td>
</tr>
<tr>
<td>251.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td style=" font-weight:bold;">mapper_reg2_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>mapper_reg2_1_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_1_s1</td>
</tr>
<tr>
<td>251.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>mapper_reg2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 23.818%; route: 0.856, 54.839%; tC2Q: 0.333, 21.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.386</td>
<td>0.868</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>n157_s5/I0</td>
</tr>
<tr>
<td>251.758</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">n157_s5/F</td>
</tr>
<tr>
<td>251.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" font-weight:bold;">mapper_reg0_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>mapper_reg0_0_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_0_s1</td>
</tr>
<tr>
<td>251.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>mapper_reg0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 23.643%; route: 0.868, 55.172%; tC2Q: 0.333, 21.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>75.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>75.235</td>
<td>5.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" font-weight:bold;">mapper_reg0_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>mapper_reg0_1_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_1_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>mapper_reg0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.089, 91.737%; tC2Q: 0.458, 8.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>75.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>75.235</td>
<td>5.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" font-weight:bold;">mapper_reg3_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>mapper_reg3_0_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_0_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>mapper_reg3_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.089, 91.737%; tC2Q: 0.458, 8.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>75.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>75.235</td>
<td>5.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>mapper_reg3_1_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_1_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>mapper_reg3_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.089, 91.737%; tC2Q: 0.458, 8.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>75.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>75.235</td>
<td>5.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td style=" font-weight:bold;">mapper_reg3_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td>mapper_reg3_5_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_5_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[1][B]</td>
<td>mapper_reg3_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.089, 91.737%; tC2Q: 0.458, 8.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>75.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>75.235</td>
<td>5.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" font-weight:bold;">mapper_reg1_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>mapper_reg1_1_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_1_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>mapper_reg1_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.089, 91.737%; tC2Q: 0.458, 8.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>74.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>74.751</td>
<td>4.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td style=" font-weight:bold;">mapper_reg2_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>mapper_reg2_1_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_1_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>mapper_reg2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.604, 90.946%; tC2Q: 0.458, 9.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>74.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>74.751</td>
<td>4.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" font-weight:bold;">mapper_reg0_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>mapper_reg0_0_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_0_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>mapper_reg0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.604, 90.946%; tC2Q: 0.458, 9.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>74.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>74.751</td>
<td>4.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" font-weight:bold;">mapper_reg0_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td>mapper_reg0_5_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_5_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[0][B]</td>
<td>mapper_reg0_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.604, 90.946%; tC2Q: 0.458, 9.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>74.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>74.261</td>
<td>4.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">mapper_reg1_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>mapper_reg1_0_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_0_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>mapper_reg1_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.115, 89.978%; tC2Q: 0.458, 10.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>74.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>74.261</td>
<td>4.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">mapper_reg1_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>mapper_reg1_2_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_2_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>mapper_reg1_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.115, 89.978%; tC2Q: 0.458, 10.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>74.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>74.261</td>
<td>4.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" font-weight:bold;">mapper_reg1_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>mapper_reg1_3_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_3_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>mapper_reg1_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.115, 89.978%; tC2Q: 0.458, 10.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>74.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>74.261</td>
<td>4.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" font-weight:bold;">mapper_reg1_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>mapper_reg1_5_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_5_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>mapper_reg1_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.115, 89.978%; tC2Q: 0.458, 10.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.957</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td style=" font-weight:bold;">mapper_reg2_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>mapper_reg2_2_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_2_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>mapper_reg2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.810, 79.798%; tC2Q: 0.458, 20.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.957</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" font-weight:bold;">mapper_reg2_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>mapper_reg2_3_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_3_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>mapper_reg2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.810, 79.798%; tC2Q: 0.458, 20.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.482</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">mapper_reg3_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>mapper_reg3_6_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_6_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>mapper_reg3_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.336, 74.452%; tC2Q: 0.458, 25.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.482</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td style=" font-weight:bold;">mapper_reg3_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td>mapper_reg3_7_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_7_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[1][B]</td>
<td>mapper_reg3_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.336, 74.452%; tC2Q: 0.458, 25.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.482</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg2_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>mapper_reg2_6_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_6_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>mapper_reg2_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.336, 74.452%; tC2Q: 0.458, 25.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.482</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td style=" font-weight:bold;">mapper_reg2_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>mapper_reg2_7_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_7_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>mapper_reg2_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.336, 74.452%; tC2Q: 0.458, 25.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.468</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">mapper_reg1_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>mapper_reg1_6_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_6_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>mapper_reg1_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.321, 74.246%; tC2Q: 0.458, 25.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.468</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">mapper_reg1_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>mapper_reg1_7_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_7_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>mapper_reg1_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.321, 74.246%; tC2Q: 0.458, 25.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.463</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mapper_reg3_2_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_2_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mapper_reg3_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 74.180%; tC2Q: 0.458, 25.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.463</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">mapper_reg3_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>mapper_reg3_3_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_3_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>mapper_reg3_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 74.180%; tC2Q: 0.458, 25.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.463</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">mapper_reg1_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>mapper_reg1_4_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_4_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>mapper_reg1_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 74.180%; tC2Q: 0.458, 25.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.003</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td style=" font-weight:bold;">mapper_reg0_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>mapper_reg0_7_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_7_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>mapper_reg0_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 65.139%; tC2Q: 0.458, 34.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.003</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">mapper_reg3_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>72.201</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>mapper_reg3_4_s1/G</td>
</tr>
<tr>
<td>72.171</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_4_s1</td>
</tr>
<tr>
<td>72.127</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>mapper_reg3_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 65.139%; tC2Q: 0.458, 34.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.201, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.020</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" font-weight:bold;">mapper_reg2_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>mapper_reg2_0_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_0_s1</td>
</tr>
<tr>
<td>251.659</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>mapper_reg2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.503, 60.120%; tC2Q: 0.333, 39.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.020</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">mapper_reg2_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>mapper_reg2_5_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_5_s1</td>
</tr>
<tr>
<td>251.659</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>mapper_reg2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.503, 60.120%; tC2Q: 0.333, 39.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.030</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td style=" font-weight:bold;">mapper_reg0_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td>mapper_reg0_2_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_2_s1</td>
</tr>
<tr>
<td>251.659</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[2][A]</td>
<td>mapper_reg0_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.512, 60.590%; tC2Q: 0.333, 39.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.030</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td style=" font-weight:bold;">mapper_reg0_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>mapper_reg0_3_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_3_s1</td>
</tr>
<tr>
<td>251.659</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>mapper_reg0_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.512, 60.590%; tC2Q: 0.333, 39.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.030</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">mapper_reg0_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>mapper_reg0_4_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_4_s1</td>
</tr>
<tr>
<td>251.659</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>mapper_reg0_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.512, 60.590%; tC2Q: 0.333, 39.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.040</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td style=" font-weight:bold;">mapper_reg0_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>mapper_reg0_7_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_7_s1</td>
</tr>
<tr>
<td>251.659</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>mapper_reg0_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.522, 61.048%; tC2Q: 0.333, 38.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.040</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">mapper_reg3_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>mapper_reg3_4_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_4_s1</td>
</tr>
<tr>
<td>251.659</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>mapper_reg3_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.522, 61.048%; tC2Q: 0.333, 38.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.040</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td style=" font-weight:bold;">mapper_reg2_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>mapper_reg2_4_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_4_s1</td>
</tr>
<tr>
<td>251.659</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>mapper_reg2_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.522, 61.048%; tC2Q: 0.333, 38.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.040</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg0_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>mapper_reg0_6_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_6_s1</td>
</tr>
<tr>
<td>251.659</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>mapper_reg0_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.522, 61.048%; tC2Q: 0.333, 38.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.288</td>
<td>0.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mapper_reg3_2_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_2_s1</td>
</tr>
<tr>
<td>251.659</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mapper_reg3_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.770, 69.789%; tC2Q: 0.333, 30.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.288</td>
<td>0.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">mapper_reg3_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>mapper_reg3_3_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_3_s1</td>
</tr>
<tr>
<td>251.659</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>mapper_reg3_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.770, 69.789%; tC2Q: 0.333, 30.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.288</td>
<td>0.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">mapper_reg1_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>mapper_reg1_4_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_4_s1</td>
</tr>
<tr>
<td>251.659</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>mapper_reg1_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.770, 69.789%; tC2Q: 0.333, 30.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.291</td>
<td>0.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">mapper_reg1_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>mapper_reg1_6_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_6_s1</td>
</tr>
<tr>
<td>251.659</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>mapper_reg1_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.774, 69.891%; tC2Q: 0.333, 30.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.291</td>
<td>0.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">mapper_reg1_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>mapper_reg1_7_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_7_s1</td>
</tr>
<tr>
<td>251.659</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>mapper_reg1_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.774, 69.891%; tC2Q: 0.333, 30.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.301</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">mapper_reg3_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>mapper_reg3_6_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_6_s1</td>
</tr>
<tr>
<td>251.659</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>mapper_reg3_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.784, 70.159%; tC2Q: 0.333, 29.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.301</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td style=" font-weight:bold;">mapper_reg3_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td>mapper_reg3_7_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_7_s1</td>
</tr>
<tr>
<td>251.659</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[1][B]</td>
<td>mapper_reg3_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.784, 70.159%; tC2Q: 0.333, 29.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.301</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg2_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>mapper_reg2_6_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_6_s1</td>
</tr>
<tr>
<td>251.659</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>mapper_reg2_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.784, 70.159%; tC2Q: 0.333, 29.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.301</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td style=" font-weight:bold;">mapper_reg2_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>mapper_reg2_7_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_7_s1</td>
</tr>
<tr>
<td>251.659</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>mapper_reg2_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.784, 70.159%; tC2Q: 0.333, 29.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.559</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td style=" font-weight:bold;">mapper_reg2_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>mapper_reg2_2_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_2_s1</td>
</tr>
<tr>
<td>251.659</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>mapper_reg2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 75.750%; tC2Q: 0.333, 24.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.559</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" font-weight:bold;">mapper_reg2_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>mapper_reg2_3_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_3_s1</td>
</tr>
<tr>
<td>251.659</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>mapper_reg2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 75.750%; tC2Q: 0.333, 24.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>252.756</td>
<td>2.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">mapper_reg1_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>mapper_reg1_0_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_0_s1</td>
</tr>
<tr>
<td>251.659</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>mapper_reg1_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.238, 87.037%; tC2Q: 0.333, 12.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>252.756</td>
<td>2.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">mapper_reg1_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>mapper_reg1_2_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_2_s1</td>
</tr>
<tr>
<td>251.659</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>mapper_reg1_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.238, 87.037%; tC2Q: 0.333, 12.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>252.756</td>
<td>2.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" font-weight:bold;">mapper_reg1_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>mapper_reg1_3_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_3_s1</td>
</tr>
<tr>
<td>251.659</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>mapper_reg1_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.238, 87.037%; tC2Q: 0.333, 12.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>252.756</td>
<td>2.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" font-weight:bold;">mapper_reg1_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>mapper_reg1_5_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_5_s1</td>
</tr>
<tr>
<td>251.659</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>mapper_reg1_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.238, 87.037%; tC2Q: 0.333, 12.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>253.023</td>
<td>2.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td style=" font-weight:bold;">mapper_reg2_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C31[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.614</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>mapper_reg2_1_s1/G</td>
</tr>
<tr>
<td>251.644</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_1_s1</td>
</tr>
<tr>
<td>251.659</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>mapper_reg2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.506, 88.258%; tC2Q: 0.333, 11.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.614, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram_read_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>psram_read_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>psram_read_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bus_data_reverse_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>bus_data_reverse_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>bus_data_reverse_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram_addr_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>psram_addr_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>psram_addr_21_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram_addr_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>psram_addr_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>psram_addr_20_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram_addr_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>psram_addr_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>psram_addr_19_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fsm_addr_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>fsm_addr_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>fsm_addr_11_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>denoise8_2/denoise_8[2].denoise8/data_prev_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>denoise8_2/denoise_8[2].denoise8/data_prev_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>denoise8_2/denoise_8[2].denoise8/data_prev_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pram1/dout_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>pram1/dout_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>pram1/dout_14_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pram1/dout_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>pram1/dout_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>pram1/dout_15_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>denoise8_2/denoise_8[2].denoise8/data_out_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>denoise8_2/denoise_8[2].denoise8/data_out_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>denoise8_2/denoise_8[2].denoise8/data_out_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>288</td>
<td>clk_72m</td>
<td>-3.108</td>
<td>0.262</td>
</tr>
<tr>
<td>63</td>
<td>control_bus_31[3]</td>
<td>0.007</td>
<td>3.765</td>
</tr>
<tr>
<td>37</td>
<td>bus_addr[0]</td>
<td>-1.375</td>
<td>2.115</td>
</tr>
<tr>
<td>37</td>
<td>bus_addr_29[1]</td>
<td>-1.294</td>
<td>1.840</td>
</tr>
<tr>
<td>32</td>
<td>mapper_reg_write</td>
<td>-4.564</td>
<td>2.201</td>
</tr>
<tr>
<td>31</td>
<td>n1293_5</td>
<td>5.802</td>
<td>1.387</td>
</tr>
<tr>
<td>30</td>
<td>n1075_5</td>
<td>7.649</td>
<td>1.514</td>
</tr>
<tr>
<td>27</td>
<td>ex_clk_27m_d</td>
<td>31.144</td>
<td>0.262</td>
</tr>
<tr>
<td>26</td>
<td>n7_6</td>
<td>32.090</td>
<td>3.119</td>
</tr>
<tr>
<td>24</td>
<td>fsm_addr_15_6</td>
<td>8.122</td>
<td>1.349</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C16</td>
<td>83.33%</td>
</tr>
<tr>
<td>R13C20</td>
<td>81.94%</td>
</tr>
<tr>
<td>R15C15</td>
<td>77.78%</td>
</tr>
<tr>
<td>R13C21</td>
<td>77.78%</td>
</tr>
<tr>
<td>R14C24</td>
<td>77.78%</td>
</tr>
<tr>
<td>R14C13</td>
<td>77.78%</td>
</tr>
<tr>
<td>R14C22</td>
<td>77.78%</td>
</tr>
<tr>
<td>R16C35</td>
<td>77.78%</td>
</tr>
<tr>
<td>R16C36</td>
<td>77.78%</td>
</tr>
<tr>
<td>R14C18</td>
<td>76.39%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_27m -period 37.037 -waveform {0 18.518} [get_ports {ex_clk_27m}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clock_72m -source [get_ports {ex_clk_27m}] -master_clock clock_27m -multiply_by 8 -divide_by 3 [get_nets {clk_72m}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
