Classic Timing Analyzer report for newcounter
Fri Apr 30 15:16:37 2021
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. Clock Setup: 'load'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                       ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------+----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.487 ns                                       ; d0                         ; 74161:inst|f74161:sub|9    ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 13.608 ns                                      ; 74161:inst4|f74161:sub|110 ; q7                         ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 5.513 ns                                       ; d4                         ; 74161:inst4|f74161:sub|9   ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 256.61 MHz ( period = 3.897 ns )               ; 74161:inst4|f74161:sub|9   ; 74161:inst4|f74161:sub|110 ; clk        ; clk      ; 0            ;
; Clock Setup: 'load'          ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst4|f74161:sub|9   ; 74161:inst4|f74161:sub|110 ; load       ; load     ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; 74161:inst4|f74161:sub|9   ; 74161:inst4|f74161:sub|9   ; clk        ; clk      ; 10           ;
; Total number of failed paths ;                                          ;               ;                                                ;                            ;                            ;            ;          ; 10           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------+----------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; load            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                           ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 256.61 MHz ( period = 3.897 ns )               ; 74161:inst4|f74161:sub|9   ; 74161:inst4|f74161:sub|110 ; clk        ; clk      ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; 257.73 MHz ( period = 3.880 ns )               ; 74161:inst4|f74161:sub|9   ; 74161:inst4|f74161:sub|99  ; clk        ; clk      ; None                        ; None                      ; 1.740 ns                ;
; N/A   ; 274.95 MHz ( period = 3.637 ns )               ; 74161:inst4|f74161:sub|99  ; 74161:inst4|f74161:sub|110 ; clk        ; clk      ; None                        ; None                      ; 1.497 ns                ;
; N/A   ; 287.11 MHz ( period = 3.483 ns )               ; 74161:inst4|f74161:sub|87  ; 74161:inst4|f74161:sub|110 ; clk        ; clk      ; None                        ; None                      ; 1.343 ns                ;
; N/A   ; 288.35 MHz ( period = 3.468 ns )               ; 74161:inst4|f74161:sub|87  ; 74161:inst4|f74161:sub|99  ; clk        ; clk      ; None                        ; None                      ; 1.328 ns                ;
; N/A   ; 340.95 MHz ( period = 2.933 ns )               ; 74161:inst4|f74161:sub|9   ; 74161:inst4|f74161:sub|87  ; clk        ; clk      ; None                        ; None                      ; 0.793 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst4|f74161:sub|9   ; 74161:inst4|f74161:sub|9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst4|f74161:sub|87  ; 74161:inst4|f74161:sub|87  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst4|f74161:sub|99  ; 74161:inst4|f74161:sub|99  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst4|f74161:sub|110 ; 74161:inst4|f74161:sub|110 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|9    ; 74161:inst|f74161:sub|99   ; clk        ; clk      ; None                        ; None                      ; 1.810 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|87   ; 74161:inst|f74161:sub|110  ; clk        ; clk      ; None                        ; None                      ; 1.739 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|87   ; 74161:inst|f74161:sub|99   ; clk        ; clk      ; None                        ; None                      ; 1.646 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|9    ; 74161:inst|f74161:sub|87   ; clk        ; clk      ; None                        ; None                      ; 1.522 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|9    ; 74161:inst|f74161:sub|110  ; clk        ; clk      ; None                        ; None                      ; 1.516 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|99   ; 74161:inst|f74161:sub|110  ; clk        ; clk      ; None                        ; None                      ; 1.340 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|9    ; 74161:inst|f74161:sub|9    ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|87   ; 74161:inst|f74161:sub|87   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|99   ; 74161:inst|f74161:sub|99   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|110  ; 74161:inst|f74161:sub|110  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'load'                                                                                                                                                                                                          ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst4|f74161:sub|9   ; 74161:inst4|f74161:sub|110 ; load       ; load     ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst4|f74161:sub|9   ; 74161:inst4|f74161:sub|99  ; load       ; load     ; None                        ; None                      ; 1.740 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst4|f74161:sub|99  ; 74161:inst4|f74161:sub|110 ; load       ; load     ; None                        ; None                      ; 1.497 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst4|f74161:sub|87  ; 74161:inst4|f74161:sub|110 ; load       ; load     ; None                        ; None                      ; 1.343 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst4|f74161:sub|87  ; 74161:inst4|f74161:sub|99  ; load       ; load     ; None                        ; None                      ; 1.328 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst4|f74161:sub|9   ; 74161:inst4|f74161:sub|87  ; load       ; load     ; None                        ; None                      ; 0.793 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst4|f74161:sub|9   ; 74161:inst4|f74161:sub|9   ; load       ; load     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst4|f74161:sub|87  ; 74161:inst4|f74161:sub|87  ; load       ; load     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst4|f74161:sub|99  ; 74161:inst4|f74161:sub|99  ; load       ; load     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst4|f74161:sub|110 ; 74161:inst4|f74161:sub|110 ; load       ; load     ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                               ;
+------------------------------------------+----------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                       ; To                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 74161:inst4|f74161:sub|9   ; 74161:inst4|f74161:sub|9   ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74161:inst4|f74161:sub|87  ; 74161:inst4|f74161:sub|87  ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74161:inst4|f74161:sub|99  ; 74161:inst4|f74161:sub|99  ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74161:inst4|f74161:sub|110 ; 74161:inst4|f74161:sub|110 ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74161:inst4|f74161:sub|9   ; 74161:inst4|f74161:sub|87  ; clk        ; clk      ; None                       ; None                       ; 0.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74161:inst4|f74161:sub|87  ; 74161:inst4|f74161:sub|99  ; clk        ; clk      ; None                       ; None                       ; 1.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74161:inst4|f74161:sub|87  ; 74161:inst4|f74161:sub|110 ; clk        ; clk      ; None                       ; None                       ; 1.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74161:inst4|f74161:sub|99  ; 74161:inst4|f74161:sub|110 ; clk        ; clk      ; None                       ; None                       ; 1.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74161:inst4|f74161:sub|9   ; 74161:inst4|f74161:sub|99  ; clk        ; clk      ; None                       ; None                       ; 1.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74161:inst4|f74161:sub|9   ; 74161:inst4|f74161:sub|110 ; clk        ; clk      ; None                       ; None                       ; 1.757 ns                 ;
+------------------------------------------+----------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+------+----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                         ; To Clock ;
+-------+--------------+------------+------+----------------------------+----------+
; N/A   ; None         ; 5.487 ns   ; d0   ; 74161:inst|f74161:sub|9    ; clk      ;
; N/A   ; None         ; 5.178 ns   ; d2   ; 74161:inst|f74161:sub|99   ; clk      ;
; N/A   ; None         ; 4.994 ns   ; d1   ; 74161:inst|f74161:sub|87   ; clk      ;
; N/A   ; None         ; 4.039 ns   ; load ; 74161:inst|f74161:sub|99   ; clk      ;
; N/A   ; None         ; 4.018 ns   ; load ; 74161:inst|f74161:sub|87   ; clk      ;
; N/A   ; None         ; 4.015 ns   ; load ; 74161:inst|f74161:sub|110  ; clk      ;
; N/A   ; None         ; 3.591 ns   ; load ; 74161:inst|f74161:sub|9    ; clk      ;
; N/A   ; None         ; 3.387 ns   ; d6   ; 74161:inst4|f74161:sub|99  ; load     ;
; N/A   ; None         ; 2.925 ns   ; d6   ; 74161:inst4|f74161:sub|99  ; clk      ;
; N/A   ; None         ; 2.836 ns   ; d7   ; 74161:inst4|f74161:sub|110 ; load     ;
; N/A   ; None         ; 2.374 ns   ; d7   ; 74161:inst4|f74161:sub|110 ; clk      ;
; N/A   ; None         ; 1.429 ns   ; load ; 74161:inst4|f74161:sub|87  ; load     ;
; N/A   ; None         ; 1.428 ns   ; load ; 74161:inst4|f74161:sub|99  ; load     ;
; N/A   ; None         ; 1.428 ns   ; load ; 74161:inst4|f74161:sub|110 ; load     ;
; N/A   ; None         ; 1.406 ns   ; load ; 74161:inst4|f74161:sub|9   ; load     ;
; N/A   ; None         ; 0.967 ns   ; load ; 74161:inst4|f74161:sub|87  ; clk      ;
; N/A   ; None         ; 0.966 ns   ; load ; 74161:inst4|f74161:sub|99  ; clk      ;
; N/A   ; None         ; 0.966 ns   ; load ; 74161:inst4|f74161:sub|110 ; clk      ;
; N/A   ; None         ; 0.944 ns   ; load ; 74161:inst4|f74161:sub|9   ; clk      ;
; N/A   ; None         ; 0.175 ns   ; d3   ; 74161:inst|f74161:sub|110  ; clk      ;
; N/A   ; None         ; -2.461 ns  ; d5   ; 74161:inst4|f74161:sub|87  ; load     ;
; N/A   ; None         ; -2.909 ns  ; d4   ; 74161:inst4|f74161:sub|9   ; load     ;
; N/A   ; None         ; -2.923 ns  ; d5   ; 74161:inst4|f74161:sub|87  ; clk      ;
; N/A   ; None         ; -3.371 ns  ; d4   ; 74161:inst4|f74161:sub|9   ; clk      ;
+-------+--------------+------------+------+----------------------------+----------+


+----------------------------------------------------------------------------------+
; tco                                                                              ;
+-------+--------------+------------+----------------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To ; From Clock ;
+-------+--------------+------------+----------------------------+----+------------+
; N/A   ; None         ; 13.608 ns  ; 74161:inst4|f74161:sub|110 ; q7 ; clk        ;
; N/A   ; None         ; 12.832 ns  ; 74161:inst4|f74161:sub|99  ; q6 ; clk        ;
; N/A   ; None         ; 12.486 ns  ; 74161:inst4|f74161:sub|87  ; q5 ; clk        ;
; N/A   ; None         ; 12.482 ns  ; 74161:inst4|f74161:sub|9   ; q4 ; clk        ;
; N/A   ; None         ; 11.270 ns  ; 74161:inst4|f74161:sub|110 ; q7 ; load       ;
; N/A   ; None         ; 10.494 ns  ; 74161:inst4|f74161:sub|99  ; q6 ; load       ;
; N/A   ; None         ; 10.245 ns  ; 74161:inst|f74161:sub|87   ; q1 ; clk        ;
; N/A   ; None         ; 10.148 ns  ; 74161:inst4|f74161:sub|87  ; q5 ; load       ;
; N/A   ; None         ; 10.144 ns  ; 74161:inst4|f74161:sub|9   ; q4 ; load       ;
; N/A   ; None         ; 7.900 ns   ; 74161:inst|f74161:sub|99   ; q2 ; clk        ;
; N/A   ; None         ; 7.836 ns   ; 74161:inst|f74161:sub|9    ; q0 ; clk        ;
; N/A   ; None         ; 7.136 ns   ; 74161:inst|f74161:sub|110  ; q3 ; clk        ;
+-------+--------------+------------+----------------------------+----+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+------+----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                         ; To Clock ;
+---------------+-------------+-----------+------+----------------------------+----------+
; N/A           ; None        ; 5.513 ns  ; d4   ; 74161:inst4|f74161:sub|9   ; clk      ;
; N/A           ; None        ; 5.065 ns  ; d5   ; 74161:inst4|f74161:sub|87  ; clk      ;
; N/A           ; None        ; 3.175 ns  ; d4   ; 74161:inst4|f74161:sub|9   ; load     ;
; N/A           ; None        ; 2.727 ns  ; d5   ; 74161:inst4|f74161:sub|87  ; load     ;
; N/A           ; None        ; 1.198 ns  ; load ; 74161:inst4|f74161:sub|9   ; clk      ;
; N/A           ; None        ; 1.176 ns  ; load ; 74161:inst4|f74161:sub|99  ; clk      ;
; N/A           ; None        ; 1.176 ns  ; load ; 74161:inst4|f74161:sub|110 ; clk      ;
; N/A           ; None        ; 1.175 ns  ; load ; 74161:inst4|f74161:sub|87  ; clk      ;
; N/A           ; None        ; 0.091 ns  ; d3   ; 74161:inst|f74161:sub|110  ; clk      ;
; N/A           ; None        ; -0.232 ns ; d7   ; 74161:inst4|f74161:sub|110 ; clk      ;
; N/A           ; None        ; -0.783 ns ; d6   ; 74161:inst4|f74161:sub|99  ; clk      ;
; N/A           ; None        ; -1.140 ns ; load ; 74161:inst4|f74161:sub|9   ; load     ;
; N/A           ; None        ; -1.162 ns ; load ; 74161:inst4|f74161:sub|99  ; load     ;
; N/A           ; None        ; -1.162 ns ; load ; 74161:inst4|f74161:sub|110 ; load     ;
; N/A           ; None        ; -1.163 ns ; load ; 74161:inst4|f74161:sub|87  ; load     ;
; N/A           ; None        ; -2.570 ns ; d7   ; 74161:inst4|f74161:sub|110 ; load     ;
; N/A           ; None        ; -3.121 ns ; d6   ; 74161:inst4|f74161:sub|99  ; load     ;
; N/A           ; None        ; -3.325 ns ; load ; 74161:inst|f74161:sub|9    ; clk      ;
; N/A           ; None        ; -3.749 ns ; load ; 74161:inst|f74161:sub|110  ; clk      ;
; N/A           ; None        ; -3.752 ns ; load ; 74161:inst|f74161:sub|87   ; clk      ;
; N/A           ; None        ; -3.773 ns ; load ; 74161:inst|f74161:sub|99   ; clk      ;
; N/A           ; None        ; -4.728 ns ; d1   ; 74161:inst|f74161:sub|87   ; clk      ;
; N/A           ; None        ; -4.912 ns ; d2   ; 74161:inst|f74161:sub|99   ; clk      ;
; N/A           ; None        ; -5.221 ns ; d0   ; 74161:inst|f74161:sub|9    ; clk      ;
+---------------+-------------+-----------+------+----------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Fri Apr 30 15:16:36 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off newcounter -c newcounter --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "load" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst7" as buffer
    Info: Detected gated clock "74161:inst|f74161:sub|94" as buffer
    Info: Detected ripple clock "74161:inst|f74161:sub|110" as buffer
    Info: Detected ripple clock "74161:inst|f74161:sub|99" as buffer
    Info: Detected ripple clock "74161:inst|f74161:sub|87" as buffer
    Info: Detected ripple clock "74161:inst|f74161:sub|9" as buffer
Info: Clock "clk" has Internal fmax of 256.61 MHz between source register "74161:inst4|f74161:sub|9" and destination register "74161:inst4|f74161:sub|110" (period= 3.897 ns)
    Info: + Longest register to register delay is 1.757 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 5; REG Node = '74161:inst4|f74161:sub|9'
        Info: 2: + IC(0.484 ns) + CELL(0.589 ns) = 1.073 ns; Loc. = LCCOMB_X1_Y14_N30; Fanout = 1; COMB Node = '74161:inst4|f74161:sub|94'
        Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 1.649 ns; Loc. = LCCOMB_X1_Y14_N22; Fanout = 1; COMB Node = '74161:inst4|f74161:sub|109~118'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.757 ns; Loc. = LCFF_X1_Y14_N23; Fanout = 2; REG Node = '74161:inst4|f74161:sub|110'
        Info: Total cell delay = 0.903 ns ( 51.39 % )
        Info: Total interconnect delay = 0.854 ns ( 48.61 % )
    Info: - Smallest clock skew is -1.876 ns
        Info: + Shortest clock path from clock "clk" to destination register is 6.077 ns
            Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_13; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.415 ns) + CELL(0.651 ns) = 3.061 ns; Loc. = LCCOMB_X1_Y14_N16; Fanout = 1; COMB Node = 'inst7'
            Info: 3: + IC(1.440 ns) + CELL(0.000 ns) = 4.501 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'inst7~clkctrl'
            Info: 4: + IC(0.910 ns) + CELL(0.666 ns) = 6.077 ns; Loc. = LCFF_X1_Y14_N23; Fanout = 2; REG Node = '74161:inst4|f74161:sub|110'
            Info: Total cell delay = 2.312 ns ( 38.05 % )
            Info: Total interconnect delay = 3.765 ns ( 61.95 % )
        Info: - Longest clock path from clock "clk" to source register is 7.953 ns
            Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_13; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.341 ns) + CELL(0.970 ns) = 3.306 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 4; REG Node = '74161:inst|f74161:sub|87'
            Info: 3: + IC(0.462 ns) + CELL(0.589 ns) = 4.357 ns; Loc. = LCCOMB_X1_Y14_N26; Fanout = 2; COMB Node = '74161:inst|f74161:sub|94'
            Info: 4: + IC(0.374 ns) + CELL(0.206 ns) = 4.937 ns; Loc. = LCCOMB_X1_Y14_N16; Fanout = 1; COMB Node = 'inst7'
            Info: 5: + IC(1.440 ns) + CELL(0.000 ns) = 6.377 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'inst7~clkctrl'
            Info: 6: + IC(0.910 ns) + CELL(0.666 ns) = 7.953 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 5; REG Node = '74161:inst4|f74161:sub|9'
            Info: Total cell delay = 3.426 ns ( 43.08 % )
            Info: Total interconnect delay = 4.527 ns ( 56.92 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "load" Internal fmax is restricted to 360.1 MHz between source register "74161:inst4|f74161:sub|9" and destination register "74161:inst4|f74161:sub|110"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.757 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 5; REG Node = '74161:inst4|f74161:sub|9'
            Info: 2: + IC(0.484 ns) + CELL(0.589 ns) = 1.073 ns; Loc. = LCCOMB_X1_Y14_N30; Fanout = 1; COMB Node = '74161:inst4|f74161:sub|94'
            Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 1.649 ns; Loc. = LCCOMB_X1_Y14_N22; Fanout = 1; COMB Node = '74161:inst4|f74161:sub|109~118'
            Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.757 ns; Loc. = LCFF_X1_Y14_N23; Fanout = 2; REG Node = '74161:inst4|f74161:sub|110'
            Info: Total cell delay = 0.903 ns ( 51.39 % )
            Info: Total interconnect delay = 0.854 ns ( 48.61 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "load" to destination register is 5.615 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_14; Fanout = 9; CLK Node = 'load'
                Info: 2: + IC(1.015 ns) + CELL(0.589 ns) = 2.599 ns; Loc. = LCCOMB_X1_Y14_N16; Fanout = 1; COMB Node = 'inst7'
                Info: 3: + IC(1.440 ns) + CELL(0.000 ns) = 4.039 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'inst7~clkctrl'
                Info: 4: + IC(0.910 ns) + CELL(0.666 ns) = 5.615 ns; Loc. = LCFF_X1_Y14_N23; Fanout = 2; REG Node = '74161:inst4|f74161:sub|110'
                Info: Total cell delay = 2.250 ns ( 40.07 % )
                Info: Total interconnect delay = 3.365 ns ( 59.93 % )
            Info: - Longest clock path from clock "load" to source register is 5.615 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_14; Fanout = 9; CLK Node = 'load'
                Info: 2: + IC(1.015 ns) + CELL(0.589 ns) = 2.599 ns; Loc. = LCCOMB_X1_Y14_N16; Fanout = 1; COMB Node = 'inst7'
                Info: 3: + IC(1.440 ns) + CELL(0.000 ns) = 4.039 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'inst7~clkctrl'
                Info: 4: + IC(0.910 ns) + CELL(0.666 ns) = 5.615 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 5; REG Node = '74161:inst4|f74161:sub|9'
                Info: Total cell delay = 2.250 ns ( 40.07 % )
                Info: Total interconnect delay = 3.365 ns ( 59.93 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "74161:inst4|f74161:sub|9" and destination pin or register "74161:inst4|f74161:sub|9" for clock "clk" (Hold time is 1.377 ns)
    Info: + Largest clock skew is 1.876 ns
        Info: + Longest clock path from clock "clk" to destination register is 7.953 ns
            Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_13; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.341 ns) + CELL(0.970 ns) = 3.306 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 4; REG Node = '74161:inst|f74161:sub|87'
            Info: 3: + IC(0.462 ns) + CELL(0.589 ns) = 4.357 ns; Loc. = LCCOMB_X1_Y14_N26; Fanout = 2; COMB Node = '74161:inst|f74161:sub|94'
            Info: 4: + IC(0.374 ns) + CELL(0.206 ns) = 4.937 ns; Loc. = LCCOMB_X1_Y14_N16; Fanout = 1; COMB Node = 'inst7'
            Info: 5: + IC(1.440 ns) + CELL(0.000 ns) = 6.377 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'inst7~clkctrl'
            Info: 6: + IC(0.910 ns) + CELL(0.666 ns) = 7.953 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 5; REG Node = '74161:inst4|f74161:sub|9'
            Info: Total cell delay = 3.426 ns ( 43.08 % )
            Info: Total interconnect delay = 4.527 ns ( 56.92 % )
        Info: - Shortest clock path from clock "clk" to source register is 6.077 ns
            Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_13; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.415 ns) + CELL(0.651 ns) = 3.061 ns; Loc. = LCCOMB_X1_Y14_N16; Fanout = 1; COMB Node = 'inst7'
            Info: 3: + IC(1.440 ns) + CELL(0.000 ns) = 4.501 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'inst7~clkctrl'
            Info: 4: + IC(0.910 ns) + CELL(0.666 ns) = 6.077 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 5; REG Node = '74161:inst4|f74161:sub|9'
            Info: Total cell delay = 2.312 ns ( 38.05 % )
            Info: Total interconnect delay = 3.765 ns ( 61.95 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 5; REG Node = '74161:inst4|f74161:sub|9'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y14_N0; Fanout = 1; COMB Node = '74161:inst4|f74161:sub|75~10'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 5; REG Node = '74161:inst4|f74161:sub|9'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "74161:inst|f74161:sub|9" (data pin = "d0", clock pin = "clk") is 5.487 ns
    Info: + Longest pin to register delay is 8.529 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_192; Fanout = 1; PIN Node = 'd0'
        Info: 2: + IC(6.813 ns) + CELL(0.624 ns) = 8.421 ns; Loc. = LCCOMB_X1_Y14_N8; Fanout = 1; COMB Node = '74161:inst|f74161:sub|75~10'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.529 ns; Loc. = LCFF_X1_Y14_N9; Fanout = 5; REG Node = '74161:inst|f74161:sub|9'
        Info: Total cell delay = 1.716 ns ( 20.12 % )
        Info: Total interconnect delay = 6.813 ns ( 79.88 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 3.002 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_13; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(1.341 ns) + CELL(0.666 ns) = 3.002 ns; Loc. = LCFF_X1_Y14_N9; Fanout = 5; REG Node = '74161:inst|f74161:sub|9'
        Info: Total cell delay = 1.661 ns ( 55.33 % )
        Info: Total interconnect delay = 1.341 ns ( 44.67 % )
Info: tco from clock "clk" to destination pin "q7" through register "74161:inst4|f74161:sub|110" is 13.608 ns
    Info: + Longest clock path from clock "clk" to source register is 7.953 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_13; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(1.341 ns) + CELL(0.970 ns) = 3.306 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 4; REG Node = '74161:inst|f74161:sub|87'
        Info: 3: + IC(0.462 ns) + CELL(0.589 ns) = 4.357 ns; Loc. = LCCOMB_X1_Y14_N26; Fanout = 2; COMB Node = '74161:inst|f74161:sub|94'
        Info: 4: + IC(0.374 ns) + CELL(0.206 ns) = 4.937 ns; Loc. = LCCOMB_X1_Y14_N16; Fanout = 1; COMB Node = 'inst7'
        Info: 5: + IC(1.440 ns) + CELL(0.000 ns) = 6.377 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'inst7~clkctrl'
        Info: 6: + IC(0.910 ns) + CELL(0.666 ns) = 7.953 ns; Loc. = LCFF_X1_Y14_N23; Fanout = 2; REG Node = '74161:inst4|f74161:sub|110'
        Info: Total cell delay = 3.426 ns ( 43.08 % )
        Info: Total interconnect delay = 4.527 ns ( 56.92 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.351 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N23; Fanout = 2; REG Node = '74161:inst4|f74161:sub|110'
        Info: 2: + IC(2.075 ns) + CELL(3.276 ns) = 5.351 ns; Loc. = PIN_56; Fanout = 0; PIN Node = 'q7'
        Info: Total cell delay = 3.276 ns ( 61.22 % )
        Info: Total interconnect delay = 2.075 ns ( 38.78 % )
Info: th for register "74161:inst4|f74161:sub|9" (data pin = "d4", clock pin = "clk") is 5.513 ns
    Info: + Longest clock path from clock "clk" to destination register is 7.953 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_13; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(1.341 ns) + CELL(0.970 ns) = 3.306 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 4; REG Node = '74161:inst|f74161:sub|87'
        Info: 3: + IC(0.462 ns) + CELL(0.589 ns) = 4.357 ns; Loc. = LCCOMB_X1_Y14_N26; Fanout = 2; COMB Node = '74161:inst|f74161:sub|94'
        Info: 4: + IC(0.374 ns) + CELL(0.206 ns) = 4.937 ns; Loc. = LCCOMB_X1_Y14_N16; Fanout = 1; COMB Node = 'inst7'
        Info: 5: + IC(1.440 ns) + CELL(0.000 ns) = 6.377 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'inst7~clkctrl'
        Info: 6: + IC(0.910 ns) + CELL(0.666 ns) = 7.953 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 5; REG Node = '74161:inst4|f74161:sub|9'
        Info: Total cell delay = 3.426 ns ( 43.08 % )
        Info: Total interconnect delay = 4.527 ns ( 56.92 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 2.746 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 1; PIN Node = 'd4'
        Info: 2: + IC(1.302 ns) + CELL(0.206 ns) = 2.638 ns; Loc. = LCCOMB_X1_Y14_N0; Fanout = 1; COMB Node = '74161:inst4|f74161:sub|75~10'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.746 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 5; REG Node = '74161:inst4|f74161:sub|9'
        Info: Total cell delay = 1.444 ns ( 52.59 % )
        Info: Total interconnect delay = 1.302 ns ( 47.41 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Fri Apr 30 15:16:37 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


