m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/simulation/modelsim
Ebit_shift
Z1 w1619602234
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z7 8C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/bit_shift.vhd
Z8 FC:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/bit_shift.vhd
l0
L6
V;kTa`8L=4HjACbDNKEzHj2
!s100 DZKdH2[cmTj@nJ:3d=b6J3
Z9 OV;C;10.5b;63
31
Z10 !s110 1619701118
!i10b 1
Z11 !s108 1619701118.000000
Z12 !s90 -reportprogress|300|-93|-work|work|C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/bit_shift.vhd|
Z13 !s107 C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/bit_shift.vhd|
!i113 1
Z14 o-93 -work work
Z15 tExplicit 1 CvgOpt 0
Artl
R2
R3
R4
R5
R6
DEx4 work 9 bit_shift 0 22 ;kTa`8L=4HjACbDNKEzHj2
l21
L19
VlfA1OHNckGl;OMfzYPGgY1
!s100 >fia2HJ]W002NKd=_MPW52
R9
31
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Eclock_divider
Z16 w1619693333
R2
R5
R6
R0
Z17 8C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/Clock_Divider.vhd
Z18 FC:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/Clock_Divider.vhd
l0
L5
V3dO7IG]SAjJ<g<K5ON2dL2
!s100 >=_XHY5SbTP_l6g[KHU8E1
R9
31
R10
!i10b 1
R11
Z19 !s90 -reportprogress|300|-93|-work|work|C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/Clock_Divider.vhd|
Z20 !s107 C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/Clock_Divider.vhd|
!i113 1
R14
R15
Abhv
R2
R5
R6
DEx4 work 13 clock_divider 0 22 3dO7IG]SAjJ<g<K5ON2dL2
l15
L10
V1Q:gm4J<Me`ICI<?1H2hA0
!s100 SaFi2eodk1z?=BWZ8ifG62
R9
31
R10
!i10b 1
R11
R19
R20
!i113 1
R14
R15
Ecordic_area_2
Z21 w1619701919
R2
R3
R4
R5
R6
R0
Z22 8C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area_2.vhd
Z23 FC:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area_2.vhd
l0
L9
V?WB@dgY6Bmic7VaIjY1;c3
!s100 oOY3lWkVEKVMLfcMk6Fc>2
R9
31
Z24 !s110 1619701940
!i10b 1
Z25 !s108 1619701940.000000
Z26 !s90 -reportprogress|300|-93|-work|work|C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area_2.vhd|
Z27 !s107 C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area_2.vhd|
!i113 1
R14
R15
Abehave
R2
R3
R4
R5
R6
Z28 DEx4 work 13 cordic_area_2 0 22 ?WB@dgY6Bmic7VaIjY1;c3
l210
L29
Z29 VJXPM`SZj7f8;:::Qc>dLe2
Z30 !s100 _XLBleNhe0zS13UCoO4dj0
R9
31
R24
!i10b 1
R25
R26
R27
!i113 1
R14
R15
Edebounce
Z31 w1619694720
R5
R6
R0
Z32 8C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/Debounce.vhd
Z33 FC:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/Debounce.vhd
l0
L4
Vgg5mmlZFlWUQdAV=Ed9oV2
!s100 Z?9e8=c2c9lko[]Q2_gFc0
R9
31
Z34 !s110 1619701119
!i10b 1
Z35 !s108 1619701119.000000
Z36 !s90 -reportprogress|300|-93|-work|work|C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/Debounce.vhd|
Z37 !s107 C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/Debounce.vhd|
!i113 1
R14
R15
Abehavioral
R5
R6
DEx4 work 8 debounce 0 22 gg5mmlZFlWUQdAV=Ed9oV2
l15
L11
VE:>nRLJm[b4P]hkeEYeU43
!s100 NzNhMeS==V30SzcjN[He<2
R9
31
R34
!i10b 1
R35
R36
R37
!i113 1
R14
R15
Eiteration_counter
Z38 w1619602235
R2
R5
R6
R0
Z39 8C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/iteration_counter.vhd
Z40 FC:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/iteration_counter.vhd
l0
L8
VbYEifX58nBn[4W>Ihj^D90
!s100 ?cRkebZDIGZa^e26Li:0n0
R9
31
R10
!i10b 1
R11
Z41 !s90 -reportprogress|300|-93|-work|work|C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/iteration_counter.vhd|
Z42 !s107 C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/iteration_counter.vhd|
!i113 1
R14
R15
Artl
R2
R5
R6
DEx4 work 17 iteration_counter 0 22 bYEifX58nBn[4W>Ihj^D90
l27
L26
VNkg1GW0CY03n^MPSfFCl63
!s100 `=Q@SX6=^AKWGZ8K7Gfm:3
R9
31
R10
!i10b 1
R11
R41
R42
!i113 1
R14
R15
Elut_16
R1
R2
R3
R4
R5
R6
R0
Z43 8C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/LUT_16.vhd
Z44 FC:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/LUT_16.vhd
l0
L8
VbAbMARR_R_Y`GCh4O6TC_0
!s100 FUP_OEgDGYR3A7D:=E`Wc2
R9
31
R10
!i10b 1
R11
Z45 !s90 -reportprogress|300|-93|-work|work|C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/LUT_16.vhd|
Z46 !s107 C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/LUT_16.vhd|
!i113 1
R14
R15
Artl
R2
R3
R4
R5
R6
DEx4 work 6 lut_16 0 22 bAbMARR_R_Y`GCh4O6TC_0
l52
L16
V2ae1BJK^B?DRV>On1Df6^0
!s100 I448^eIjA6zQWoL]H3AmI0
R9
31
R10
!i10b 1
R11
R45
R46
!i113 1
R14
R15
Elut_x
Z47 w1619692845
R2
R3
R4
R5
R6
R0
Z48 8C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/LUT_X.vhd
Z49 FC:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/LUT_X.vhd
l0
L8
VX]gIkeBFKHNHKSH>OZkC61
!s100 9L@15khHEd36RAL=<8gkD0
R9
31
R10
!i10b 1
R11
Z50 !s90 -reportprogress|300|-93|-work|work|C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/LUT_X.vhd|
Z51 !s107 C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/LUT_X.vhd|
!i113 1
R14
R15
Artl
R2
R3
R4
R5
R6
DEx4 work 5 lut_x 0 22 X]gIkeBFKHNHKSH>OZkC61
l52
L16
VmmNSSWfWeINNH6Q5DLflb3
!s100 Q>2bcc>di6Tf2e<1aMPhP1
R9
31
R10
!i10b 1
R11
R50
R51
!i113 1
R14
R15
Elut_y
Z52 w1619692885
R2
R3
R4
R5
R6
R0
Z53 8C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/LUT_Y.vhd
Z54 FC:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/LUT_Y.vhd
l0
L8
VK6kAIK4GBIi_[gNO6YFV61
!s100 >@CT5E]4@mGGDLz:klBIg0
R9
31
R34
!i10b 1
R11
Z55 !s90 -reportprogress|300|-93|-work|work|C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/LUT_Y.vhd|
Z56 !s107 C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/LUT_Y.vhd|
!i113 1
R14
R15
Artl
R2
R3
R4
R5
R6
DEx4 work 5 lut_y 0 22 K6kAIK4GBIi_[gNO6YFV61
l52
L16
V]ZVmJI?7^JZd^m[K1kZ5<3
!s100 lSXGdSzVe`j`2lIJe>UNZ2
R9
31
R34
!i10b 1
R11
R55
R56
!i113 1
R14
R15
Esign_inverter
R38
R2
R3
R4
R5
R6
R0
Z57 8C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/sign_inverter.vhd
Z58 FC:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/sign_inverter.vhd
l0
L6
Vz5mmh]EM]6iG3M;h7U^_>2
!s100 `jT7W2iKScK]_Uz@^f>b20
R9
31
Z59 !s110 1619701117
!i10b 1
Z60 !s108 1619701117.000000
Z61 !s90 -reportprogress|300|-93|-work|work|C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/sign_inverter.vhd|
Z62 !s107 C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/sign_inverter.vhd|
!i113 1
R14
R15
Artl
R2
R3
R4
R5
R6
DEx4 work 13 sign_inverter 0 22 z5mmh]EM]6iG3M;h7U^_>2
l20
L18
VO?MjnQEe9Za?0Zl7`CWUM2
!s100 dQ4gi7R2D3>cUX3Tc6]k^1
R9
31
R59
!i10b 1
R60
R61
R62
!i113 1
R14
R15
Esigned_adder
R38
R2
R5
R6
R0
Z63 8C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/signed_adder.vhd
Z64 FC:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/signed_adder.vhd
l0
L8
V_oVZ8KA1c:[CHMlCD]PYT2
!s100 lHmT@nQVWn@Xage:>`@:>2
R9
31
R10
!i10b 1
R11
Z65 !s90 -reportprogress|300|-93|-work|work|C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/signed_adder.vhd|
Z66 !s107 C:/Users/almsk/Documents/Git/P8-CoProcessor/FPGA_implementations/Area/signed_adder.vhd|
!i113 1
R14
R15
Artl
R2
R5
R6
DEx4 work 12 signed_adder 0 22 _oVZ8KA1c:[CHMlCD]PYT2
l24
L23
V^8lSllL3aEn3Pl?>JM^;P0
!s100 AQDQHXOJZfgX^Cl_;eZi[1
R9
31
R10
!i10b 1
R11
R65
R66
!i113 1
R14
R15
