# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -t 1ps work.tbUART_PR 
# Start time: 02:09:18 on Dec 03,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: tbUART_PR.vhd(49): (vopt-3473) Component instance "U1 : UART_PR" is not bound.
#         Region: /tbUART_PR
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tbuart_pr(rtl)#1
# ** Warning: (vsim-3473) Component instance "U1 : UART_PR" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tbuart_pr File: tbUART_PR.vhd
add wave -position end  sim:/tbuart_pr/i_CLK
# End time: 02:10:14 on Dec 03,2023, Elapsed time: 0:00:56
# Errors: 0, Warnings: 2
