--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
--	Grupo de Apoio ao Projeto de Hardware  - GAPH
--	Projeto X10GiGA - FINEP/PUCRS/TERACOM
--
--	Módulo:	Memória - Gerador de Frames - Prototipação
--	Autor:	Jeferson Camargo de Oliveira
--
-- 	FRAME:	0003
-- 	RAMB:	02
-- 	CONJ:	A
--
--	Módulo gerado em 17 de July de 2008 às 16h55min pelo
--	programa gerador de frames OTN do projeto X10GiGA.
--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

----Pragma translate_off
library unisim ;
use unisim.vcomponents.all ;
----Pragma translate_on

entity FRAME0003_A2 is
port(
		addr	: in  std_logic_vector(9 downto 0);	-- Barramento de endereços da porta
		clk		: in  std_logic;					-- Entrada de clock para a porta
		dout	: out std_logic_vector(15 downto 0)	-- Saída de dados da porta
	);
end FRAME0003_A2;

architecture FRAME0003_A2 of FRAME0003_A2 is

	signal addrin	: std_logic_vector(9 downto 0);
	signal clkin	: std_logic;
	signal doutout	: std_logic_vector(15 downto 0);

	component RAMB16_S18 is
	generic(
		WRITE_MODE : string;
		INIT_00,INIT_01,INIT_02,INIT_03,INIT_04,INIT_05,INIT_06,INIT_07,
		INIT_08,INIT_09,INIT_0A,INIT_0B,INIT_0C,INIT_0D,INIT_0E,INIT_0F,
		INIT_10,INIT_11,INIT_12,INIT_13,INIT_14,INIT_15,INIT_16,INIT_17,
		INIT_18,INIT_19,INIT_1A,INIT_1B,INIT_1C,INIT_1D,INIT_1E,INIT_1F,
		INIT_20,INIT_21,INIT_22,INIT_23,INIT_24,INIT_25,INIT_26,INIT_27,
		INIT_28,INIT_29,INIT_2A,INIT_2B,INIT_2C,INIT_2D,INIT_2E,INIT_2F,
		INIT_30,INIT_31,INIT_32,INIT_33,INIT_34,INIT_35,INIT_36,INIT_37,
		INIT_38,INIT_39,INIT_3A,INIT_3B,INIT_3C,INIT_3D,INIT_3E,INIT_3F : bit_vector
	);
	port(
		DO   : out std_logic_vector(15 downto 0);	-- Port 16-bit Data Output
		DOP  : out std_logic_vector(1  downto 0);	-- Port 2-bit Parity Output
		ADDR : in  std_logic_vector(9  downto 0); 	-- Port 10-bit Address Input
		CLK  : in  std_logic;			 			-- Port Clock
		DI   : in  std_logic_vector(15 downto 0); 	-- Port 16-bit Data Input
		DIP  : in  std_logic_vector(1  downto 0); 	-- Port 2-bit parity Input
		EN   : in  std_logic;			 			-- Port RAM Enable Input
		SSR  : in  std_logic;			 			-- Port Synchronous Set/Reset Input
		WE   : in  std_logic			 			-- Port Write Enable Input
	);
	end component;

begin

	addrin <= addr;
	clkin  <= clk;
	dout   <= doutout;

	-- FRAME0003_RAMB02 instantiation
	FRAME0003_RAMB02 : RAMB16_S18
	generic map (

		-- The following generics are only necessary if you wish to change the default behavior.
		WRITE_MODE => "NO_CHANGE", 	-- WRITE_FIRST, READ_FIRST or NO_CHANGE

		-- The following generic INIT_xx declarations are only necessary
		-- if you wish to change the initial contents of the RAM to anything
		-- other than all zero's.
		INIT_00 => x"E5568C0DA41CBA472AF7EEAEAB513F5BA0A77EF487BF7648582D2C2D131F2828",
		INIT_01 => x"781AD03CC0A938EEFEDCEB88455BB85739BDF8D33199F47B24F6C77E6C37DE09",
		INIT_02 => x"FBDAC242E0BBA82C0FFA809CF2ACA48A48360F8E613A292C8101DB5511BA7EB8",
		INIT_03 => x"372ECF71BB4FF9306318F587FF43AB133E41E5963FA41A5EE835C3953C012D5F",
		INIT_04 => x"20432CE46C60A563D74E37033FD91F3A1520719094DBBF91AFAADED43B8EF6C2",
		INIT_05 => x"3021CFC1ECF0EC0ACF7B02289470127944D392E21EBD8746D95E9499B9338267",
		INIT_06 => x"590B6D4B6291226902C303EC58CDF2D33D2E89FB60F8F18E2FC5E00EC3764469",
		INIT_07 => x"C5F1CE4EA5B66AEC19CD579B4E62B8229DEAAE497535B0C809FD8FBFB1311BAA",
		INIT_08 => x"2503628D5C46E2768656CF4EB46C9742C8C6D51ACAEAD1D20DFA0B94D2176EC0",
		INIT_09 => x"0EA7BC5B017D239FE808DCDCEF65A16FCC67613E7AC3CF822038A17412CFFFE1",
		INIT_0A => x"7109E7EA986DB0F9F89A86B5CAAFE56EE1576E9DCBC5F91C6E984F211E209A80",
		INIT_0B => x"298A06403163F851C2162E01DC3A2760A18FD98353FD8DB3C752FC7CF3473401",
		INIT_0C => x"5A0F45DDB7D9EE503070DC76842BC4055853B11889DD5DED488036C34A742580",
		INIT_0D => x"6EB0992659D9033D820DB86FAAAAB811524CDA67507DA13869CEC8321A5C5A19",
		INIT_0E => x"C25F4D1790A44B6DA58DEB0306B80E604B51359DF58B3453A1024F779648384D",
		INIT_0F => x"F7C8D4EF4DB65AC5514BB59A66AA1BB3573F6A4F441679321DF9261731B3B91E",
		INIT_10 => x"CA7B23963083ECB1F7E875AD718C533302B900564D43D24FA7B7D1DD0F5AF9AE",
		INIT_11 => x"7AF4605EC4440638397BD7E2D59C78A5CBF29B8FFE82819EE5C38483792B3AFF",
		INIT_12 => x"B53C02CA555FB383A59301568ABD9DD58D0B30A4979BC3D8E5E4DC34C2B038C7",
		INIT_13 => x"3611CEBABF3D178ACA0D1BADE39724A1480E6F0C9EDD4964A71052A46A57D86B",
		INIT_14 => x"9E1AFCB7B4FBCC33C22C9938A01CE84B2814B4104AFE0DC624C50BA9DE92A7A1",
		INIT_15 => x"D7C0D77E552DD6F9F5327CE13E652F6B4C300D20881555714E6ABC18C4B0F11B",
		INIT_16 => x"A5F602BE9D7C0054A7097D3276987A69D901987431DA312074E4C57B3D73DCF8",
		INIT_17 => x"D37683B5A9EA13C8832925E5D71689E163D8D743A8809A591B0245EDA76B877F",
		INIT_18 => x"8D6B9CEE2D98BF6FF884E4E274ECA8C655C23859E720CA93D18CF6FEE7AFDA5B",
		INIT_19 => x"0179126ADFFB97BC096A001A397D8187AF0429FAA8DCD1A93FB203DBA2682B15",
		INIT_1A => x"F90C7A844FFFF74A10D5EF559330F8A1F6E476C2A16DD9A22D480B0445FC4691",
		INIT_1B => x"93AE8F56CCB197B782635548090D08BBC6D47588A0075A6816D5640A5644A878",
		INIT_1C => x"E4277EAC597835D373F822DB84DAE7BC01AD53F10E8C1A9A5DB6FE728741DABD",
		INIT_1D => x"4477024EDD37E963F04D6A49774071A721D21B1E813582585B0490BC7DF6796C",
		INIT_1E => x"C180E73CC95D951F94B9F12ABB7A84ADFE71D772A4902BF37CD5548668FBC391",
		INIT_1F => x"DCB1CB432D0D6B5FF37A0F30ECA139E286DA4BAC025717E9ECC674F614702AA8",
		INIT_20 => x"17E7374377A58CF305FE1045B72D63CF5C2845DACF02FC1A1BBE5421135C1D95",
		INIT_21 => x"42611A6B4E1D7F22A3975BF7377DF11EC54EDE53E327A8EFC062D983E3A34670",
		INIT_22 => x"E8E958D5F1C4639D6078A9DEF90F6CEDA15D5F3303793EBD4637F3A6CF834A19",
		INIT_23 => x"5CF5279F9A17105D2F03C9A56A34D4B785C70B230C5921C58D13990B184880D8",
		INIT_24 => x"D83B84622325CC324DEC5FC04CD5E5342F3A1B0B23ED2E5DC766D3C8A7CA8D61",
		INIT_25 => x"CF86FFDD3B1118C7932FFF5B66DC8FA0CBD037E484B4E129D8A334952BC40C8A",
		INIT_26 => x"81CAA0F70F91B0D08EB53836D569EDDB23346443180BFF6EE2495B8AE18D97FB",
		INIT_27 => x"9B6F1D7C3E1D837DE3506D18EDA161FB87C24A4E2ED953558107598E62688553",
		INIT_28 => x"DDE30030948A8AD5B39FAE2A6BB4D299DE1AE2E16543AAEA582F27ED949837AF",
		INIT_29 => x"213A92C282BA0F7EC2303A5E2740A2AD19D195037C64A2140026CA7B9A9D18E5",
		INIT_2A => x"859E2C2F7E63918E4C5BE9E5CF07ACED113BD41997A451E1E5876473005E1DB9",
		INIT_2B => x"202C1FB547EAB066B67DB0A1ED49AA42400CCE01F7658CF43C37BA8244AFE223",
		INIT_2C => x"8C37955D8497C9EC3CEA9596C7074E8501122EE4D2E97B7ABFECE9D35EAE524B",
		INIT_2D => x"1D10B3EA4917344563D0315C0CE504C66AC67931CE31A17594D280AC454B8C9B",
		INIT_2E => x"95AF038BB6621ADC545850E4210372BFEC7620B5C7F8DDFC6E8DC0D4F93C2745",
		INIT_2F => x"7E317D6F6378D5CCBE4D7B6D3294126EF07DF63C1ABA582D1179F48369D0E49E",
		INIT_30 => x"14452BFFF1D1647793D6A12801EFCF1B9CB1FDDF55D003ACE080057D11D9D71F",
		INIT_31 => x"FCD9F1BB2AD9E3FF9BDC411429BDAC41996D7501C497FB4B2E01EBB42E2E15D0",
		INIT_32 => x"615D02C66702023A2521F2524E18121D41CD1C3242CD807C9ED71665EAA7D8C5",
		INIT_33 => x"3B0031755F3D5AB9615BC027019975B561AF0708444050F172F9974A3B09EAE0",
		INIT_34 => x"FA2A610C3CE2A9D060946BC8A36DA10D3187DAB9DD84269985D23411B6773275",
		INIT_35 => x"D1517E3E9B17AC7F4F9336C704FAEEDDE6A2A14AC0EC4BDD59E51A13C79EE25B",
		INIT_36 => x"CA2B3FAC047673959AAA59EE6673B7D8BEF0F4DEAE4F91EDDBE178EFCECE5EFB",
		INIT_37 => x"2978E63AE2FB3A8BB5B21D2591800E3BA601B51E172ECB409AC34293082D1B3C",
		INIT_38 => x"EE97DBF408311F51FFE9ACBFFF74C28AE60CEBBC9D32794D68B384F4DEADCAAE",
		INIT_39 => x"64B69826F9556DEC9EB5220782BAE0B4706F9F2057F0F9C476AE6E5DCF5CB7F4",
		INIT_3A => x"C04D51FC59C9CA2831645CFA5EF670F7F0DF9514D53E6AC5858281CCB0E57B4E",
		INIT_3B => x"1A1FCB5977744061E41103AFE7DEA01E57F93F5822C9A7AB2E7AC4E31407C0C2",
		INIT_3C => x"416D3C212C6E1D189D27C25E2B0FCFE4CBE2D1E5E5C62B970E9AC616CB40E715",
		INIT_3D => x"D84BD1D567BEE434E48DA66D55D16581BB66D16241EA9B8282ADD3BFC74D5357",
		INIT_3E => x"3071C3FC166F28C1D48977D03E96F11E4C6F6D970B2872C0F66A28B26669C494",
		INIT_3F => x"7CD45C389BE9CF0FA0D3D6BE45F47F83AB45F26EF11690439A023D700E18B3FC"
	)port map (
		DO   => doutout,			-- Port 16-bit Data Output
		DOP  => open,				-- Port 2-bit Parity Output
		ADDR => addrin,				-- Port 10-bit Address Input
		CLK  => clkin, 				-- Port Clock
		DI   => (others => '0'),	-- Port 16-bit Data Input
		DIP  => (others => '0'),	-- Port 2-bit parity Input
		EN   => '1',				-- Port RAM Enable Input
		SSR  => '0',				-- Port Synchronous Set/Reset Input
		WE   => '0'					-- Port Write Enable Input
	);
	-- End of FRAME0003_RAMB02 instantiation

end FRAME0003_A2;