// Seed: 1536785700
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  inout id_1;
  reg   id_3;
  logic id_4;
  initial begin
    id_3 <= 1;
    if (id_2) begin
      id_3 <= "";
      id_3 <= id_2;
    end else id_3 <= id_1;
  end
endmodule
