Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Tue Dec 12 22:35:52 2023
| Host         : Mikkel-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file flightController_timing_summary_routed.rpt -pb flightController_timing_summary_routed.pb -rpx flightController_timing_summary_routed.rpx -warn_on_violation
| Design       : flightController
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3669)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7308)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3669)
---------------------------
 There are 3669 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7308)
---------------------------------------------------
 There are 7308 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 7313          inf        0.000                      0                 7313           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7313 Endpoints
Min Delay          7313 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.894ns  (logic 12.360ns (22.516%)  route 42.534ns (77.484%))
  Logic Levels:           37  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=5 LUT5=6 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-12]/C
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DIST_MATRIX/matrixReloaded/data1_reg[-12]/Q
                         net (fo=26, routed)          5.189     5.707    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[11]
    SLICE_X64Y43         LUT4 (Prop_lut4_I1_O)        0.150     5.857 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0/O
                         net (fo=3, routed)           0.813     6.669    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0_n_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.328     6.997 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          1.176     8.174    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.298 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-23]_i_15__0/O
                         net (fo=2, routed)           0.277     8.575    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-23]_i_15__0_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124     8.699 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_5__0/O
                         net (fo=2, routed)           1.450    10.149    DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_5__0_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.273 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_87__0/O
                         net (fo=33, routed)          2.533    12.806    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_87__0_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.930 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_74__0/O
                         net (fo=3, routed)           1.129    14.059    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_74__0_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.183 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_76__0/O
                         net (fo=2, routed)           0.806    14.989    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_76__0_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124    15.113 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_28__1/O
                         net (fo=1, routed)           0.957    16.069    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[13]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    20.105 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.107    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    21.625 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[19]
                         net (fo=14, routed)          2.771    24.397    DIST_MATRIX/matrixReloaded/fpuCalculations/l82_in
    SLICE_X44Y51         LUT4 (Prop_lut4_I2_O)        0.152    24.549 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0/O
                         net (fo=6, routed)           0.821    25.370    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.326    25.696 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.982    26.678    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.124    26.802 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          0.665    27.467    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.124    27.591 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0/O
                         net (fo=3, routed)           1.581    29.172    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0_n_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.152    29.324 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0/O
                         net (fo=2, routed)           0.282    29.605    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0_n_0
    SLICE_X53Y55         LUT5 (Prop_lut5_I4_O)        0.332    29.937 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0/O
                         net (fo=2, routed)           0.958    30.896    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    31.020 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64/O
                         net (fo=1, routed)           0.000    31.020    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.418 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.418    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.640 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           1.154    32.794    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.325    33.119 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.433    33.552    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.326    33.878 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           1.097    34.975    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.124    35.099 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          1.356    36.455    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    36.579 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_2__0/O
                         net (fo=40, routed)          2.407    38.985    DIST_MATRIX/matrixReloaded/fpuCalculations/i___62_i_4__0_n_0
    SLICE_X50Y38         LUT4 (Prop_lut4_I1_O)        0.124    39.109 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__21_i_2__0/O
                         net (fo=104, routed)         3.546    42.655    DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__21_i_2__0_n_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.124    42.779 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1466__0/O
                         net (fo=1, routed)           0.612    43.391    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1466__0_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.898 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_991/CO[3]
                         net (fo=1, routed)           0.000    43.898    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_991_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.012 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_540/CO[3]
                         net (fo=1, routed)           1.112    45.124    DIST_MATRIX/matrixReloaded/fpuCalculations/orx18_in
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.148    45.272 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_245__0/O
                         net (fo=1, routed)           0.661    45.933    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_245__0_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.328    46.261 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_135__0/O
                         net (fo=1, routed)           0.878    47.139    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_135__0_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.124    47.263 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0/O
                         net (fo=1, routed)           0.941    48.204    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0_n_0
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.124    48.328 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.667    48.995    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.124    49.119 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.021    50.140    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I3_O)        0.124    50.264 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.528    51.792    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124    51.916 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.336    53.252    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.124    53.376 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-13]_i_2__0/O
                         net (fo=1, routed)           1.394    54.770    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-13]_i_2__0_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I0_O)        0.124    54.894 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-13]_i_1__0/O
                         net (fo=1, routed)           0.000    54.894    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-13]_i_1__0_n_0
    SLICE_X51Y68         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.687ns  (logic 12.360ns (22.601%)  route 42.327ns (77.399%))
  Logic Levels:           37  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=5 LUT5=6 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-12]/C
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DIST_MATRIX/matrixReloaded/data1_reg[-12]/Q
                         net (fo=26, routed)          5.189     5.707    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[11]
    SLICE_X64Y43         LUT4 (Prop_lut4_I1_O)        0.150     5.857 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0/O
                         net (fo=3, routed)           0.813     6.669    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0_n_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.328     6.997 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          1.176     8.174    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.298 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-23]_i_15__0/O
                         net (fo=2, routed)           0.277     8.575    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-23]_i_15__0_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124     8.699 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_5__0/O
                         net (fo=2, routed)           1.450    10.149    DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_5__0_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.273 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_87__0/O
                         net (fo=33, routed)          2.533    12.806    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_87__0_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.930 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_74__0/O
                         net (fo=3, routed)           1.129    14.059    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_74__0_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.183 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_76__0/O
                         net (fo=2, routed)           0.806    14.989    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_76__0_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124    15.113 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_28__1/O
                         net (fo=1, routed)           0.957    16.069    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[13]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    20.105 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.107    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    21.625 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[19]
                         net (fo=14, routed)          2.771    24.397    DIST_MATRIX/matrixReloaded/fpuCalculations/l82_in
    SLICE_X44Y51         LUT4 (Prop_lut4_I2_O)        0.152    24.549 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0/O
                         net (fo=6, routed)           0.821    25.370    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.326    25.696 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.982    26.678    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.124    26.802 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          0.665    27.467    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.124    27.591 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0/O
                         net (fo=3, routed)           1.581    29.172    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0_n_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.152    29.324 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0/O
                         net (fo=2, routed)           0.282    29.605    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0_n_0
    SLICE_X53Y55         LUT5 (Prop_lut5_I4_O)        0.332    29.937 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0/O
                         net (fo=2, routed)           0.958    30.896    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    31.020 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64/O
                         net (fo=1, routed)           0.000    31.020    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.418 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.418    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.640 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           1.154    32.794    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.325    33.119 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.433    33.552    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.326    33.878 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           1.097    34.975    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.124    35.099 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          1.356    36.455    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    36.579 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_2__0/O
                         net (fo=40, routed)          2.407    38.985    DIST_MATRIX/matrixReloaded/fpuCalculations/i___62_i_4__0_n_0
    SLICE_X50Y38         LUT4 (Prop_lut4_I1_O)        0.124    39.109 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__21_i_2__0/O
                         net (fo=104, routed)         3.546    42.655    DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__21_i_2__0_n_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.124    42.779 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1466__0/O
                         net (fo=1, routed)           0.612    43.391    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1466__0_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.898 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_991/CO[3]
                         net (fo=1, routed)           0.000    43.898    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_991_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.012 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_540/CO[3]
                         net (fo=1, routed)           1.112    45.124    DIST_MATRIX/matrixReloaded/fpuCalculations/orx18_in
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.148    45.272 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_245__0/O
                         net (fo=1, routed)           0.661    45.933    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_245__0_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.328    46.261 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_135__0/O
                         net (fo=1, routed)           0.878    47.139    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_135__0_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.124    47.263 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0/O
                         net (fo=1, routed)           0.941    48.204    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0_n_0
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.124    48.328 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.667    48.995    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.124    49.119 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.021    50.140    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I3_O)        0.124    50.264 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.528    51.792    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124    51.916 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.326    53.242    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.124    53.366 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-16]_i_2__0/O
                         net (fo=1, routed)           1.197    54.563    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-16]_i_2__0_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.124    54.687 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-16]_i_1__0/O
                         net (fo=1, routed)           0.000    54.687    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-16]_i_1__0_n_0
    SLICE_X52Y67         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.659ns  (logic 12.360ns (22.613%)  route 42.299ns (77.387%))
  Logic Levels:           37  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=5 LUT5=6 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-12]/C
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DIST_MATRIX/matrixReloaded/data1_reg[-12]/Q
                         net (fo=26, routed)          5.189     5.707    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[11]
    SLICE_X64Y43         LUT4 (Prop_lut4_I1_O)        0.150     5.857 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0/O
                         net (fo=3, routed)           0.813     6.669    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0_n_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.328     6.997 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          1.176     8.174    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.298 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-23]_i_15__0/O
                         net (fo=2, routed)           0.277     8.575    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-23]_i_15__0_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124     8.699 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_5__0/O
                         net (fo=2, routed)           1.450    10.149    DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_5__0_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.273 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_87__0/O
                         net (fo=33, routed)          2.533    12.806    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_87__0_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.930 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_74__0/O
                         net (fo=3, routed)           1.129    14.059    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_74__0_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.183 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_76__0/O
                         net (fo=2, routed)           0.806    14.989    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_76__0_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124    15.113 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_28__1/O
                         net (fo=1, routed)           0.957    16.069    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[13]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    20.105 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.107    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    21.625 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[19]
                         net (fo=14, routed)          2.771    24.397    DIST_MATRIX/matrixReloaded/fpuCalculations/l82_in
    SLICE_X44Y51         LUT4 (Prop_lut4_I2_O)        0.152    24.549 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0/O
                         net (fo=6, routed)           0.821    25.370    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.326    25.696 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.982    26.678    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.124    26.802 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          0.665    27.467    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.124    27.591 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0/O
                         net (fo=3, routed)           1.581    29.172    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0_n_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.152    29.324 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0/O
                         net (fo=2, routed)           0.282    29.605    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0_n_0
    SLICE_X53Y55         LUT5 (Prop_lut5_I4_O)        0.332    29.937 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0/O
                         net (fo=2, routed)           0.958    30.896    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    31.020 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64/O
                         net (fo=1, routed)           0.000    31.020    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.418 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.418    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.640 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           1.154    32.794    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.325    33.119 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.433    33.552    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.326    33.878 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           1.097    34.975    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.124    35.099 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          1.356    36.455    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    36.579 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_2__0/O
                         net (fo=40, routed)          2.407    38.985    DIST_MATRIX/matrixReloaded/fpuCalculations/i___62_i_4__0_n_0
    SLICE_X50Y38         LUT4 (Prop_lut4_I1_O)        0.124    39.109 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__21_i_2__0/O
                         net (fo=104, routed)         3.546    42.655    DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__21_i_2__0_n_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.124    42.779 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1466__0/O
                         net (fo=1, routed)           0.612    43.391    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1466__0_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.898 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_991/CO[3]
                         net (fo=1, routed)           0.000    43.898    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_991_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.012 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_540/CO[3]
                         net (fo=1, routed)           1.112    45.124    DIST_MATRIX/matrixReloaded/fpuCalculations/orx18_in
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.148    45.272 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_245__0/O
                         net (fo=1, routed)           0.661    45.933    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_245__0_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.328    46.261 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_135__0/O
                         net (fo=1, routed)           0.878    47.139    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_135__0_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.124    47.263 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0/O
                         net (fo=1, routed)           0.941    48.204    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0_n_0
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.124    48.328 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.667    48.995    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.124    49.119 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.021    50.140    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I3_O)        0.124    50.264 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.528    51.792    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124    51.916 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.071    52.987    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X50Y56         LUT5 (Prop_lut5_I1_O)        0.124    53.111 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[0]_i_2__0/O
                         net (fo=1, routed)           1.425    54.535    DIST_MATRIX/matrixReloaded/fpuCalculations/output[0]_i_2__0_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I0_O)        0.124    54.659 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[0]_i_1__0/O
                         net (fo=1, routed)           0.000    54.659    DIST_MATRIX/matrixReloaded/fpuCalculations/output[0]_i_1__0_n_0
    SLICE_X50Y72         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.455ns  (logic 12.360ns (22.698%)  route 42.095ns (77.302%))
  Logic Levels:           37  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=5 LUT5=6 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-12]/C
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DIST_MATRIX/matrixReloaded/data1_reg[-12]/Q
                         net (fo=26, routed)          5.189     5.707    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[11]
    SLICE_X64Y43         LUT4 (Prop_lut4_I1_O)        0.150     5.857 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0/O
                         net (fo=3, routed)           0.813     6.669    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0_n_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.328     6.997 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          1.176     8.174    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.298 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-23]_i_15__0/O
                         net (fo=2, routed)           0.277     8.575    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-23]_i_15__0_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124     8.699 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_5__0/O
                         net (fo=2, routed)           1.450    10.149    DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_5__0_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.273 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_87__0/O
                         net (fo=33, routed)          2.533    12.806    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_87__0_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.930 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_74__0/O
                         net (fo=3, routed)           1.129    14.059    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_74__0_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.183 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_76__0/O
                         net (fo=2, routed)           0.806    14.989    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_76__0_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124    15.113 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_28__1/O
                         net (fo=1, routed)           0.957    16.069    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[13]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    20.105 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.107    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    21.625 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[19]
                         net (fo=14, routed)          2.771    24.397    DIST_MATRIX/matrixReloaded/fpuCalculations/l82_in
    SLICE_X44Y51         LUT4 (Prop_lut4_I2_O)        0.152    24.549 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0/O
                         net (fo=6, routed)           0.821    25.370    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.326    25.696 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.982    26.678    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.124    26.802 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          0.665    27.467    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.124    27.591 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0/O
                         net (fo=3, routed)           1.581    29.172    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0_n_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.152    29.324 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0/O
                         net (fo=2, routed)           0.282    29.605    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0_n_0
    SLICE_X53Y55         LUT5 (Prop_lut5_I4_O)        0.332    29.937 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0/O
                         net (fo=2, routed)           0.958    30.896    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    31.020 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64/O
                         net (fo=1, routed)           0.000    31.020    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.418 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.418    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.640 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           1.154    32.794    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.325    33.119 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.433    33.552    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.326    33.878 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           1.097    34.975    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.124    35.099 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          1.356    36.455    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    36.579 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_2__0/O
                         net (fo=40, routed)          2.407    38.985    DIST_MATRIX/matrixReloaded/fpuCalculations/i___62_i_4__0_n_0
    SLICE_X50Y38         LUT4 (Prop_lut4_I1_O)        0.124    39.109 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__21_i_2__0/O
                         net (fo=104, routed)         3.546    42.655    DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__21_i_2__0_n_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.124    42.779 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1466__0/O
                         net (fo=1, routed)           0.612    43.391    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1466__0_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.898 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_991/CO[3]
                         net (fo=1, routed)           0.000    43.898    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_991_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.012 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_540/CO[3]
                         net (fo=1, routed)           1.112    45.124    DIST_MATRIX/matrixReloaded/fpuCalculations/orx18_in
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.148    45.272 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_245__0/O
                         net (fo=1, routed)           0.661    45.933    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_245__0_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.328    46.261 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_135__0/O
                         net (fo=1, routed)           0.878    47.139    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_135__0_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.124    47.263 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0/O
                         net (fo=1, routed)           0.941    48.204    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0_n_0
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.124    48.328 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.667    48.995    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.124    49.119 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.021    50.140    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I3_O)        0.124    50.264 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.528    51.792    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124    51.916 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.159    53.075    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I2_O)        0.124    53.199 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-12]_i_2__0/O
                         net (fo=1, routed)           1.132    54.331    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-12]_i_2__0_n_0
    SLICE_X49Y67         LUT5 (Prop_lut5_I0_O)        0.124    54.455 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-12]_i_1__0/O
                         net (fo=1, routed)           0.000    54.455    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-12]_i_1__0_n_0
    SLICE_X49Y67         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.448ns  (logic 12.360ns (22.701%)  route 42.088ns (77.299%))
  Logic Levels:           37  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=5 LUT5=6 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-12]/C
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DIST_MATRIX/matrixReloaded/data1_reg[-12]/Q
                         net (fo=26, routed)          5.189     5.707    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[11]
    SLICE_X64Y43         LUT4 (Prop_lut4_I1_O)        0.150     5.857 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0/O
                         net (fo=3, routed)           0.813     6.669    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0_n_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.328     6.997 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          1.176     8.174    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.298 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-23]_i_15__0/O
                         net (fo=2, routed)           0.277     8.575    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-23]_i_15__0_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124     8.699 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_5__0/O
                         net (fo=2, routed)           1.450    10.149    DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_5__0_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.273 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_87__0/O
                         net (fo=33, routed)          2.533    12.806    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_87__0_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.930 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_74__0/O
                         net (fo=3, routed)           1.129    14.059    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_74__0_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.183 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_76__0/O
                         net (fo=2, routed)           0.806    14.989    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_76__0_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124    15.113 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_28__1/O
                         net (fo=1, routed)           0.957    16.069    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[13]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    20.105 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.107    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    21.625 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[19]
                         net (fo=14, routed)          2.771    24.397    DIST_MATRIX/matrixReloaded/fpuCalculations/l82_in
    SLICE_X44Y51         LUT4 (Prop_lut4_I2_O)        0.152    24.549 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0/O
                         net (fo=6, routed)           0.821    25.370    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.326    25.696 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.982    26.678    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.124    26.802 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          0.665    27.467    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.124    27.591 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0/O
                         net (fo=3, routed)           1.581    29.172    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0_n_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.152    29.324 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0/O
                         net (fo=2, routed)           0.282    29.605    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0_n_0
    SLICE_X53Y55         LUT5 (Prop_lut5_I4_O)        0.332    29.937 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0/O
                         net (fo=2, routed)           0.958    30.896    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    31.020 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64/O
                         net (fo=1, routed)           0.000    31.020    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.418 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.418    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.640 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           1.154    32.794    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.325    33.119 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.433    33.552    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.326    33.878 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           1.097    34.975    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.124    35.099 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          1.356    36.455    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    36.579 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_2__0/O
                         net (fo=40, routed)          2.407    38.985    DIST_MATRIX/matrixReloaded/fpuCalculations/i___62_i_4__0_n_0
    SLICE_X50Y38         LUT4 (Prop_lut4_I1_O)        0.124    39.109 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__21_i_2__0/O
                         net (fo=104, routed)         3.546    42.655    DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__21_i_2__0_n_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.124    42.779 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1466__0/O
                         net (fo=1, routed)           0.612    43.391    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1466__0_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.898 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_991/CO[3]
                         net (fo=1, routed)           0.000    43.898    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_991_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.012 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_540/CO[3]
                         net (fo=1, routed)           1.112    45.124    DIST_MATRIX/matrixReloaded/fpuCalculations/orx18_in
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.148    45.272 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_245__0/O
                         net (fo=1, routed)           0.661    45.933    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_245__0_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.328    46.261 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_135__0/O
                         net (fo=1, routed)           0.878    47.139    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_135__0_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.124    47.263 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0/O
                         net (fo=1, routed)           0.941    48.204    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0_n_0
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.124    48.328 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.667    48.995    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.124    49.119 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.021    50.140    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I3_O)        0.124    50.264 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.528    51.792    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124    51.916 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          0.915    52.831    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I2_O)        0.124    52.955 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-3]_i_2__0/O
                         net (fo=1, routed)           1.369    54.324    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-3]_i_2__0_n_0
    SLICE_X49Y68         LUT5 (Prop_lut5_I0_O)        0.124    54.448 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-3]_i_1__0/O
                         net (fo=1, routed)           0.000    54.448    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-3]_i_1__0_n_0
    SLICE_X49Y68         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.406ns  (logic 12.360ns (22.718%)  route 42.046ns (77.282%))
  Logic Levels:           37  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=5 LUT5=6 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-12]/C
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DIST_MATRIX/matrixReloaded/data1_reg[-12]/Q
                         net (fo=26, routed)          5.189     5.707    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[11]
    SLICE_X64Y43         LUT4 (Prop_lut4_I1_O)        0.150     5.857 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0/O
                         net (fo=3, routed)           0.813     6.669    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0_n_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.328     6.997 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          1.176     8.174    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.298 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-23]_i_15__0/O
                         net (fo=2, routed)           0.277     8.575    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-23]_i_15__0_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124     8.699 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_5__0/O
                         net (fo=2, routed)           1.450    10.149    DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_5__0_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.273 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_87__0/O
                         net (fo=33, routed)          2.533    12.806    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_87__0_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.930 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_74__0/O
                         net (fo=3, routed)           1.129    14.059    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_74__0_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.183 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_76__0/O
                         net (fo=2, routed)           0.806    14.989    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_76__0_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124    15.113 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_28__1/O
                         net (fo=1, routed)           0.957    16.069    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[13]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    20.105 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.107    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    21.625 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[19]
                         net (fo=14, routed)          2.771    24.397    DIST_MATRIX/matrixReloaded/fpuCalculations/l82_in
    SLICE_X44Y51         LUT4 (Prop_lut4_I2_O)        0.152    24.549 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0/O
                         net (fo=6, routed)           0.821    25.370    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.326    25.696 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.982    26.678    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.124    26.802 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          0.665    27.467    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.124    27.591 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0/O
                         net (fo=3, routed)           1.581    29.172    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0_n_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.152    29.324 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0/O
                         net (fo=2, routed)           0.282    29.605    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0_n_0
    SLICE_X53Y55         LUT5 (Prop_lut5_I4_O)        0.332    29.937 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0/O
                         net (fo=2, routed)           0.958    30.896    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    31.020 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64/O
                         net (fo=1, routed)           0.000    31.020    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.418 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.418    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.640 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           1.154    32.794    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.325    33.119 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.433    33.552    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.326    33.878 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           1.097    34.975    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.124    35.099 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          1.356    36.455    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    36.579 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_2__0/O
                         net (fo=40, routed)          2.407    38.985    DIST_MATRIX/matrixReloaded/fpuCalculations/i___62_i_4__0_n_0
    SLICE_X50Y38         LUT4 (Prop_lut4_I1_O)        0.124    39.109 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__21_i_2__0/O
                         net (fo=104, routed)         3.546    42.655    DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__21_i_2__0_n_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.124    42.779 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1466__0/O
                         net (fo=1, routed)           0.612    43.391    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1466__0_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.898 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_991/CO[3]
                         net (fo=1, routed)           0.000    43.898    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_991_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.012 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_540/CO[3]
                         net (fo=1, routed)           1.112    45.124    DIST_MATRIX/matrixReloaded/fpuCalculations/orx18_in
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.148    45.272 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_245__0/O
                         net (fo=1, routed)           0.661    45.933    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_245__0_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.328    46.261 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_135__0/O
                         net (fo=1, routed)           0.878    47.139    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_135__0_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.124    47.263 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0/O
                         net (fo=1, routed)           0.941    48.204    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0_n_0
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.124    48.328 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.667    48.995    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.124    49.119 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.021    50.140    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I3_O)        0.124    50.264 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.528    51.792    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124    51.916 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.056    52.972    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X51Y53         LUT6 (Prop_lut6_I2_O)        0.124    53.096 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-9]_i_2__0/O
                         net (fo=1, routed)           1.186    54.282    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-9]_i_2__0_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I0_O)        0.124    54.406 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-9]_i_1__0/O
                         net (fo=1, routed)           0.000    54.406    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-9]_i_1__0_n_0
    SLICE_X51Y68         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.396ns  (logic 12.360ns (22.722%)  route 42.036ns (77.278%))
  Logic Levels:           37  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=5 LUT5=6 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-12]/C
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DIST_MATRIX/matrixReloaded/data1_reg[-12]/Q
                         net (fo=26, routed)          5.189     5.707    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[11]
    SLICE_X64Y43         LUT4 (Prop_lut4_I1_O)        0.150     5.857 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0/O
                         net (fo=3, routed)           0.813     6.669    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0_n_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.328     6.997 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          1.176     8.174    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.298 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-23]_i_15__0/O
                         net (fo=2, routed)           0.277     8.575    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-23]_i_15__0_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124     8.699 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_5__0/O
                         net (fo=2, routed)           1.450    10.149    DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_5__0_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.273 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_87__0/O
                         net (fo=33, routed)          2.533    12.806    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_87__0_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.930 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_74__0/O
                         net (fo=3, routed)           1.129    14.059    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_74__0_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.183 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_76__0/O
                         net (fo=2, routed)           0.806    14.989    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_76__0_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124    15.113 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_28__1/O
                         net (fo=1, routed)           0.957    16.069    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[13]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    20.105 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.107    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    21.625 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[19]
                         net (fo=14, routed)          2.771    24.397    DIST_MATRIX/matrixReloaded/fpuCalculations/l82_in
    SLICE_X44Y51         LUT4 (Prop_lut4_I2_O)        0.152    24.549 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0/O
                         net (fo=6, routed)           0.821    25.370    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.326    25.696 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.982    26.678    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.124    26.802 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          0.665    27.467    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.124    27.591 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0/O
                         net (fo=3, routed)           1.581    29.172    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0_n_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.152    29.324 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0/O
                         net (fo=2, routed)           0.282    29.605    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0_n_0
    SLICE_X53Y55         LUT5 (Prop_lut5_I4_O)        0.332    29.937 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0/O
                         net (fo=2, routed)           0.958    30.896    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    31.020 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64/O
                         net (fo=1, routed)           0.000    31.020    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.418 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.418    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.640 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           1.154    32.794    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.325    33.119 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.433    33.552    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.326    33.878 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           1.097    34.975    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.124    35.099 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          1.356    36.455    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    36.579 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_2__0/O
                         net (fo=40, routed)          2.407    38.985    DIST_MATRIX/matrixReloaded/fpuCalculations/i___62_i_4__0_n_0
    SLICE_X50Y38         LUT4 (Prop_lut4_I1_O)        0.124    39.109 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__21_i_2__0/O
                         net (fo=104, routed)         3.546    42.655    DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__21_i_2__0_n_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.124    42.779 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1466__0/O
                         net (fo=1, routed)           0.612    43.391    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1466__0_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.898 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_991/CO[3]
                         net (fo=1, routed)           0.000    43.898    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_991_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.012 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_540/CO[3]
                         net (fo=1, routed)           1.112    45.124    DIST_MATRIX/matrixReloaded/fpuCalculations/orx18_in
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.148    45.272 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_245__0/O
                         net (fo=1, routed)           0.661    45.933    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_245__0_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.328    46.261 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_135__0/O
                         net (fo=1, routed)           0.878    47.139    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_135__0_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.124    47.263 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0/O
                         net (fo=1, routed)           0.941    48.204    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0_n_0
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.124    48.328 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.667    48.995    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.124    49.119 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.021    50.140    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I3_O)        0.124    50.264 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.528    51.792    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124    51.916 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          0.864    52.780    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I2_O)        0.124    52.904 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-7]_i_2__0/O
                         net (fo=1, routed)           1.368    54.272    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-7]_i_2__0_n_0
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.124    54.396 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-7]_i_1__0/O
                         net (fo=1, routed)           0.000    54.396    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-7]_i_1__0_n_0
    SLICE_X50Y69         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.380ns  (logic 12.360ns (22.729%)  route 42.020ns (77.271%))
  Logic Levels:           37  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=5 LUT5=6 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-12]/C
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DIST_MATRIX/matrixReloaded/data1_reg[-12]/Q
                         net (fo=26, routed)          5.189     5.707    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[11]
    SLICE_X64Y43         LUT4 (Prop_lut4_I1_O)        0.150     5.857 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0/O
                         net (fo=3, routed)           0.813     6.669    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0_n_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.328     6.997 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          1.176     8.174    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.298 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-23]_i_15__0/O
                         net (fo=2, routed)           0.277     8.575    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-23]_i_15__0_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124     8.699 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_5__0/O
                         net (fo=2, routed)           1.450    10.149    DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_5__0_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.273 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_87__0/O
                         net (fo=33, routed)          2.533    12.806    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_87__0_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.930 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_74__0/O
                         net (fo=3, routed)           1.129    14.059    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_74__0_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.183 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_76__0/O
                         net (fo=2, routed)           0.806    14.989    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_76__0_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124    15.113 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_28__1/O
                         net (fo=1, routed)           0.957    16.069    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[13]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    20.105 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.107    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    21.625 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[19]
                         net (fo=14, routed)          2.771    24.397    DIST_MATRIX/matrixReloaded/fpuCalculations/l82_in
    SLICE_X44Y51         LUT4 (Prop_lut4_I2_O)        0.152    24.549 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0/O
                         net (fo=6, routed)           0.821    25.370    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.326    25.696 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.982    26.678    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.124    26.802 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          0.665    27.467    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.124    27.591 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0/O
                         net (fo=3, routed)           1.581    29.172    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0_n_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.152    29.324 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0/O
                         net (fo=2, routed)           0.282    29.605    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0_n_0
    SLICE_X53Y55         LUT5 (Prop_lut5_I4_O)        0.332    29.937 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0/O
                         net (fo=2, routed)           0.958    30.896    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    31.020 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64/O
                         net (fo=1, routed)           0.000    31.020    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.418 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.418    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.640 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           1.154    32.794    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.325    33.119 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.433    33.552    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.326    33.878 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           1.097    34.975    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.124    35.099 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          1.356    36.455    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    36.579 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_2__0/O
                         net (fo=40, routed)          2.407    38.985    DIST_MATRIX/matrixReloaded/fpuCalculations/i___62_i_4__0_n_0
    SLICE_X50Y38         LUT4 (Prop_lut4_I1_O)        0.124    39.109 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__21_i_2__0/O
                         net (fo=104, routed)         3.546    42.655    DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__21_i_2__0_n_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.124    42.779 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1466__0/O
                         net (fo=1, routed)           0.612    43.391    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1466__0_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.898 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_991/CO[3]
                         net (fo=1, routed)           0.000    43.898    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_991_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.012 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_540/CO[3]
                         net (fo=1, routed)           1.112    45.124    DIST_MATRIX/matrixReloaded/fpuCalculations/orx18_in
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.148    45.272 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_245__0/O
                         net (fo=1, routed)           0.661    45.933    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_245__0_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.328    46.261 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_135__0/O
                         net (fo=1, routed)           0.878    47.139    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_135__0_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.124    47.263 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0/O
                         net (fo=1, routed)           0.941    48.204    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0_n_0
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.124    48.328 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.667    48.995    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.124    49.119 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.021    50.140    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I3_O)        0.124    50.264 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.528    51.792    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124    51.916 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          0.958    52.874    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I2_O)        0.124    52.998 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-11]_i_2__0/O
                         net (fo=1, routed)           1.258    54.256    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-11]_i_2__0_n_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.124    54.380 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-11]_i_1__0/O
                         net (fo=1, routed)           0.000    54.380    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-11]_i_1__0_n_0
    SLICE_X50Y68         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.282ns  (logic 12.360ns (22.770%)  route 41.922ns (77.230%))
  Logic Levels:           37  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=5 LUT5=6 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-12]/C
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DIST_MATRIX/matrixReloaded/data1_reg[-12]/Q
                         net (fo=26, routed)          5.189     5.707    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[11]
    SLICE_X64Y43         LUT4 (Prop_lut4_I1_O)        0.150     5.857 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0/O
                         net (fo=3, routed)           0.813     6.669    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0_n_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.328     6.997 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          1.176     8.174    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.298 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-23]_i_15__0/O
                         net (fo=2, routed)           0.277     8.575    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-23]_i_15__0_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124     8.699 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_5__0/O
                         net (fo=2, routed)           1.450    10.149    DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_5__0_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.273 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_87__0/O
                         net (fo=33, routed)          2.533    12.806    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_87__0_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.930 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_74__0/O
                         net (fo=3, routed)           1.129    14.059    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_74__0_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.183 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_76__0/O
                         net (fo=2, routed)           0.806    14.989    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_76__0_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124    15.113 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_28__1/O
                         net (fo=1, routed)           0.957    16.069    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[13]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    20.105 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.107    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    21.625 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[19]
                         net (fo=14, routed)          2.771    24.397    DIST_MATRIX/matrixReloaded/fpuCalculations/l82_in
    SLICE_X44Y51         LUT4 (Prop_lut4_I2_O)        0.152    24.549 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0/O
                         net (fo=6, routed)           0.821    25.370    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.326    25.696 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.982    26.678    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.124    26.802 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          0.665    27.467    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.124    27.591 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0/O
                         net (fo=3, routed)           1.581    29.172    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0_n_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.152    29.324 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0/O
                         net (fo=2, routed)           0.282    29.605    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0_n_0
    SLICE_X53Y55         LUT5 (Prop_lut5_I4_O)        0.332    29.937 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0/O
                         net (fo=2, routed)           0.958    30.896    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    31.020 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64/O
                         net (fo=1, routed)           0.000    31.020    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.418 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.418    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.640 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           1.154    32.794    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.325    33.119 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.433    33.552    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.326    33.878 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           1.097    34.975    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.124    35.099 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          1.356    36.455    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    36.579 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_2__0/O
                         net (fo=40, routed)          2.407    38.985    DIST_MATRIX/matrixReloaded/fpuCalculations/i___62_i_4__0_n_0
    SLICE_X50Y38         LUT4 (Prop_lut4_I1_O)        0.124    39.109 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__21_i_2__0/O
                         net (fo=104, routed)         3.546    42.655    DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__21_i_2__0_n_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.124    42.779 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1466__0/O
                         net (fo=1, routed)           0.612    43.391    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1466__0_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.898 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_991/CO[3]
                         net (fo=1, routed)           0.000    43.898    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_991_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.012 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_540/CO[3]
                         net (fo=1, routed)           1.112    45.124    DIST_MATRIX/matrixReloaded/fpuCalculations/orx18_in
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.148    45.272 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_245__0/O
                         net (fo=1, routed)           0.661    45.933    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_245__0_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.328    46.261 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_135__0/O
                         net (fo=1, routed)           0.878    47.139    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_135__0_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.124    47.263 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0/O
                         net (fo=1, routed)           0.941    48.204    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0_n_0
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.124    48.328 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.667    48.995    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.124    49.119 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.021    50.140    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I3_O)        0.124    50.264 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.528    51.792    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124    51.916 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          0.723    52.639    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I2_O)        0.124    52.763 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-8]_i_2__0/O
                         net (fo=1, routed)           1.395    54.158    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-8]_i_2__0_n_0
    SLICE_X51Y69         LUT5 (Prop_lut5_I0_O)        0.124    54.282 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-8]_i_1__0/O
                         net (fo=1, routed)           0.000    54.282    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-8]_i_1__0_n_0
    SLICE_X51Y69         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.168ns  (logic 12.360ns (22.818%)  route 41.808ns (77.182%))
  Logic Levels:           37  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=5 LUT5=6 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-12]/C
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DIST_MATRIX/matrixReloaded/data1_reg[-12]/Q
                         net (fo=26, routed)          5.189     5.707    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[11]
    SLICE_X64Y43         LUT4 (Prop_lut4_I1_O)        0.150     5.857 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0/O
                         net (fo=3, routed)           0.813     6.669    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0_n_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.328     6.997 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          1.176     8.174    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.298 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-23]_i_15__0/O
                         net (fo=2, routed)           0.277     8.575    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-23]_i_15__0_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124     8.699 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_5__0/O
                         net (fo=2, routed)           1.450    10.149    DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_5__0_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.273 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_87__0/O
                         net (fo=33, routed)          2.533    12.806    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_87__0_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.930 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_74__0/O
                         net (fo=3, routed)           1.129    14.059    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_74__0_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.183 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_76__0/O
                         net (fo=2, routed)           0.806    14.989    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_76__0_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124    15.113 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_28__1/O
                         net (fo=1, routed)           0.957    16.069    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[13]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    20.105 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.107    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    21.625 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[19]
                         net (fo=14, routed)          2.771    24.397    DIST_MATRIX/matrixReloaded/fpuCalculations/l82_in
    SLICE_X44Y51         LUT4 (Prop_lut4_I2_O)        0.152    24.549 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0/O
                         net (fo=6, routed)           0.821    25.370    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.326    25.696 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.982    26.678    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.124    26.802 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          0.665    27.467    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.124    27.591 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0/O
                         net (fo=3, routed)           1.581    29.172    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_4__0_n_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.152    29.324 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0/O
                         net (fo=2, routed)           0.282    29.605    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_2__0_n_0
    SLICE_X53Y55         LUT5 (Prop_lut5_I4_O)        0.332    29.937 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0/O
                         net (fo=2, routed)           0.958    30.896    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_i_1__0_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    31.020 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___64/O
                         net (fo=1, routed)           0.000    31.020    DIST_MATRIX/matrixReloaded/fpuCalculations/i___64_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.418 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.418    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.640 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           1.154    32.794    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.325    33.119 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.433    33.552    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I5_O)        0.326    33.878 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           1.097    34.975    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I3_O)        0.124    35.099 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          1.356    36.455    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    36.579 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_2__0/O
                         net (fo=40, routed)          2.407    38.985    DIST_MATRIX/matrixReloaded/fpuCalculations/i___62_i_4__0_n_0
    SLICE_X50Y38         LUT4 (Prop_lut4_I1_O)        0.124    39.109 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__21_i_2__0/O
                         net (fo=104, routed)         3.546    42.655    DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__21_i_2__0_n_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.124    42.779 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1466__0/O
                         net (fo=1, routed)           0.612    43.391    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1466__0_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.898 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_991/CO[3]
                         net (fo=1, routed)           0.000    43.898    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_991_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.012 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_540/CO[3]
                         net (fo=1, routed)           1.112    45.124    DIST_MATRIX/matrixReloaded/fpuCalculations/orx18_in
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.148    45.272 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_245__0/O
                         net (fo=1, routed)           0.661    45.933    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_245__0_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I4_O)        0.328    46.261 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_135__0/O
                         net (fo=1, routed)           0.878    47.139    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_135__0_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.124    47.263 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0/O
                         net (fo=1, routed)           0.941    48.204    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0_n_0
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.124    48.328 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.667    48.995    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.124    49.119 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.021    50.140    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I3_O)        0.124    50.264 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.528    51.792    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124    51.916 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          0.646    52.562    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I2_O)        0.124    52.686 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-6]_i_2__0/O
                         net (fo=1, routed)           1.359    54.044    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-6]_i_2__0_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124    54.168 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-6]_i_1__0/O
                         net (fo=1, routed)           0.000    54.168    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-6]_i_1__0_n_0
    SLICE_X52Y69         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pidBlock/PID_PITCH/error_reg[-23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/PID_PITCH/prevError_reg[-23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.328%)  route 0.059ns (28.672%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE                         0.000     0.000 r  pidBlock/PID_PITCH/error_reg[-23]/C
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  pidBlock/PID_PITCH/error_reg[-23]/Q
                         net (fo=3, routed)           0.059     0.207    pidBlock/PID_PITCH/error[-23]
    SLICE_X9Y106         FDRE                                         r  pidBlock/PID_PITCH/prevError_reg[-23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_PITCH/ResultReady_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/pRq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE                         0.000     0.000 r  pidBlock/PID_PITCH/ResultReady_reg/C
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pidBlock/PID_PITCH/ResultReady_reg/Q
                         net (fo=2, routed)           0.067     0.208    pidBlock/pitchReady
    SLICE_X31Y108        FDRE                                         r  pidBlock/pRq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_ROLL/ResultReady_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/rRq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE                         0.000     0.000 r  pidBlock/PID_ROLL/ResultReady_reg/C
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pidBlock/PID_ROLL/ResultReady_reg/Q
                         net (fo=2, routed)           0.067     0.208    pidBlock/rollReady
    SLICE_X35Y106        FDRE                                         r  pidBlock/rRq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/I_I2CITF/WR_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/WRq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE                         0.000     0.000 r  i2cExternal/I_I2CITF/WR_reg/C
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/I_I2CITF/WR_reg/Q
                         net (fo=2, routed)           0.076     0.217    i2cExternal/WR
    SLICE_X0Y115         FDRE                                         r  i2cExternal/WRq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_PITCH/error_reg[-22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/PID_PITCH/prevError_reg[-22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.148ns (66.471%)  route 0.075ns (33.529%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE                         0.000     0.000 r  pidBlock/PID_PITCH/error_reg[-22]/C
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  pidBlock/PID_PITCH/error_reg[-22]/Q
                         net (fo=3, routed)           0.075     0.223    pidBlock/PID_PITCH/error[-22]
    SLICE_X9Y106         FDRE                                         r  pidBlock/PID_PITCH/prevError_reg[-22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/I_I2CITF/ADDRESS_READY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/ADDq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE                         0.000     0.000 r  i2cExternal/I_I2CITF/ADDRESS_READY_reg/C
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i2cExternal/I_I2CITF/ADDRESS_READY_reg/Q
                         net (fo=2, routed)           0.067     0.231    i2cExternal/ADDRESS_READY
    SLICE_X2Y115         FDRE                                         r  i2cExternal/ADDq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/tempRes_reg[-1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/data0_reg[-1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/tempRes_reg[-1]/C
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DIST_MATRIX/matrixReloaded/tempRes_reg[-1]/Q
                         net (fo=1, routed)           0.056     0.197    DIST_MATRIX/matrixReloaded/tempRes_reg[-_n_0_1]
    SLICE_X50Y78         LUT6 (Prop_lut6_I5_O)        0.045     0.242 r  DIST_MATRIX/matrixReloaded/data0[-1]_i_1/O
                         net (fo=1, routed)           0.000     0.242    DIST_MATRIX/matrixReloaded/data0[-1]_i_1_n_0
    SLICE_X50Y78         FDSE                                         r  DIST_MATRIX/matrixReloaded/data0_reg[-1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_32_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/WRITE_DATA_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y116        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_32_reg[25]/C
    SLICE_X25Y116        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/BUFFER_32_reg[25]/Q
                         net (fo=1, routed)           0.102     0.243    i2cExternal/BUFFER_32_reg_n_0_[25]
    SLICE_X26Y116        FDRE                                         r  i2cExternal/WRITE_DATA_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_32_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/WRITE_DATA_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y116        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_32_reg[27]/C
    SLICE_X25Y116        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/BUFFER_32_reg[27]/Q
                         net (fo=1, routed)           0.102     0.243    i2cExternal/BUFFER_32_reg_n_0_[27]
    SLICE_X26Y116        FDRE                                         r  i2cExternal/WRITE_DATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_32_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/WRITE_DATA_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.330%)  route 0.105ns (42.670%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y116        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_32_reg[30]/C
    SLICE_X25Y116        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/BUFFER_32_reg[30]/Q
                         net (fo=1, routed)           0.105     0.246    i2cExternal/BUFFER_32_reg_n_0_[30]
    SLICE_X26Y116        FDRE                                         r  i2cExternal/WRITE_DATA_reg[30]/D
  -------------------------------------------------------------------    -------------------





