<div id="pf22" class="pf w0 h0" data-page-no="22"><div class="pc pc22 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg22.png"/><div class="t m0 x9 he ybe ff1 fs1 fc0 sc0 ls0 ws0">1.2.2<span class="_ _b"> </span>Typographic notation</div><div class="t m0 x9 hf ybf ff3 fs5 fc0 sc0 ls0 ws0">The following typographic notation is used throughout this document:</div><div class="t m0 x2e h10 yc0 ff1 fs4 fc0 sc0 ls0 ws191">Example Description</div><div class="t m0 x2c h7 yc1 ff5 fs4 fc0 sc0 ls0 ws190">placeholder<span class="ff2 ws0">, x<span class="_ _e"> </span>Items in italics are placeholders for information that you provide. Italicized text is also used for</span></div><div class="t m0 x15 h7 yc2 ff2 fs4 fc0 sc0 ls0 ws0">the titles of publications and for emphasis. Plain lowercase letters are also used as</div><div class="t m0 x15 h7 yc3 ff2 fs4 fc0 sc0 ls0 ws0">placeholders for single letters and numbers.</div><div class="t m0 x2c h11 yc4 ff6 fs4 fc0 sc0 ls0 ws192">code <span class="ff2 ws0 v0">Fixed-width type indicates text that must be typed exactly as shown. It is used for instruction</span></div><div class="t m0 x15 h7 yc5 ff2 fs4 fc0 sc0 ls0 ws0">mnemonics, directives, symbols, subcommands, parameters, and operators. Fixed-width type</div><div class="t m0 x15 h7 yc6 ff2 fs4 fc0 sc0 ls0 ws0">is also used for example code. Instruction mnemonics and directives in text and tables are</div><div class="t m0 x15 h7 yc7 ff2 fs4 fc0 sc0 ls0 ws0">shown in all caps; for example, BSR.</div><div class="t m0 x2c h7 yc8 ff2 fs4 fc0 sc0 ls0 ws0">SR[SCM]<span class="_ _f"> </span>A mnemonic in brackets represents a named field in a register. This example refers to the</div><div class="t m0 x15 h7 yc9 ff2 fs4 fc0 sc0 ls0 ws0">Scaling Mode (SCM) field in the Status Register (SR).</div><div class="t m0 x2c h7 yca ff2 fs4 fc0 sc0 ls0 ws0">REVNO[6:4], XAD[7:0]<span class="_ _10"> </span>Numbers in brackets and separated by a colon represent either:</div><div class="t m0 x2f h7 ycb ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>A subset of a register&apos;s named field</div><div class="t m0 x30 h7 ycc ff2 fs4 fc0 sc0 ls0 ws0">For example, REVNO[6:4] refers to bits 6–4 that are part of the COREREV field that</div><div class="t m0 x30 h7 ycd ff2 fs4 fc0 sc0 ls0 ws0">occupies bits 6–0 of the REVNO register.</div><div class="t m0 x2f h7 yce ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>A continuous range of individual signals of a bus</div><div class="t m0 x30 h7 ycf ff2 fs4 fc0 sc0 ls0 ws0">For example, XAD[7:0] refers to signals 7–0 of the XAD bus.</div><div class="t m0 x9 he yd0 ff1 fs1 fc0 sc0 ls0 ws0">1.2.3<span class="_ _b"> </span>Special terms</div><div class="t m0 x9 hf yd1 ff3 fs5 fc0 sc0 ls0 ws0">The following terms have special meanings:</div><div class="t m0 x31 h10 yd2 ff1 fs4 fc0 sc0 ls0 ws193">Term Meaning</div><div class="t m0 x2c h7 yd3 ff2 fs4 fc0 sc0 ls0 ws0">asserted<span class="_ _12"> </span>Refers to the state of a signal as follows:</div><div class="t m0 x32 h7 yd4 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>An active-high signal is asserted when high (1).</div><div class="t m0 x32 h7 yd5 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>An active-low signal is asserted when low (0).</div><div class="t m0 x2c h7 yd6 ff2 fs4 fc0 sc0 ls0 ws0">deasserted<span class="_ _13"> </span>Refers to the state of a signal as follows:</div><div class="t m0 x32 h7 yd7 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>An active-high signal is deasserted when low (0).</div><div class="t m0 x32 h7 yd8 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>An active-low signal is deasserted when high (1).</div><div class="t m0 x2d h7 yd9 ff2 fs4 fc0 sc0 ls0 ws0">In some cases, deasserted signals are described as <span class="ff5 ws190">negated</span>.</div><div class="t m0 x2c h7 yda ff2 fs4 fc0 sc0 ls0 ws0">reserved<span class="_ _14"> </span>Refers to a memory space, register, or field that is either</div><div class="t m0 x2d h7 ydb ff2 fs4 fc0 sc0 ls0 ws0">reserved for future use or for which, when written to, the</div><div class="t m0 x2d h7 ydc ff2 fs4 fc0 sc0 ls0 ws0">module or chip behavior is unpredictable.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0">Conventions</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">34<span class="_ _9"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
