// Seed: 1158501007
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  assign module_1.id_0 = 0;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1
    , id_12,
    input tri id_2,
    output tri1 id_3,
    output supply1 id_4,
    output tri1 id_5,
    input supply1 id_6,
    input uwire id_7,
    input supply1 id_8,
    output supply0 id_9,
    input supply0 id_10
);
  logic id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_12,
      id_13
  );
endmodule
