INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lori/DigitalDesign/A3T2/A3T2.ip_user_files/bd/decoder4_16/ipshared/6d83/decoder3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lori/DigitalDesign/A3T2/A3T2.ip_user_files/bd/decoder4_16/ip/decoder4_16_decoder3_8_0_0/sim/decoder4_16_decoder3_8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4_16_decoder3_8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lori/DigitalDesign/A3T2/A3T2.ip_user_files/bd/decoder4_16/ip/decoder4_16_decoder3_8_1_0/sim/decoder4_16_decoder3_8_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4_16_decoder3_8_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lori/DigitalDesign/A3T2/A3T2.ip_user_files/bd/decoder4_16/ip/decoder4_16_xlconcat_0_0/sim/decoder4_16_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4_16_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lori/DigitalDesign/A3T2/A3T2.ip_user_files/bd/decoder4_16/ip/decoder4_16_util_vector_logic_0_1/sim/decoder4_16_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4_16_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lori/DigitalDesign/A3T2/A3T2.ip_user_files/bd/decoder4_16/ip/decoder4_16_util_vector_logic_1_0/sim/decoder4_16_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4_16_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lori/DigitalDesign/A3T2/A3T2.ip_user_files/bd/decoder4_16/ip/decoder4_16_util_vector_logic_2_0/sim/decoder4_16_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4_16_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lori/DigitalDesign/A3T2/A3T2.ip_user_files/bd/decoder4_16/sim/decoder4_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lori/DigitalDesign/A3T2/A3T2.srcs/sources_1/bd/decoder4_16/hdl/decoder4_16_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4_16_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lori/DigitalDesign/A3T2/A3T2.srcs/sim_1/new/decoder4_16_bd_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4_16_bd_tb
