{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 01 22:22:57 2020 " "Info: Processing started: Wed Jan 01 22:22:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part5 -c part5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part5 -c part5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "part5.bdf" "" { Schematic "C:/Users/user/Digital Quartus/M01/Lab3/part5/part5.bdf" { { 152 104 272 168 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ROM_LPM32x8:inst\|altsyncram:altsyncram_component\|altsyncram_oq91:auto_generated\|ram_block1a0~porta_address_reg2 Adress\[2\] clk 3.641 ns memory " "Info: tsu for memory \"ROM_LPM32x8:inst\|altsyncram:altsyncram_component\|altsyncram_oq91:auto_generated\|ram_block1a0~porta_address_reg2\" (data pin = \"Adress\[2\]\", clock pin = \"clk\") is 3.641 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.353 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns Adress\[2\] 1 PIN PIN_H11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_H11; Fanout = 1; PIN Node = 'Adress\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adress[2] } "NODE_NAME" } } { "part5.bdf" "" { Schematic "C:/Users/user/Digital Quartus/M01/Lab3/part5/part5.bdf" { { 72 80 248 88 "Adress\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.381 ns) + CELL(0.142 ns) 6.353 ns ROM_LPM32x8:inst\|altsyncram:altsyncram_component\|altsyncram_oq91:auto_generated\|ram_block1a0~porta_address_reg2 2 MEM M4K_X26_Y32 8 " "Info: 2: + IC(5.381 ns) + CELL(0.142 ns) = 6.353 ns; Loc. = M4K_X26_Y32; Fanout = 8; MEM Node = 'ROM_LPM32x8:inst\|altsyncram:altsyncram_component\|altsyncram_oq91:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.523 ns" { Adress[2] ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_oq91.tdf" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part5/db/altsyncram_oq91.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.972 ns ( 15.30 % ) " "Info: Total cell delay = 0.972 ns ( 15.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.381 ns ( 84.70 % ) " "Info: Total interconnect delay = 5.381 ns ( 84.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.353 ns" { Adress[2] ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.353 ns" { Adress[2] {} Adress[2]~combout {} ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 5.381ns } { 0.000ns 0.830ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_oq91.tdf" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part5/db/altsyncram_oq91.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.747 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part5.bdf" "" { Schematic "C:/Users/user/Digital Quartus/M01/Lab3/part5/part5.bdf" { { 152 104 272 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "part5.bdf" "" { Schematic "C:/Users/user/Digital Quartus/M01/Lab3/part5/part5.bdf" { { 152 104 272 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.661 ns) 2.747 ns ROM_LPM32x8:inst\|altsyncram:altsyncram_component\|altsyncram_oq91:auto_generated\|ram_block1a0~porta_address_reg2 3 MEM M4K_X26_Y32 8 " "Info: 3: + IC(0.969 ns) + CELL(0.661 ns) = 2.747 ns; Loc. = M4K_X26_Y32; Fanout = 8; MEM Node = 'ROM_LPM32x8:inst\|altsyncram:altsyncram_component\|altsyncram_oq91:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { clk~clkctrl ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_oq91.tdf" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part5/db/altsyncram_oq91.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.43 % ) " "Info: Total cell delay = 1.660 ns ( 60.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 39.57 % ) " "Info: Total interconnect delay = 1.087 ns ( 39.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { clk clk~clkctrl ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { clk {} clk~combout {} clk~clkctrl {} ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.118ns 0.969ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.353 ns" { Adress[2] ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.353 ns" { Adress[2] {} Adress[2]~combout {} ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 5.381ns } { 0.000ns 0.830ns 0.142ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { clk clk~clkctrl ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { clk {} clk~combout {} clk~clkctrl {} ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.118ns 0.969ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk DataOut\[0\] ROM_LPM32x8:inst\|altsyncram:altsyncram_component\|altsyncram_oq91:auto_generated\|ram_block1a0~porta_address_reg0 11.916 ns memory " "Info: tco from clock \"clk\" to destination pin \"DataOut\[0\]\" through memory \"ROM_LPM32x8:inst\|altsyncram:altsyncram_component\|altsyncram_oq91:auto_generated\|ram_block1a0~porta_address_reg0\" is 11.916 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.747 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part5.bdf" "" { Schematic "C:/Users/user/Digital Quartus/M01/Lab3/part5/part5.bdf" { { 152 104 272 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "part5.bdf" "" { Schematic "C:/Users/user/Digital Quartus/M01/Lab3/part5/part5.bdf" { { 152 104 272 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.661 ns) 2.747 ns ROM_LPM32x8:inst\|altsyncram:altsyncram_component\|altsyncram_oq91:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X26_Y32 8 " "Info: 3: + IC(0.969 ns) + CELL(0.661 ns) = 2.747 ns; Loc. = M4K_X26_Y32; Fanout = 8; MEM Node = 'ROM_LPM32x8:inst\|altsyncram:altsyncram_component\|altsyncram_oq91:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { clk~clkctrl ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_oq91.tdf" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part5/db/altsyncram_oq91.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.43 % ) " "Info: Total cell delay = 1.660 ns ( 60.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 39.57 % ) " "Info: Total interconnect delay = 1.087 ns ( 39.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { clk clk~clkctrl ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { clk {} clk~combout {} clk~clkctrl {} ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.969ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_oq91.tdf" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part5/db/altsyncram_oq91.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.960 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM_LPM32x8:inst\|altsyncram:altsyncram_component\|altsyncram_oq91:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X26_Y32 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y32; Fanout = 8; MEM Node = 'ROM_LPM32x8:inst\|altsyncram:altsyncram_component\|altsyncram_oq91:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_oq91.tdf" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part5/db/altsyncram_oq91.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns ROM_LPM32x8:inst\|altsyncram:altsyncram_component\|altsyncram_oq91:auto_generated\|q_a\[0\] 2 MEM M4K_X26_Y32 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y32; Fanout = 1; MEM Node = 'ROM_LPM32x8:inst\|altsyncram:altsyncram_component\|altsyncram_oq91:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_oq91.tdf" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part5/db/altsyncram_oq91.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.159 ns) + CELL(2.808 ns) 8.960 ns DataOut\[0\] 3 PIN PIN_AF8 0 " "Info: 3: + IC(3.159 ns) + CELL(2.808 ns) = 8.960 ns; Loc. = PIN_AF8; Fanout = 0; PIN Node = 'DataOut\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.967 ns" { ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|q_a[0] DataOut[0] } "NODE_NAME" } } { "part5.bdf" "" { Schematic "C:/Users/user/Digital Quartus/M01/Lab3/part5/part5.bdf" { { 72 552 730 88 "DataOut\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.801 ns ( 64.74 % ) " "Info: Total cell delay = 5.801 ns ( 64.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.159 ns ( 35.26 % ) " "Info: Total interconnect delay = 3.159 ns ( 35.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.960 ns" { ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|q_a[0] DataOut[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.960 ns" { ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 {} ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|q_a[0] {} DataOut[0] {} } { 0.000ns 0.000ns 3.159ns } { 0.000ns 2.993ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { clk clk~clkctrl ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { clk {} clk~combout {} clk~clkctrl {} ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.969ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.960 ns" { ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|q_a[0] DataOut[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.960 ns" { ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 {} ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|q_a[0] {} DataOut[0] {} } { 0.000ns 0.000ns 3.159ns } { 0.000ns 2.993ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ROM_LPM32x8:inst\|altsyncram:altsyncram_component\|altsyncram_oq91:auto_generated\|ram_block1a0~porta_address_reg0 Adress\[0\] clk 0.642 ns memory " "Info: th for memory \"ROM_LPM32x8:inst\|altsyncram:altsyncram_component\|altsyncram_oq91:auto_generated\|ram_block1a0~porta_address_reg0\" (data pin = \"Adress\[0\]\", clock pin = \"clk\") is 0.642 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.747 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 2.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part5.bdf" "" { Schematic "C:/Users/user/Digital Quartus/M01/Lab3/part5/part5.bdf" { { 152 104 272 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "part5.bdf" "" { Schematic "C:/Users/user/Digital Quartus/M01/Lab3/part5/part5.bdf" { { 152 104 272 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.661 ns) 2.747 ns ROM_LPM32x8:inst\|altsyncram:altsyncram_component\|altsyncram_oq91:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X26_Y32 8 " "Info: 3: + IC(0.969 ns) + CELL(0.661 ns) = 2.747 ns; Loc. = M4K_X26_Y32; Fanout = 8; MEM Node = 'ROM_LPM32x8:inst\|altsyncram:altsyncram_component\|altsyncram_oq91:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { clk~clkctrl ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_oq91.tdf" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part5/db/altsyncram_oq91.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.43 % ) " "Info: Total cell delay = 1.660 ns ( 60.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 39.57 % ) " "Info: Total interconnect delay = 1.087 ns ( 39.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { clk clk~clkctrl ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { clk {} clk~combout {} clk~clkctrl {} ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.969ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_oq91.tdf" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part5/db/altsyncram_oq91.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.339 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns Adress\[0\] 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'Adress\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adress[0] } "NODE_NAME" } } { "part5.bdf" "" { Schematic "C:/Users/user/Digital Quartus/M01/Lab3/part5/part5.bdf" { { 72 80 248 88 "Adress\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.218 ns) + CELL(0.142 ns) 2.339 ns ROM_LPM32x8:inst\|altsyncram:altsyncram_component\|altsyncram_oq91:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M4K_X26_Y32 8 " "Info: 2: + IC(1.218 ns) + CELL(0.142 ns) = 2.339 ns; Loc. = M4K_X26_Y32; Fanout = 8; MEM Node = 'ROM_LPM32x8:inst\|altsyncram:altsyncram_component\|altsyncram_oq91:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { Adress[0] ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_oq91.tdf" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part5/db/altsyncram_oq91.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.121 ns ( 47.93 % ) " "Info: Total cell delay = 1.121 ns ( 47.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 52.07 % ) " "Info: Total interconnect delay = 1.218 ns ( 52.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { Adress[0] ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { Adress[0] {} Adress[0]~combout {} ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.218ns } { 0.000ns 0.979ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { clk clk~clkctrl ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { clk {} clk~combout {} clk~clkctrl {} ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.969ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { Adress[0] ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { Adress[0] {} Adress[0]~combout {} ROM_LPM32x8:inst|altsyncram:altsyncram_component|altsyncram_oq91:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.218ns } { 0.000ns 0.979ns 0.142ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 01 22:22:58 2020 " "Info: Processing ended: Wed Jan 01 22:22:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
