<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>GTM transceivers - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-322a2cd5.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="gtm-transceivers"><a class="header" href="#gtm-transceivers">GTM transceivers</a></h1>
<h2 id="tile-gtm"><a class="header" href="#tile-gtm">Tile GTM</a></h2>
<p>Cells: 60</p>
<h3 id="bel-bufg_gt0"><a class="header" href="#bel-bufg_gt0">Bel BUFG_GT0</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL27:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>DIV0</td><td>input</td><td>TCELL27:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>DIV1</td><td>input</td><td>TCELL27:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>DIV2</td><td>input</td><td>TCELL27:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>TCELL27:IMUX.IMUX.23.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt1"><a class="header" href="#bel-bufg_gt1">Bel BUFG_GT1</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL27:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>DIV0</td><td>input</td><td>TCELL27:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>DIV1</td><td>input</td><td>TCELL27:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>DIV2</td><td>input</td><td>TCELL27:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>TCELL27:IMUX.IMUX.39.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt2"><a class="header" href="#bel-bufg_gt2">Bel BUFG_GT2</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL27:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>DIV0</td><td>input</td><td>TCELL27:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>DIV1</td><td>input</td><td>TCELL27:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>DIV2</td><td>input</td><td>TCELL27:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>TCELL28:IMUX.IMUX.16.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt3"><a class="header" href="#bel-bufg_gt3">Bel BUFG_GT3</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL27:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>DIV0</td><td>input</td><td>TCELL27:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>DIV1</td><td>input</td><td>TCELL27:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>DIV2</td><td>input</td><td>TCELL27:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>TCELL28:IMUX.IMUX.18.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt4"><a class="header" href="#bel-bufg_gt4">Bel BUFG_GT4</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL27:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>DIV0</td><td>input</td><td>TCELL27:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>DIV1</td><td>input</td><td>TCELL27:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>DIV2</td><td>input</td><td>TCELL27:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>TCELL28:IMUX.IMUX.3.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt5"><a class="header" href="#bel-bufg_gt5">Bel BUFG_GT5</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL27:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>DIV0</td><td>input</td><td>TCELL27:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>DIV1</td><td>input</td><td>TCELL27:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>DIV2</td><td>input</td><td>TCELL27:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>TCELL28:IMUX.IMUX.24.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt6"><a class="header" href="#bel-bufg_gt6">Bel BUFG_GT6</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL27:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>DIV0</td><td>input</td><td>TCELL27:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>DIV1</td><td>input</td><td>TCELL27:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>DIV2</td><td>input</td><td>TCELL27:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>TCELL28:IMUX.IMUX.27.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt7"><a class="header" href="#bel-bufg_gt7">Bel BUFG_GT7</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL28:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>DIV0</td><td>input</td><td>TCELL27:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>DIV1</td><td>input</td><td>TCELL27:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>DIV2</td><td>input</td><td>TCELL27:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>TCELL28:IMUX.IMUX.7.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt8"><a class="header" href="#bel-bufg_gt8">Bel BUFG_GT8</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL29:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>DIV0</td><td>input</td><td>TCELL27:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>DIV1</td><td>input</td><td>TCELL27:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>DIV2</td><td>input</td><td>TCELL27:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>TCELL28:IMUX.IMUX.34.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt9"><a class="header" href="#bel-bufg_gt9">Bel BUFG_GT9</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL29:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>DIV0</td><td>input</td><td>TCELL28:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>DIV1</td><td>input</td><td>TCELL28:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>DIV2</td><td>input</td><td>TCELL28:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>TCELL28:IMUX.IMUX.37.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt10"><a class="header" href="#bel-bufg_gt10">Bel BUFG_GT10</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL29:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>DIV0</td><td>input</td><td>TCELL28:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>DIV1</td><td>input</td><td>TCELL28:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>DIV2</td><td>input</td><td>TCELL28:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>TCELL28:IMUX.IMUX.12.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt11"><a class="header" href="#bel-bufg_gt11">Bel BUFG_GT11</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL29:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>DIV0</td><td>input</td><td>TCELL28:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>DIV1</td><td>input</td><td>TCELL28:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>DIV2</td><td>input</td><td>TCELL28:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>TCELL28:IMUX.IMUX.43.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt12"><a class="header" href="#bel-bufg_gt12">Bel BUFG_GT12</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL29:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>DIV0</td><td>input</td><td>TCELL28:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>DIV1</td><td>input</td><td>TCELL28:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>DIV2</td><td>input</td><td>TCELL28:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>TCELL28:IMUX.IMUX.15.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt13"><a class="header" href="#bel-bufg_gt13">Bel BUFG_GT13</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL29:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>DIV0</td><td>input</td><td>TCELL28:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>DIV1</td><td>input</td><td>TCELL28:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>DIV2</td><td>input</td><td>TCELL28:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>TCELL29:IMUX.IMUX.17.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt14"><a class="header" href="#bel-bufg_gt14">Bel BUFG_GT14</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT14</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL29:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>DIV0</td><td>input</td><td>TCELL28:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>DIV1</td><td>input</td><td>TCELL29:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>DIV2</td><td>input</td><td>TCELL29:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>TCELL29:IMUX.IMUX.21.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt15"><a class="header" href="#bel-bufg_gt15">Bel BUFG_GT15</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT15</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL29:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>DIV0</td><td>input</td><td>TCELL29:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>DIV1</td><td>input</td><td>TCELL29:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>DIV2</td><td>input</td><td>TCELL29:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>TCELL29:IMUX.IMUX.4.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt16"><a class="header" href="#bel-bufg_gt16">Bel BUFG_GT16</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT16</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL29:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>DIV0</td><td>input</td><td>TCELL29:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>DIV1</td><td>input</td><td>TCELL29:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>DIV2</td><td>input</td><td>TCELL29:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>TCELL29:IMUX.IMUX.27.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt17"><a class="header" href="#bel-bufg_gt17">Bel BUFG_GT17</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT17</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL29:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>DIV0</td><td>input</td><td>TCELL29:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>DIV1</td><td>input</td><td>TCELL29:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>DIV2</td><td>input</td><td>TCELL30:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>TCELL29:IMUX.IMUX.33.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt18"><a class="header" href="#bel-bufg_gt18">Bel BUFG_GT18</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT18</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL29:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>DIV0</td><td>input</td><td>TCELL30:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>DIV1</td><td>input</td><td>TCELL30:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>DIV2</td><td>input</td><td>TCELL30:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>TCELL29:IMUX.IMUX.10.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt19"><a class="header" href="#bel-bufg_gt19">Bel BUFG_GT19</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT19</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL29:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>DIV0</td><td>input</td><td>TCELL30:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>DIV1</td><td>input</td><td>TCELL30:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>DIV2</td><td>input</td><td>TCELL30:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>TCELL29:IMUX.IMUX.39.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt20"><a class="header" href="#bel-bufg_gt20">Bel BUFG_GT20</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT20</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL29:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>DIV0</td><td>input</td><td>TCELL32:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>DIV1</td><td>input</td><td>TCELL32:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>DIV2</td><td>input</td><td>TCELL32:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>TCELL29:IMUX.IMUX.13.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt21"><a class="header" href="#bel-bufg_gt21">Bel BUFG_GT21</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT21</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL30:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>DIV0</td><td>input</td><td>TCELL32:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>DIV1</td><td>input</td><td>TCELL32:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>DIV2</td><td>input</td><td>TCELL32:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>TCELL29:IMUX.IMUX.15.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt22"><a class="header" href="#bel-bufg_gt22">Bel BUFG_GT22</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT22</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL32:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>DIV0</td><td>input</td><td>TCELL32:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>DIV1</td><td>input</td><td>TCELL32:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>DIV2</td><td>input</td><td>TCELL32:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>TCELL30:IMUX.IMUX.32.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt23"><a class="header" href="#bel-bufg_gt23">Bel BUFG_GT23</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT23</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL32:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>DIV0</td><td>input</td><td>TCELL32:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>DIV1</td><td>input</td><td>TCELL32:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>DIV2</td><td>input</td><td>TCELL32:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>RSTMASK</td><td>input</td><td>TCELL32:IMUX.IMUX.8.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync0"><a class="header" href="#bel-bufg_gt_sync0">Bel BUFG_GT_SYNC0</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT_SYNC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>TCELL27:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>RST_IN</td><td>input</td><td>TCELL27:IMUX.IMUX.8.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync1"><a class="header" href="#bel-bufg_gt_sync1">Bel BUFG_GT_SYNC1</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT_SYNC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>TCELL27:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>RST_IN</td><td>input</td><td>TCELL28:IMUX.IMUX.20.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync2"><a class="header" href="#bel-bufg_gt_sync2">Bel BUFG_GT_SYNC2</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT_SYNC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>TCELL27:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>RST_IN</td><td>input</td><td>TCELL28:IMUX.IMUX.30.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync3"><a class="header" href="#bel-bufg_gt_sync3">Bel BUFG_GT_SYNC3</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT_SYNC3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>TCELL27:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>RST_IN</td><td>input</td><td>TCELL28:IMUX.IMUX.13.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync4"><a class="header" href="#bel-bufg_gt_sync4">Bel BUFG_GT_SYNC4</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT_SYNC4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>TCELL27:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>RST_IN</td><td>input</td><td>TCELL29:IMUX.IMUX.20.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync5"><a class="header" href="#bel-bufg_gt_sync5">Bel BUFG_GT_SYNC5</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT_SYNC5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>TCELL27:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>RST_IN</td><td>input</td><td>TCELL29:IMUX.IMUX.30.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync6"><a class="header" href="#bel-bufg_gt_sync6">Bel BUFG_GT_SYNC6</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT_SYNC6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>TCELL27:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>RST_IN</td><td>input</td><td>TCELL29:IMUX.IMUX.42.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync7"><a class="header" href="#bel-bufg_gt_sync7">Bel BUFG_GT_SYNC7</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT_SYNC7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>TCELL27:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>RST_IN</td><td>input</td><td>TCELL30:IMUX.IMUX.1.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync8"><a class="header" href="#bel-bufg_gt_sync8">Bel BUFG_GT_SYNC8</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT_SYNC8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>TCELL28:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>RST_IN</td><td>input</td><td>TCELL30:IMUX.IMUX.4.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync9"><a class="header" href="#bel-bufg_gt_sync9">Bel BUFG_GT_SYNC9</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT_SYNC9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>TCELL29:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>RST_IN</td><td>input</td><td>TCELL30:IMUX.IMUX.28.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync10"><a class="header" href="#bel-bufg_gt_sync10">Bel BUFG_GT_SYNC10</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT_SYNC10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>TCELL29:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>RST_IN</td><td>input</td><td>TCELL30:IMUX.IMUX.38.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync11"><a class="header" href="#bel-bufg_gt_sync11">Bel BUFG_GT_SYNC11</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT_SYNC11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>TCELL29:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>RST_IN</td><td>input</td><td>TCELL30:IMUX.IMUX.45.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync12"><a class="header" href="#bel-bufg_gt_sync12">Bel BUFG_GT_SYNC12</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT_SYNC12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>TCELL29:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>RST_IN</td><td>input</td><td>TCELL31:IMUX.IMUX.20.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync13"><a class="header" href="#bel-bufg_gt_sync13">Bel BUFG_GT_SYNC13</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT_SYNC13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>TCELL29:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>RST_IN</td><td>input</td><td>TCELL31:IMUX.IMUX.30.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufg_gt_sync14"><a class="header" href="#bel-bufg_gt_sync14">Bel BUFG_GT_SYNC14</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel BUFG_GT_SYNC14</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_IN</td><td>input</td><td>TCELL30:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>CLK_IN</td><td>input</td><td>TCELL30:RCLK.IMUX.17</td></tr>

<tr><td>RST_IN</td><td>input</td><td>TCELL31:IMUX.IMUX.13.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-abus_switch_gt0"><a class="header" href="#bel-abus_switch_gt0">Bel ABUS_SWITCH_GT0</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel ABUS_SWITCH_GT0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>TEST_ANALOGBUS_SEL_B</td><td>input</td><td>TCELL29:IMUX.IMUX.8.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-abus_switch_gt1"><a class="header" href="#bel-abus_switch_gt1">Bel ABUS_SWITCH_GT1</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel ABUS_SWITCH_GT1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>TEST_ANALOGBUS_SEL_B</td><td>input</td><td>TCELL29:IMUX.IMUX.8.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-abus_switch_gt2"><a class="header" href="#bel-abus_switch_gt2">Bel ABUS_SWITCH_GT2</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel ABUS_SWITCH_GT2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>TEST_ANALOGBUS_SEL_B</td><td>input</td><td>TCELL29:IMUX.IMUX.8.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-abus_switch_gt3"><a class="header" href="#bel-abus_switch_gt3">Bel ABUS_SWITCH_GT3</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel ABUS_SWITCH_GT3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>TEST_ANALOGBUS_SEL_B</td><td>input</td><td>TCELL29:IMUX.IMUX.8.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-abus_switch_gt4"><a class="header" href="#bel-abus_switch_gt4">Bel ABUS_SWITCH_GT4</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel ABUS_SWITCH_GT4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>TEST_ANALOGBUS_SEL_B</td><td>input</td><td>TCELL30:IMUX.IMUX.8.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-gtm_refclk"><a class="header" href="#bel-gtm_refclk">Bel GTM_REFCLK</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel GTM_REFCLK</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gtm_dual"><a class="header" href="#bel-gtm_dual">Bel GTM_DUAL</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel GTM_DUAL</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>AXIS_EYESCANRST_CH0_FS</td><td>input</td><td>TCELL3:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>AXIS_EYESCANRST_CH1_FS</td><td>input</td><td>TCELL56:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>AXIS_STREAMEN_CH0_FS</td><td>input</td><td>TCELL13:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>AXIS_STREAMEN_CH1_FS</td><td>input</td><td>TCELL46:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>AXIS_TDATA_CH0_SF0</td><td>output</td><td>TCELL23:OUT.2.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH0_SF1</td><td>output</td><td>TCELL23:OUT.18.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH0_SF10</td><td>output</td><td>TCELL27:OUT.15.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH0_SF11</td><td>output</td><td>TCELL27:OUT.0.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH0_SF12</td><td>output</td><td>TCELL27:OUT.18.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH0_SF13</td><td>output</td><td>TCELL27:OUT.4.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH0_SF14</td><td>output</td><td>TCELL27:OUT.2.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH0_SF15</td><td>output</td><td>TCELL27:OUT.5.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH0_SF16</td><td>output</td><td>TCELL27:OUT.10.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH0_SF17</td><td>output</td><td>TCELL27:OUT.14.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH0_SF18</td><td>output</td><td>TCELL27:OUT.7.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH0_SF19</td><td>output</td><td>TCELL27:OUT.16.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH0_SF2</td><td>output</td><td>TCELL23:OUT.28.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH0_SF20</td><td>output</td><td>TCELL28:OUT.11.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH0_SF21</td><td>output</td><td>TCELL28:OUT.12.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH0_SF22</td><td>output</td><td>TCELL28:OUT.23.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH0_SF23</td><td>output</td><td>TCELL28:OUT.3.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH0_SF24</td><td>output</td><td>TCELL29:OUT.11.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH0_SF25</td><td>output</td><td>TCELL29:OUT.28.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH0_SF26</td><td>output</td><td>TCELL29:OUT.0.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH0_SF27</td><td>output</td><td>TCELL29:OUT.13.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH0_SF3</td><td>output</td><td>TCELL23:OUT.24.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH0_SF4</td><td>output</td><td>TCELL23:OUT.6.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH0_SF5</td><td>output</td><td>TCELL23:OUT.20.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH0_SF6</td><td>output</td><td>TCELL23:OUT.1.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH0_SF7</td><td>output</td><td>TCELL23:OUT.8.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH0_SF8</td><td>output</td><td>TCELL27:OUT.19.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH0_SF9</td><td>output</td><td>TCELL27:OUT.11.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF0</td><td>output</td><td>TCELL36:OUT.29.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF1</td><td>output</td><td>TCELL36:OUT.13.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF10</td><td>output</td><td>TCELL32:OUT.16.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF11</td><td>output</td><td>TCELL32:OUT.31.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF12</td><td>output</td><td>TCELL32:OUT.13.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF13</td><td>output</td><td>TCELL32:OUT.27.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF14</td><td>output</td><td>TCELL32:OUT.29.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF15</td><td>output</td><td>TCELL32:OUT.26.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF16</td><td>output</td><td>TCELL32:OUT.21.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF17</td><td>output</td><td>TCELL32:OUT.17.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF18</td><td>output</td><td>TCELL32:OUT.24.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF19</td><td>output</td><td>TCELL32:OUT.15.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF2</td><td>output</td><td>TCELL36:OUT.3.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF20</td><td>output</td><td>TCELL31:OUT.20.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF21</td><td>output</td><td>TCELL31:OUT.19.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF22</td><td>output</td><td>TCELL31:OUT.8.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF23</td><td>output</td><td>TCELL31:OUT.28.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF24</td><td>output</td><td>TCELL30:OUT.20.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF25</td><td>output</td><td>TCELL30:OUT.3.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF26</td><td>output</td><td>TCELL30:OUT.31.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF27</td><td>output</td><td>TCELL30:OUT.18.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF3</td><td>output</td><td>TCELL36:OUT.7.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF4</td><td>output</td><td>TCELL36:OUT.25.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF5</td><td>output</td><td>TCELL36:OUT.11.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF6</td><td>output</td><td>TCELL36:OUT.30.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF7</td><td>output</td><td>TCELL36:OUT.23.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF8</td><td>output</td><td>TCELL32:OUT.12.TMIN</td></tr>

<tr><td>AXIS_TDATA_CH1_SF9</td><td>output</td><td>TCELL32:OUT.20.TMIN</td></tr>

<tr><td>AXIS_TLAST_CH0_SF</td><td>output</td><td>TCELL19:OUT.24.TMIN</td></tr>

<tr><td>AXIS_TLAST_CH1_SF</td><td>output</td><td>TCELL40:OUT.7.TMIN</td></tr>

<tr><td>AXIS_TREADY_CH0_FS</td><td>input</td><td>TCELL17:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>AXIS_TREADY_CH1_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>AXIS_TVALID_CH0_SF</td><td>output</td><td>TCELL26:OUT.21.TMIN</td></tr>

<tr><td>AXIS_TVALID_CH1_SF</td><td>output</td><td>TCELL33:OUT.10.TMIN</td></tr>

<tr><td>BGBYPASSB_FS</td><td>input</td><td>TCELL59:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>BGPWRDNB_FS</td><td>input</td><td>TCELL59:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>BGRCALCTL_FS0</td><td>input</td><td>TCELL58:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>BGRCALCTL_FS1</td><td>input</td><td>TCELL58:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>BGRCALCTL_FS2</td><td>input</td><td>TCELL58:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>BGRCALCTL_FS3</td><td>input</td><td>TCELL58:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>BGRCALCTL_FS4</td><td>input</td><td>TCELL58:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>BGRCALOVRDENB_FS</td><td>input</td><td>TCELL59:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>BGTESTEN_FS</td><td>input</td><td>TCELL58:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>BSR_SERIAL_CH0_FS</td><td>input</td><td>TCELL14:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>BSR_SERIAL_CH1_FS</td><td>input</td><td>TCELL45:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>CDR_EXHOLD_CH0_FS</td><td>input</td><td>TCELL17:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>CDR_EXHOLD_CH1_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>CDR_FREQOS_CH0_FS</td><td>input</td><td>TCELL21:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>CDR_FREQOS_CH1_FS</td><td>input</td><td>TCELL38:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>CDR_INCPCTRL_CH0_FS</td><td>input</td><td>TCELL17:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>CDR_INCPCTRL_CH1_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>CDR_OVWREN_CH0_FS</td><td>input</td><td>TCELL22:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>CDR_OVWREN_CH1_FS</td><td>input</td><td>TCELL37:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>CFGRESET_CH0_FS</td><td>input</td><td>TCELL22:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>CFGRESET_CH1_FS</td><td>input</td><td>TCELL37:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>COREREFCLK_FS</td><td>input</td><td>TCELL30:IMUX.CTRL.4</td></tr>

<tr><td>CTRL_RX0_BITSLIP_FS</td><td>input</td><td>TCELL29:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>CTRL_RX1_BITSLIP_FS</td><td>input</td><td>TCELL31:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>DADDR_FS0</td><td>input</td><td>TCELL17:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>DADDR_FS1</td><td>input</td><td>TCELL17:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>DADDR_FS10</td><td>input</td><td>TCELL19:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>DADDR_FS2</td><td>input</td><td>TCELL17:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>DADDR_FS3</td><td>input</td><td>TCELL18:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>DADDR_FS4</td><td>input</td><td>TCELL18:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>DADDR_FS5</td><td>input</td><td>TCELL18:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>DADDR_FS6</td><td>input</td><td>TCELL18:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>DADDR_FS7</td><td>input</td><td>TCELL18:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>DADDR_FS8</td><td>input</td><td>TCELL18:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>DADDR_FS9</td><td>input</td><td>TCELL19:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>DCLK_FS</td><td>input</td><td>TCELL15:IMUX.CTRL.4</td></tr>

<tr><td>DEN_FS</td><td>input</td><td>TCELL18:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>DI_FS0</td><td>input</td><td>TCELL15:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>DI_FS1</td><td>input</td><td>TCELL15:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>DI_FS10</td><td>input</td><td>TCELL19:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>DI_FS11</td><td>input</td><td>TCELL19:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>DI_FS12</td><td>input</td><td>TCELL19:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>DI_FS13</td><td>input</td><td>TCELL19:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>DI_FS14</td><td>input</td><td>TCELL19:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>DI_FS15</td><td>input</td><td>TCELL19:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>DI_FS2</td><td>input</td><td>TCELL15:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>DI_FS3</td><td>input</td><td>TCELL16:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>DI_FS4</td><td>input</td><td>TCELL16:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>DI_FS5</td><td>input</td><td>TCELL19:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>DI_FS6</td><td>input</td><td>TCELL19:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>DI_FS7</td><td>input</td><td>TCELL19:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>DI_FS8</td><td>input</td><td>TCELL19:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>DI_FS9</td><td>input</td><td>TCELL19:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>DMONCLK_CH0_FS</td><td>input</td><td>TCELL22:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>DMONCLK_CH1_FS</td><td>input</td><td>TCELL37:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>DMONFIFORESET_CH0_FS</td><td>input</td><td>TCELL19:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>DMONFIFORESET_CH1_FS</td><td>input</td><td>TCELL40:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>DMONOUT_CH0_SF0</td><td>output</td><td>TCELL0:OUT.27.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF1</td><td>output</td><td>TCELL1:OUT.10.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF10</td><td>output</td><td>TCELL3:OUT.2.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF11</td><td>output</td><td>TCELL3:OUT.28.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF12</td><td>output</td><td>TCELL3:OUT.29.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF13</td><td>output</td><td>TCELL5:OUT.6.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF14</td><td>output</td><td>TCELL5:OUT.19.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF15</td><td>output</td><td>TCELL5:OUT.25.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF16</td><td>output</td><td>TCELL6:OUT.13.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF17</td><td>output</td><td>TCELL6:OUT.6.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF18</td><td>output</td><td>TCELL6:OUT.3.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF19</td><td>output</td><td>TCELL6:OUT.8.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF2</td><td>output</td><td>TCELL1:OUT.29.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF20</td><td>output</td><td>TCELL7:OUT.28.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF21</td><td>output</td><td>TCELL7:OUT.18.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF22</td><td>output</td><td>TCELL7:OUT.7.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF23</td><td>output</td><td>TCELL7:OUT.6.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF24</td><td>output</td><td>TCELL8:OUT.26.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF25</td><td>output</td><td>TCELL19:OUT.19.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF26</td><td>output</td><td>TCELL19:OUT.9.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF27</td><td>output</td><td>TCELL19:OUT.16.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF28</td><td>output</td><td>TCELL21:OUT.13.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF29</td><td>output</td><td>TCELL27:OUT.30.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF3</td><td>output</td><td>TCELL1:OUT.20.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF30</td><td>output</td><td>TCELL27:OUT.9.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF31</td><td>output</td><td>TCELL29:OUT.1.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF4</td><td>output</td><td>TCELL1:OUT.26.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF5</td><td>output</td><td>TCELL3:OUT.20.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF6</td><td>output</td><td>TCELL3:OUT.17.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF7</td><td>output</td><td>TCELL3:OUT.14.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF8</td><td>output</td><td>TCELL3:OUT.11.TMIN</td></tr>

<tr><td>DMONOUT_CH0_SF9</td><td>output</td><td>TCELL3:OUT.12.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF0</td><td>output</td><td>TCELL59:OUT.4.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF1</td><td>output</td><td>TCELL58:OUT.21.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF10</td><td>output</td><td>TCELL56:OUT.29.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF11</td><td>output</td><td>TCELL56:OUT.3.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF12</td><td>output</td><td>TCELL56:OUT.2.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF13</td><td>output</td><td>TCELL54:OUT.25.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF14</td><td>output</td><td>TCELL54:OUT.12.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF15</td><td>output</td><td>TCELL54:OUT.6.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF16</td><td>output</td><td>TCELL53:OUT.18.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF17</td><td>output</td><td>TCELL53:OUT.25.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF18</td><td>output</td><td>TCELL53:OUT.28.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF19</td><td>output</td><td>TCELL53:OUT.23.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF2</td><td>output</td><td>TCELL58:OUT.2.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF20</td><td>output</td><td>TCELL52:OUT.3.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF21</td><td>output</td><td>TCELL52:OUT.13.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF22</td><td>output</td><td>TCELL52:OUT.24.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF23</td><td>output</td><td>TCELL52:OUT.25.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF24</td><td>output</td><td>TCELL51:OUT.5.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF25</td><td>output</td><td>TCELL40:OUT.12.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF26</td><td>output</td><td>TCELL40:OUT.22.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF27</td><td>output</td><td>TCELL40:OUT.15.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF28</td><td>output</td><td>TCELL38:OUT.18.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF29</td><td>output</td><td>TCELL32:OUT.1.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF3</td><td>output</td><td>TCELL58:OUT.11.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF30</td><td>output</td><td>TCELL32:OUT.22.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF31</td><td>output</td><td>TCELL30:OUT.30.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF4</td><td>output</td><td>TCELL58:OUT.5.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF5</td><td>output</td><td>TCELL56:OUT.11.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF6</td><td>output</td><td>TCELL56:OUT.14.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF7</td><td>output</td><td>TCELL56:OUT.17.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF8</td><td>output</td><td>TCELL56:OUT.20.TMIN</td></tr>

<tr><td>DMONOUT_CH1_SF9</td><td>output</td><td>TCELL56:OUT.19.TMIN</td></tr>

<tr><td>DRDY_SF</td><td>output</td><td>TCELL19:OUT.23.TMIN</td></tr>

<tr><td>DRPDO_SF0</td><td>output</td><td>TCELL19:OUT.0.TMIN</td></tr>

<tr><td>DRPDO_SF1</td><td>output</td><td>TCELL19:OUT.1.TMIN</td></tr>

<tr><td>DRPDO_SF10</td><td>output</td><td>TCELL19:OUT.18.TMIN</td></tr>

<tr><td>DRPDO_SF11</td><td>output</td><td>TCELL19:OUT.25.TMIN</td></tr>

<tr><td>DRPDO_SF12</td><td>output</td><td>TCELL19:OUT.26.TMIN</td></tr>

<tr><td>DRPDO_SF13</td><td>output</td><td>TCELL19:OUT.27.TMIN</td></tr>

<tr><td>DRPDO_SF14</td><td>output</td><td>TCELL19:OUT.29.TMIN</td></tr>

<tr><td>DRPDO_SF15</td><td>output</td><td>TCELL19:OUT.30.TMIN</td></tr>

<tr><td>DRPDO_SF2</td><td>output</td><td>TCELL19:OUT.3.TMIN</td></tr>

<tr><td>DRPDO_SF3</td><td>output</td><td>TCELL19:OUT.5.TMIN</td></tr>

<tr><td>DRPDO_SF4</td><td>output</td><td>TCELL19:OUT.6.TMIN</td></tr>

<tr><td>DRPDO_SF5</td><td>output</td><td>TCELL19:OUT.7.TMIN</td></tr>

<tr><td>DRPDO_SF6</td><td>output</td><td>TCELL19:OUT.11.TMIN</td></tr>

<tr><td>DRPDO_SF7</td><td>output</td><td>TCELL19:OUT.13.TMIN</td></tr>

<tr><td>DRPDO_SF8</td><td>output</td><td>TCELL19:OUT.15.TMIN</td></tr>

<tr><td>DRPDO_SF9</td><td>output</td><td>TCELL19:OUT.17.TMIN</td></tr>

<tr><td>DRSTB_FS</td><td>input</td><td>TCELL18:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>DWE_FS</td><td>input</td><td>TCELL18:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>FEC_SCANCLK_FS</td><td>input</td><td>TCELL0:IMUX.CTRL.4</td></tr>

<tr><td>FEC_SCANENB_FS</td><td>input</td><td>TCELL44:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS0</td><td>input</td><td>TCELL0:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS1</td><td>input</td><td>TCELL0:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS10</td><td>input</td><td>TCELL1:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS100</td><td>input</td><td>TCELL4:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS101</td><td>input</td><td>TCELL4:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS102</td><td>input</td><td>TCELL4:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS103</td><td>input</td><td>TCELL4:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS104</td><td>input</td><td>TCELL4:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS105</td><td>input</td><td>TCELL4:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS106</td><td>input</td><td>TCELL4:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS107</td><td>input</td><td>TCELL4:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS108</td><td>input</td><td>TCELL12:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS109</td><td>input</td><td>TCELL12:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS11</td><td>input</td><td>TCELL1:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS110</td><td>input</td><td>TCELL12:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS111</td><td>input</td><td>TCELL12:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS112</td><td>input</td><td>TCELL12:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS113</td><td>input</td><td>TCELL12:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS114</td><td>input</td><td>TCELL12:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS115</td><td>input</td><td>TCELL14:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS116</td><td>input</td><td>TCELL14:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS117</td><td>input</td><td>TCELL14:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS118</td><td>input</td><td>TCELL40:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS119</td><td>input</td><td>TCELL40:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS12</td><td>input</td><td>TCELL1:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS120</td><td>input</td><td>TCELL40:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS121</td><td>input</td><td>TCELL40:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS122</td><td>input</td><td>TCELL40:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS123</td><td>input</td><td>TCELL40:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS124</td><td>input</td><td>TCELL40:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS125</td><td>input</td><td>TCELL40:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS126</td><td>input</td><td>TCELL40:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS127</td><td>input</td><td>TCELL40:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS128</td><td>input</td><td>TCELL40:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS129</td><td>input</td><td>TCELL41:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS13</td><td>input</td><td>TCELL1:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS130</td><td>input</td><td>TCELL41:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS131</td><td>input</td><td>TCELL41:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS132</td><td>input</td><td>TCELL41:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS133</td><td>input</td><td>TCELL41:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS134</td><td>input</td><td>TCELL41:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS135</td><td>input</td><td>TCELL41:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS136</td><td>input</td><td>TCELL41:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS137</td><td>input</td><td>TCELL41:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS138</td><td>input</td><td>TCELL42:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS139</td><td>input</td><td>TCELL42:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS14</td><td>input</td><td>TCELL1:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS140</td><td>input</td><td>TCELL42:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS141</td><td>input</td><td>TCELL43:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS142</td><td>input</td><td>TCELL43:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS143</td><td>input</td><td>TCELL45:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS144</td><td>input</td><td>TCELL45:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS145</td><td>input</td><td>TCELL45:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS146</td><td>input</td><td>TCELL47:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS147</td><td>input</td><td>TCELL47:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS148</td><td>input</td><td>TCELL47:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS149</td><td>input</td><td>TCELL47:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS15</td><td>input</td><td>TCELL1:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS150</td><td>input</td><td>TCELL47:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS151</td><td>input</td><td>TCELL47:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS152</td><td>input</td><td>TCELL47:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS153</td><td>input</td><td>TCELL55:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS154</td><td>input</td><td>TCELL55:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS155</td><td>input</td><td>TCELL55:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS156</td><td>input</td><td>TCELL55:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS157</td><td>input</td><td>TCELL55:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS158</td><td>input</td><td>TCELL55:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS159</td><td>input</td><td>TCELL55:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS16</td><td>input</td><td>TCELL1:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS160</td><td>input</td><td>TCELL55:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS161</td><td>input</td><td>TCELL55:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS162</td><td>input</td><td>TCELL55:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS163</td><td>input</td><td>TCELL55:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS164</td><td>input</td><td>TCELL55:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS165</td><td>input</td><td>TCELL55:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS166</td><td>input</td><td>TCELL55:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS167</td><td>input</td><td>TCELL55:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS168</td><td>input</td><td>TCELL56:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS169</td><td>input</td><td>TCELL56:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS17</td><td>input</td><td>TCELL1:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS170</td><td>input</td><td>TCELL56:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS171</td><td>input</td><td>TCELL56:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS172</td><td>input</td><td>TCELL56:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS173</td><td>input</td><td>TCELL56:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS174</td><td>input</td><td>TCELL56:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS175</td><td>input</td><td>TCELL57:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS176</td><td>input</td><td>TCELL57:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS177</td><td>input</td><td>TCELL57:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS178</td><td>input</td><td>TCELL57:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS179</td><td>input</td><td>TCELL57:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS18</td><td>input</td><td>TCELL1:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS180</td><td>input</td><td>TCELL57:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS181</td><td>input</td><td>TCELL57:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS182</td><td>input</td><td>TCELL57:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS183</td><td>input</td><td>TCELL57:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS184</td><td>input</td><td>TCELL57:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS185</td><td>input</td><td>TCELL57:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS186</td><td>input</td><td>TCELL57:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS187</td><td>input</td><td>TCELL57:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS188</td><td>input</td><td>TCELL57:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS189</td><td>input</td><td>TCELL58:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS19</td><td>input</td><td>TCELL1:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS190</td><td>input</td><td>TCELL58:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS191</td><td>input</td><td>TCELL58:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS192</td><td>input</td><td>TCELL58:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS193</td><td>input</td><td>TCELL58:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS194</td><td>input</td><td>TCELL58:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS195</td><td>input</td><td>TCELL58:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS196</td><td>input</td><td>TCELL58:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS197</td><td>input</td><td>TCELL59:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS198</td><td>input</td><td>TCELL59:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS199</td><td>input</td><td>TCELL59:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS2</td><td>input</td><td>TCELL0:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS20</td><td>input</td><td>TCELL1:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS21</td><td>input</td><td>TCELL1:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS22</td><td>input</td><td>TCELL1:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS23</td><td>input</td><td>TCELL1:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS24</td><td>input</td><td>TCELL1:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS25</td><td>input</td><td>TCELL1:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS26</td><td>input</td><td>TCELL1:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS27</td><td>input</td><td>TCELL1:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS28</td><td>input</td><td>TCELL1:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS29</td><td>input</td><td>TCELL1:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS3</td><td>input</td><td>TCELL0:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS30</td><td>input</td><td>TCELL1:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS31</td><td>input</td><td>TCELL1:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS32</td><td>input</td><td>TCELL1:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS33</td><td>input</td><td>TCELL1:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS34</td><td>input</td><td>TCELL1:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS35</td><td>input</td><td>TCELL1:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS36</td><td>input</td><td>TCELL1:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS37</td><td>input</td><td>TCELL1:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS38</td><td>input</td><td>TCELL1:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS39</td><td>input</td><td>TCELL1:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS4</td><td>input</td><td>TCELL0:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS40</td><td>input</td><td>TCELL1:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS41</td><td>input</td><td>TCELL1:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS42</td><td>input</td><td>TCELL1:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS43</td><td>input</td><td>TCELL1:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS44</td><td>input</td><td>TCELL2:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS45</td><td>input</td><td>TCELL2:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS46</td><td>input</td><td>TCELL2:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS47</td><td>input</td><td>TCELL2:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS48</td><td>input</td><td>TCELL2:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS49</td><td>input</td><td>TCELL2:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS5</td><td>input</td><td>TCELL0:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS50</td><td>input</td><td>TCELL2:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS51</td><td>input</td><td>TCELL2:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS52</td><td>input</td><td>TCELL2:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS53</td><td>input</td><td>TCELL2:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS54</td><td>input</td><td>TCELL2:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS55</td><td>input</td><td>TCELL2:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS56</td><td>input</td><td>TCELL2:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS57</td><td>input</td><td>TCELL2:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS58</td><td>input</td><td>TCELL2:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS59</td><td>input</td><td>TCELL2:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS6</td><td>input</td><td>TCELL0:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS60</td><td>input</td><td>TCELL2:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS61</td><td>input</td><td>TCELL2:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS62</td><td>input</td><td>TCELL2:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS63</td><td>input</td><td>TCELL2:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS64</td><td>input</td><td>TCELL2:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS65</td><td>input</td><td>TCELL2:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS66</td><td>input</td><td>TCELL2:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS67</td><td>input</td><td>TCELL2:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS68</td><td>input</td><td>TCELL2:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS69</td><td>input</td><td>TCELL2:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS7</td><td>input</td><td>TCELL1:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS70</td><td>input</td><td>TCELL2:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS71</td><td>input</td><td>TCELL2:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS72</td><td>input</td><td>TCELL2:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS73</td><td>input</td><td>TCELL2:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS74</td><td>input</td><td>TCELL2:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS75</td><td>input</td><td>TCELL2:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS76</td><td>input</td><td>TCELL2:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS77</td><td>input</td><td>TCELL2:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS78</td><td>input</td><td>TCELL2:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS79</td><td>input</td><td>TCELL2:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS8</td><td>input</td><td>TCELL1:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS80</td><td>input</td><td>TCELL2:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS81</td><td>input</td><td>TCELL2:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS82</td><td>input</td><td>TCELL2:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS83</td><td>input</td><td>TCELL2:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS84</td><td>input</td><td>TCELL2:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS85</td><td>input</td><td>TCELL2:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS86</td><td>input</td><td>TCELL3:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS87</td><td>input</td><td>TCELL3:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS88</td><td>input</td><td>TCELL3:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS89</td><td>input</td><td>TCELL3:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS9</td><td>input</td><td>TCELL1:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS90</td><td>input</td><td>TCELL3:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS91</td><td>input</td><td>TCELL3:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS92</td><td>input</td><td>TCELL3:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS93</td><td>input</td><td>TCELL4:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS94</td><td>input</td><td>TCELL4:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS95</td><td>input</td><td>TCELL4:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS96</td><td>input</td><td>TCELL4:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS97</td><td>input</td><td>TCELL4:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS98</td><td>input</td><td>TCELL4:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>FEC_SCANIN_FS99</td><td>input</td><td>TCELL4:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>FEC_SCANMODEB_FS</td><td>input</td><td>TCELL57:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>FEC_SCANOUT_SF0</td><td>output</td><td>TCELL0:OUT.0.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF1</td><td>output</td><td>TCELL0:OUT.1.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF10</td><td>output</td><td>TCELL0:OUT.13.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF100</td><td>output</td><td>TCELL4:OUT.6.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF101</td><td>output</td><td>TCELL4:OUT.8.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF102</td><td>output</td><td>TCELL4:OUT.9.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF103</td><td>output</td><td>TCELL4:OUT.10.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF104</td><td>output</td><td>TCELL4:OUT.11.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF105</td><td>output</td><td>TCELL4:OUT.12.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF106</td><td>output</td><td>TCELL4:OUT.13.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF107</td><td>output</td><td>TCELL4:OUT.14.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF108</td><td>output</td><td>TCELL4:OUT.16.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF109</td><td>output</td><td>TCELL4:OUT.17.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF11</td><td>output</td><td>TCELL0:OUT.14.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF110</td><td>output</td><td>TCELL4:OUT.18.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF111</td><td>output</td><td>TCELL4:OUT.19.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF112</td><td>output</td><td>TCELL4:OUT.20.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF113</td><td>output</td><td>TCELL4:OUT.21.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF114</td><td>output</td><td>TCELL4:OUT.22.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF115</td><td>output</td><td>TCELL4:OUT.25.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF116</td><td>output</td><td>TCELL4:OUT.26.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF117</td><td>output</td><td>TCELL4:OUT.27.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF118</td><td>output</td><td>TCELL4:OUT.28.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF119</td><td>output</td><td>TCELL4:OUT.29.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF12</td><td>output</td><td>TCELL0:OUT.16.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF120</td><td>output</td><td>TCELL4:OUT.30.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF121</td><td>output</td><td>TCELL5:OUT.0.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF122</td><td>output</td><td>TCELL5:OUT.1.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF123</td><td>output</td><td>TCELL5:OUT.2.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF124</td><td>output</td><td>TCELL5:OUT.3.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF125</td><td>output</td><td>TCELL5:OUT.4.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF126</td><td>output</td><td>TCELL5:OUT.5.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF127</td><td>output</td><td>TCELL5:OUT.7.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF128</td><td>output</td><td>TCELL5:OUT.9.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF129</td><td>output</td><td>TCELL5:OUT.10.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF13</td><td>output</td><td>TCELL0:OUT.17.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF130</td><td>output</td><td>TCELL5:OUT.11.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF131</td><td>output</td><td>TCELL5:OUT.12.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF132</td><td>output</td><td>TCELL5:OUT.13.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF133</td><td>output</td><td>TCELL5:OUT.14.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF134</td><td>output</td><td>TCELL5:OUT.16.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF135</td><td>output</td><td>TCELL5:OUT.17.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF136</td><td>output</td><td>TCELL5:OUT.18.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF137</td><td>output</td><td>TCELL5:OUT.20.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF138</td><td>output</td><td>TCELL5:OUT.21.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF139</td><td>output</td><td>TCELL5:OUT.22.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF14</td><td>output</td><td>TCELL0:OUT.19.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF140</td><td>output</td><td>TCELL5:OUT.24.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF141</td><td>output</td><td>TCELL5:OUT.26.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF142</td><td>output</td><td>TCELL5:OUT.27.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF143</td><td>output</td><td>TCELL5:OUT.28.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF144</td><td>output</td><td>TCELL5:OUT.29.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF145</td><td>output</td><td>TCELL5:OUT.30.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF146</td><td>output</td><td>TCELL6:OUT.0.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF147</td><td>output</td><td>TCELL6:OUT.2.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF148</td><td>output</td><td>TCELL6:OUT.4.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF149</td><td>output</td><td>TCELL6:OUT.5.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF15</td><td>output</td><td>TCELL0:OUT.20.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF150</td><td>output</td><td>TCELL6:OUT.7.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF151</td><td>output</td><td>TCELL6:OUT.10.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF152</td><td>output</td><td>TCELL6:OUT.11.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF153</td><td>output</td><td>TCELL6:OUT.12.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF154</td><td>output</td><td>TCELL6:OUT.14.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF155</td><td>output</td><td>TCELL6:OUT.15.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF156</td><td>output</td><td>TCELL6:OUT.17.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF157</td><td>output</td><td>TCELL6:OUT.18.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF158</td><td>output</td><td>TCELL6:OUT.19.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF159</td><td>output</td><td>TCELL6:OUT.20.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF16</td><td>output</td><td>TCELL0:OUT.21.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF160</td><td>output</td><td>TCELL6:OUT.21.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF161</td><td>output</td><td>TCELL6:OUT.25.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF162</td><td>output</td><td>TCELL6:OUT.26.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF163</td><td>output</td><td>TCELL6:OUT.28.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF164</td><td>output</td><td>TCELL6:OUT.29.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF165</td><td>output</td><td>TCELL6:OUT.30.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF166</td><td>output</td><td>TCELL53:OUT.14.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF167</td><td>output</td><td>TCELL54:OUT.4.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF168</td><td>output</td><td>TCELL54:OUT.15.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF169</td><td>output</td><td>TCELL54:OUT.27.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF17</td><td>output</td><td>TCELL0:OUT.22.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF170</td><td>output</td><td>TCELL55:OUT.1.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF171</td><td>output</td><td>TCELL55:OUT.4.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF172</td><td>output</td><td>TCELL55:OUT.7.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF173</td><td>output</td><td>TCELL55:OUT.12.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF174</td><td>output</td><td>TCELL55:OUT.15.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF175</td><td>output</td><td>TCELL55:OUT.19.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF176</td><td>output</td><td>TCELL55:OUT.22.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF177</td><td>output</td><td>TCELL55:OUT.26.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF178</td><td>output</td><td>TCELL55:OUT.29.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF179</td><td>output</td><td>TCELL56:OUT.16.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF18</td><td>output</td><td>TCELL0:OUT.24.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF180</td><td>output</td><td>TCELL57:OUT.1.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF181</td><td>output</td><td>TCELL57:OUT.3.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF182</td><td>output</td><td>TCELL57:OUT.6.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF183</td><td>output</td><td>TCELL57:OUT.9.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF184</td><td>output</td><td>TCELL57:OUT.12.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF185</td><td>output</td><td>TCELL57:OUT.15.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF186</td><td>output</td><td>TCELL57:OUT.18.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF187</td><td>output</td><td>TCELL57:OUT.21.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF188</td><td>output</td><td>TCELL57:OUT.24.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF189</td><td>output</td><td>TCELL57:OUT.27.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF19</td><td>output</td><td>TCELL0:OUT.26.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF190</td><td>output</td><td>TCELL57:OUT.30.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF191</td><td>output</td><td>TCELL58:OUT.1.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF192</td><td>output</td><td>TCELL58:OUT.6.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF193</td><td>output</td><td>TCELL58:OUT.10.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF194</td><td>output</td><td>TCELL58:OUT.15.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF195</td><td>output</td><td>TCELL58:OUT.20.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF196</td><td>output</td><td>TCELL58:OUT.25.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF197</td><td>output</td><td>TCELL58:OUT.29.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF198</td><td>output</td><td>TCELL59:OUT.8.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF199</td><td>output</td><td>TCELL59:OUT.22.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF2</td><td>output</td><td>TCELL0:OUT.2.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF20</td><td>output</td><td>TCELL0:OUT.28.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF21</td><td>output</td><td>TCELL0:OUT.29.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF22</td><td>output</td><td>TCELL0:OUT.30.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF23</td><td>output</td><td>TCELL1:OUT.0.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF24</td><td>output</td><td>TCELL1:OUT.1.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF25</td><td>output</td><td>TCELL1:OUT.2.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF26</td><td>output</td><td>TCELL1:OUT.3.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF27</td><td>output</td><td>TCELL1:OUT.4.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF28</td><td>output</td><td>TCELL1:OUT.5.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF29</td><td>output</td><td>TCELL1:OUT.7.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF3</td><td>output</td><td>TCELL0:OUT.3.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF30</td><td>output</td><td>TCELL1:OUT.8.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF31</td><td>output</td><td>TCELL1:OUT.9.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF32</td><td>output</td><td>TCELL1:OUT.11.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF33</td><td>output</td><td>TCELL1:OUT.12.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF34</td><td>output</td><td>TCELL1:OUT.13.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF35</td><td>output</td><td>TCELL1:OUT.15.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF36</td><td>output</td><td>TCELL1:OUT.16.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF37</td><td>output</td><td>TCELL1:OUT.17.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF38</td><td>output</td><td>TCELL1:OUT.18.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF39</td><td>output</td><td>TCELL1:OUT.19.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF4</td><td>output</td><td>TCELL0:OUT.5.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF40</td><td>output</td><td>TCELL1:OUT.21.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF41</td><td>output</td><td>TCELL1:OUT.23.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF42</td><td>output</td><td>TCELL1:OUT.24.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF43</td><td>output</td><td>TCELL1:OUT.25.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF44</td><td>output</td><td>TCELL1:OUT.27.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF45</td><td>output</td><td>TCELL1:OUT.28.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF46</td><td>output</td><td>TCELL1:OUT.30.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF47</td><td>output</td><td>TCELL2:OUT.0.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF48</td><td>output</td><td>TCELL2:OUT.1.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF49</td><td>output</td><td>TCELL2:OUT.2.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF5</td><td>output</td><td>TCELL0:OUT.6.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF50</td><td>output</td><td>TCELL2:OUT.3.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF51</td><td>output</td><td>TCELL2:OUT.4.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF52</td><td>output</td><td>TCELL2:OUT.5.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF53</td><td>output</td><td>TCELL2:OUT.6.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF54</td><td>output</td><td>TCELL2:OUT.8.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF55</td><td>output</td><td>TCELL2:OUT.9.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF56</td><td>output</td><td>TCELL2:OUT.10.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF57</td><td>output</td><td>TCELL2:OUT.11.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF58</td><td>output</td><td>TCELL2:OUT.12.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF59</td><td>output</td><td>TCELL2:OUT.13.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF6</td><td>output</td><td>TCELL0:OUT.9.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF60</td><td>output</td><td>TCELL2:OUT.14.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF61</td><td>output</td><td>TCELL2:OUT.16.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF62</td><td>output</td><td>TCELL2:OUT.17.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF63</td><td>output</td><td>TCELL2:OUT.18.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF64</td><td>output</td><td>TCELL2:OUT.19.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF65</td><td>output</td><td>TCELL2:OUT.20.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF66</td><td>output</td><td>TCELL2:OUT.21.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF67</td><td>output</td><td>TCELL2:OUT.22.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF68</td><td>output</td><td>TCELL2:OUT.24.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF69</td><td>output</td><td>TCELL2:OUT.25.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF7</td><td>output</td><td>TCELL0:OUT.10.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF70</td><td>output</td><td>TCELL2:OUT.26.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF71</td><td>output</td><td>TCELL2:OUT.27.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF72</td><td>output</td><td>TCELL2:OUT.28.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF73</td><td>output</td><td>TCELL2:OUT.29.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF74</td><td>output</td><td>TCELL2:OUT.30.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF75</td><td>output</td><td>TCELL3:OUT.0.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF76</td><td>output</td><td>TCELL3:OUT.1.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF77</td><td>output</td><td>TCELL3:OUT.3.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF78</td><td>output</td><td>TCELL3:OUT.4.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF79</td><td>output</td><td>TCELL3:OUT.5.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF8</td><td>output</td><td>TCELL0:OUT.11.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF80</td><td>output</td><td>TCELL3:OUT.7.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF81</td><td>output</td><td>TCELL3:OUT.8.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF82</td><td>output</td><td>TCELL3:OUT.9.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF83</td><td>output</td><td>TCELL3:OUT.10.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF84</td><td>output</td><td>TCELL3:OUT.13.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF85</td><td>output</td><td>TCELL3:OUT.16.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF86</td><td>output</td><td>TCELL3:OUT.18.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF87</td><td>output</td><td>TCELL3:OUT.19.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF88</td><td>output</td><td>TCELL3:OUT.21.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF89</td><td>output</td><td>TCELL3:OUT.22.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF9</td><td>output</td><td>TCELL0:OUT.12.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF90</td><td>output</td><td>TCELL3:OUT.25.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF91</td><td>output</td><td>TCELL3:OUT.26.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF92</td><td>output</td><td>TCELL3:OUT.27.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF93</td><td>output</td><td>TCELL3:OUT.30.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF94</td><td>output</td><td>TCELL4:OUT.0.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF95</td><td>output</td><td>TCELL4:OUT.1.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF96</td><td>output</td><td>TCELL4:OUT.2.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF97</td><td>output</td><td>TCELL4:OUT.3.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF98</td><td>output</td><td>TCELL4:OUT.4.TMIN</td></tr>

<tr><td>FEC_SCANOUT_SF99</td><td>output</td><td>TCELL4:OUT.5.TMIN</td></tr>

<tr><td>FEC_SCANRSTB_FS</td><td>input</td><td>TCELL0:IMUX.CTRL.6</td></tr>

<tr><td>GTPOWERGOOD_SF</td><td>output</td><td>TCELL54:OUT.17.TMIN</td></tr>

<tr><td>GTRXRESET_CH0_FS</td><td>input</td><td>TCELL21:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>GTRXRESET_CH1_FS</td><td>input</td><td>TCELL38:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>GTTXRESET_CH0_FS</td><td>input</td><td>TCELL17:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>GTTXRESET_CH1_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>HROW_TEST_CK_FS</td><td>input</td><td>TCELL29:IMUX.CTRL.4</td></tr>

<tr><td>LOOPBACK_CH0_FS0</td><td>input</td><td>TCELL16:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>LOOPBACK_CH0_FS1</td><td>input</td><td>TCELL18:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>LOOPBACK_CH0_FS2</td><td>input</td><td>TCELL21:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>LOOPBACK_CH1_FS0</td><td>input</td><td>TCELL43:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>LOOPBACK_CH1_FS1</td><td>input</td><td>TCELL41:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>LOOPBACK_CH1_FS2</td><td>input</td><td>TCELL38:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>MGTREFCLKFA_SF</td><td>output</td><td>TCELL29:OUT.18.TMIN</td></tr>

<tr><td>PCS_RSVDIN_CH0_FS0</td><td>input</td><td>TCELL13:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH0_FS1</td><td>input</td><td>TCELL13:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH0_FS10</td><td>input</td><td>TCELL16:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH0_FS11</td><td>input</td><td>TCELL16:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH0_FS12</td><td>input</td><td>TCELL16:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH0_FS13</td><td>input</td><td>TCELL17:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH0_FS14</td><td>input</td><td>TCELL19:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH0_FS15</td><td>input</td><td>TCELL22:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH0_FS2</td><td>input</td><td>TCELL13:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH0_FS3</td><td>input</td><td>TCELL13:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH0_FS4</td><td>input</td><td>TCELL13:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH0_FS5</td><td>input</td><td>TCELL13:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH0_FS6</td><td>input</td><td>TCELL13:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH0_FS7</td><td>input</td><td>TCELL14:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH0_FS8</td><td>input</td><td>TCELL15:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH0_FS9</td><td>input</td><td>TCELL16:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH1_FS0</td><td>input</td><td>TCELL46:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH1_FS1</td><td>input</td><td>TCELL46:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH1_FS10</td><td>input</td><td>TCELL43:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH1_FS11</td><td>input</td><td>TCELL43:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH1_FS12</td><td>input</td><td>TCELL43:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH1_FS13</td><td>input</td><td>TCELL42:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH1_FS14</td><td>input</td><td>TCELL40:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH1_FS15</td><td>input</td><td>TCELL37:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH1_FS2</td><td>input</td><td>TCELL46:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH1_FS3</td><td>input</td><td>TCELL46:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH1_FS4</td><td>input</td><td>TCELL46:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH1_FS5</td><td>input</td><td>TCELL46:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH1_FS6</td><td>input</td><td>TCELL46:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH1_FS7</td><td>input</td><td>TCELL45:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH1_FS8</td><td>input</td><td>TCELL44:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>PCS_RSVDIN_CH1_FS9</td><td>input</td><td>TCELL43:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>PCS_RSVDOUT_CH0_SF0</td><td>output</td><td>TCELL3:OUT.24.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH0_SF1</td><td>output</td><td>TCELL7:OUT.9.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH0_SF10</td><td>output</td><td>TCELL24:OUT.4.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH0_SF11</td><td>output</td><td>TCELL24:OUT.20.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH0_SF12</td><td>output</td><td>TCELL26:OUT.11.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH0_SF13</td><td>output</td><td>TCELL27:OUT.23.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH0_SF14</td><td>output</td><td>TCELL27:OUT.3.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH0_SF15</td><td>output</td><td>TCELL29:OUT.24.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH0_SF2</td><td>output</td><td>TCELL7:OUT.29.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH0_SF3</td><td>output</td><td>TCELL7:OUT.15.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH0_SF4</td><td>output</td><td>TCELL7:OUT.13.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH0_SF5</td><td>output</td><td>TCELL7:OUT.20.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH0_SF6</td><td>output</td><td>TCELL7:OUT.10.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH0_SF7</td><td>output</td><td>TCELL7:OUT.27.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH0_SF8</td><td>output</td><td>TCELL7:OUT.0.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH0_SF9</td><td>output</td><td>TCELL20:OUT.17.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH1_SF0</td><td>output</td><td>TCELL56:OUT.7.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH1_SF1</td><td>output</td><td>TCELL52:OUT.22.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH1_SF10</td><td>output</td><td>TCELL35:OUT.27.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH1_SF11</td><td>output</td><td>TCELL35:OUT.11.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH1_SF12</td><td>output</td><td>TCELL33:OUT.20.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH1_SF13</td><td>output</td><td>TCELL32:OUT.8.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH1_SF14</td><td>output</td><td>TCELL32:OUT.28.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH1_SF15</td><td>output</td><td>TCELL30:OUT.7.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH1_SF2</td><td>output</td><td>TCELL52:OUT.2.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH1_SF3</td><td>output</td><td>TCELL52:OUT.16.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH1_SF4</td><td>output</td><td>TCELL52:OUT.18.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH1_SF5</td><td>output</td><td>TCELL52:OUT.11.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH1_SF6</td><td>output</td><td>TCELL52:OUT.21.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH1_SF7</td><td>output</td><td>TCELL52:OUT.4.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH1_SF8</td><td>output</td><td>TCELL52:OUT.31.TMIN</td></tr>

<tr><td>PCS_RSVDOUT_CH1_SF9</td><td>output</td><td>TCELL39:OUT.14.TMIN</td></tr>

<tr><td>PCS_SCANCLK_CH0_FS0</td><td>input</td><td>TCELL17:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>PCS_SCANCLK_CH0_FS1</td><td>input</td><td>TCELL17:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>PCS_SCANCLK_CH1_FS0</td><td>input</td><td>TCELL42:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>PCS_SCANCLK_CH1_FS1</td><td>input</td><td>TCELL42:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>PCS_SCANENB_CH0_FS</td><td>input</td><td>TCELL17:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>PCS_SCANENB_CH1_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH0_FS0</td><td>input</td><td>TCELL14:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH0_FS1</td><td>input</td><td>TCELL14:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH0_FS10</td><td>input</td><td>TCELL16:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH0_FS11</td><td>input</td><td>TCELL16:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH0_FS12</td><td>input</td><td>TCELL21:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH0_FS13</td><td>input</td><td>TCELL22:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH0_FS14</td><td>input</td><td>TCELL22:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH0_FS2</td><td>input</td><td>TCELL15:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH0_FS3</td><td>input</td><td>TCELL15:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH0_FS4</td><td>input</td><td>TCELL15:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH0_FS5</td><td>input</td><td>TCELL15:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH0_FS6</td><td>input</td><td>TCELL15:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH0_FS7</td><td>input</td><td>TCELL15:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH0_FS8</td><td>input</td><td>TCELL16:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH0_FS9</td><td>input</td><td>TCELL16:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH1_FS0</td><td>input</td><td>TCELL45:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH1_FS1</td><td>input</td><td>TCELL45:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH1_FS10</td><td>input</td><td>TCELL43:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH1_FS11</td><td>input</td><td>TCELL43:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH1_FS12</td><td>input</td><td>TCELL38:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH1_FS13</td><td>input</td><td>TCELL37:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH1_FS14</td><td>input</td><td>TCELL37:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH1_FS2</td><td>input</td><td>TCELL44:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH1_FS3</td><td>input</td><td>TCELL44:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH1_FS4</td><td>input</td><td>TCELL44:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH1_FS5</td><td>input</td><td>TCELL44:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH1_FS6</td><td>input</td><td>TCELL44:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH1_FS7</td><td>input</td><td>TCELL44:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH1_FS8</td><td>input</td><td>TCELL43:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>PCS_SCANIN_CH1_FS9</td><td>input</td><td>TCELL43:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>PCS_SCANMODEB_CH0_FS</td><td>input</td><td>TCELL20:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>PCS_SCANMODEB_CH1_FS</td><td>input</td><td>TCELL39:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>PCS_SCANOUT_CH0_SF0</td><td>output</td><td>TCELL0:OUT.18.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH0_SF1</td><td>output</td><td>TCELL0:OUT.7.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH0_SF10</td><td>output</td><td>TCELL25:OUT.28.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH0_SF11</td><td>output</td><td>TCELL25:OUT.21.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH0_SF12</td><td>output</td><td>TCELL25:OUT.4.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH0_SF13</td><td>output</td><td>TCELL26:OUT.9.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH0_SF14</td><td>output</td><td>TCELL27:OUT.24.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH0_SF2</td><td>output</td><td>TCELL23:OUT.31.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH0_SF3</td><td>output</td><td>TCELL23:OUT.10.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH0_SF4</td><td>output</td><td>TCELL23:OUT.29.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH0_SF5</td><td>output</td><td>TCELL23:OUT.25.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH0_SF6</td><td>output</td><td>TCELL24:OUT.30.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH0_SF7</td><td>output</td><td>TCELL24:OUT.0.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH0_SF8</td><td>output</td><td>TCELL24:OUT.19.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH0_SF9</td><td>output</td><td>TCELL24:OUT.14.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH1_SF0</td><td>output</td><td>TCELL59:OUT.13.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH1_SF1</td><td>output</td><td>TCELL59:OUT.24.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH1_SF10</td><td>output</td><td>TCELL34:OUT.3.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH1_SF11</td><td>output</td><td>TCELL34:OUT.10.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH1_SF12</td><td>output</td><td>TCELL34:OUT.27.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH1_SF13</td><td>output</td><td>TCELL33:OUT.22.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH1_SF14</td><td>output</td><td>TCELL32:OUT.7.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH1_SF2</td><td>output</td><td>TCELL36:OUT.0.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH1_SF3</td><td>output</td><td>TCELL36:OUT.21.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH1_SF4</td><td>output</td><td>TCELL36:OUT.2.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH1_SF5</td><td>output</td><td>TCELL36:OUT.6.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH1_SF6</td><td>output</td><td>TCELL35:OUT.1.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH1_SF7</td><td>output</td><td>TCELL35:OUT.31.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH1_SF8</td><td>output</td><td>TCELL35:OUT.12.TMIN</td></tr>

<tr><td>PCS_SCANOUT_CH1_SF9</td><td>output</td><td>TCELL35:OUT.17.TMIN</td></tr>

<tr><td>PCS_SCANRSTB_CH0_FS</td><td>input</td><td>TCELL14:IMUX.CTRL.3</td></tr>

<tr><td>PCS_SCANRSTB_CH1_FS</td><td>input</td><td>TCELL45:IMUX.CTRL.4</td></tr>

<tr><td>PCS_SCANRSTEN_CH0_FS</td><td>input</td><td>TCELL22:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>PCS_SCANRSTEN_CH1_FS</td><td>input</td><td>TCELL37:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>PLLRESET_MASK_FS0</td><td>input</td><td>TCELL30:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>PLLRESET_MASK_FS1</td><td>input</td><td>TCELL31:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>PLL_FBDIV_FS0</td><td>input</td><td>TCELL29:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>PLL_FBDIV_FS1</td><td>input</td><td>TCELL30:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>PLL_FBDIV_FS2</td><td>input</td><td>TCELL31:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>PLL_FBDIV_FS3</td><td>input</td><td>TCELL31:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>PLL_FBDIV_FS4</td><td>input</td><td>TCELL31:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>PLL_FBDIV_FS5</td><td>input</td><td>TCELL31:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>PLL_FBDIV_FS6</td><td>input</td><td>TCELL31:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>PLL_FBDIV_FS7</td><td>input</td><td>TCELL31:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>PLL_FBLOSS_SF</td><td>output</td><td>TCELL31:OUT.4.TMIN</td></tr>

<tr><td>PLL_FREQLOCK_SF</td><td>output</td><td>TCELL31:OUT.14.TMIN</td></tr>

<tr><td>PLL_MONCLK_FS</td><td>input</td><td>TCELL28:IMUX.CTRL.4</td></tr>

<tr><td>PLL_PWRDN_FS</td><td>input</td><td>TCELL31:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>PLL_REFDYN_FS0</td><td>input</td><td>TCELL30:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>PLL_REFDYN_FS1</td><td>input</td><td>TCELL30:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>PLL_REFDYN_FS2</td><td>input</td><td>TCELL30:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>PLL_REFLOSS_SF</td><td>output</td><td>TCELL28:OUT.18.TMIN</td></tr>

<tr><td>PLL_RESETDONE_SF</td><td>output</td><td>TCELL31:OUT.25.TMIN</td></tr>

<tr><td>PLL_RESET_FS</td><td>input</td><td>TCELL28:IMUX.CTRL.6</td></tr>

<tr><td>PLL_RSVDIN_FS0</td><td>input</td><td>TCELL30:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>PLL_RSVDIN_FS1</td><td>input</td><td>TCELL30:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>PLL_RSVDIN_FS10</td><td>input</td><td>TCELL31:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>PLL_RSVDIN_FS11</td><td>input</td><td>TCELL31:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>PLL_RSVDIN_FS12</td><td>input</td><td>TCELL31:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>PLL_RSVDIN_FS13</td><td>input</td><td>TCELL31:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>PLL_RSVDIN_FS14</td><td>input</td><td>TCELL31:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>PLL_RSVDIN_FS15</td><td>input</td><td>TCELL31:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>PLL_RSVDIN_FS2</td><td>input</td><td>TCELL30:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>PLL_RSVDIN_FS3</td><td>input</td><td>TCELL31:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>PLL_RSVDIN_FS4</td><td>input</td><td>TCELL31:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>PLL_RSVDIN_FS5</td><td>input</td><td>TCELL31:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>PLL_RSVDIN_FS6</td><td>input</td><td>TCELL31:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>PLL_RSVDIN_FS7</td><td>input</td><td>TCELL31:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>PLL_RSVDIN_FS8</td><td>input</td><td>TCELL31:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>PLL_RSVDIN_FS9</td><td>input</td><td>TCELL31:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>PLL_RSVDOUT_SF0</td><td>output</td><td>TCELL28:OUT.2.TMIN</td></tr>

<tr><td>PLL_RSVDOUT_SF1</td><td>output</td><td>TCELL28:OUT.8.TMIN</td></tr>

<tr><td>PLL_RSVDOUT_SF10</td><td>output</td><td>TCELL30:OUT.15.TMIN</td></tr>

<tr><td>PLL_RSVDOUT_SF11</td><td>output</td><td>TCELL30:OUT.17.TMIN</td></tr>

<tr><td>PLL_RSVDOUT_SF12</td><td>output</td><td>TCELL30:OUT.22.TMIN</td></tr>

<tr><td>PLL_RSVDOUT_SF13</td><td>output</td><td>TCELL30:OUT.25.TMIN</td></tr>

<tr><td>PLL_RSVDOUT_SF14</td><td>output</td><td>TCELL30:OUT.27.TMIN</td></tr>

<tr><td>PLL_RSVDOUT_SF15</td><td>output</td><td>TCELL30:OUT.29.TMIN</td></tr>

<tr><td>PLL_RSVDOUT_SF2</td><td>output</td><td>TCELL28:OUT.15.TMIN</td></tr>

<tr><td>PLL_RSVDOUT_SF3</td><td>output</td><td>TCELL28:OUT.22.TMIN</td></tr>

<tr><td>PLL_RSVDOUT_SF4</td><td>output</td><td>TCELL28:OUT.28.TMIN</td></tr>

<tr><td>PLL_RSVDOUT_SF5</td><td>output</td><td>TCELL30:OUT.1.TMIN</td></tr>

<tr><td>PLL_RSVDOUT_SF6</td><td>output</td><td>TCELL30:OUT.4.TMIN</td></tr>

<tr><td>PLL_RSVDOUT_SF7</td><td>output</td><td>TCELL30:OUT.6.TMIN</td></tr>

<tr><td>PLL_RSVDOUT_SF8</td><td>output</td><td>TCELL30:OUT.9.TMIN</td></tr>

<tr><td>PLL_RSVDOUT_SF9</td><td>output</td><td>TCELL30:OUT.11.TMIN</td></tr>

<tr><td>PLL_SCANCLK_FS0</td><td>input</td><td>TCELL31:IMUX.CTRL.1</td></tr>

<tr><td>PLL_SCANCLK_FS1</td><td>input</td><td>TCELL31:IMUX.CTRL.3</td></tr>

<tr><td>PLL_SCANCLK_FS2</td><td>input</td><td>TCELL31:IMUX.CTRL.5</td></tr>

<tr><td>PLL_SCANCLK_FS3</td><td>input</td><td>TCELL31:IMUX.CTRL.7</td></tr>

<tr><td>PLL_SCANENB_FS</td><td>input</td><td>TCELL31:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>PLL_SCANIN_FS0</td><td>input</td><td>TCELL29:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>PLL_SCANIN_FS1</td><td>input</td><td>TCELL30:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>PLL_SCANIN_FS2</td><td>input</td><td>TCELL30:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>PLL_SCANIN_FS3</td><td>input</td><td>TCELL30:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>PLL_SCANIN_FS4</td><td>input</td><td>TCELL31:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>PLL_SCANIN_FS5</td><td>input</td><td>TCELL31:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>PLL_SCANIN_FS6</td><td>input</td><td>TCELL31:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>PLL_SCANIN_FS7</td><td>input</td><td>TCELL31:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>PLL_SCANMODEB_FS</td><td>input</td><td>TCELL30:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>PLL_SCANOUT_SF0</td><td>output</td><td>TCELL28:OUT.17.TMIN</td></tr>

<tr><td>PLL_SCANOUT_SF1</td><td>output</td><td>TCELL30:OUT.13.TMIN</td></tr>

<tr><td>PLL_SCANOUT_SF2</td><td>output</td><td>TCELL31:OUT.2.TMIN</td></tr>

<tr><td>PLL_SCANOUT_SF3</td><td>output</td><td>TCELL31:OUT.6.TMIN</td></tr>

<tr><td>PLL_SCANOUT_SF4</td><td>output</td><td>TCELL31:OUT.12.TMIN</td></tr>

<tr><td>PLL_SCANOUT_SF5</td><td>output</td><td>TCELL31:OUT.17.TMIN</td></tr>

<tr><td>PLL_SCANOUT_SF6</td><td>output</td><td>TCELL31:OUT.23.TMIN</td></tr>

<tr><td>PLL_SCANOUT_SF7</td><td>output</td><td>TCELL31:OUT.29.TMIN</td></tr>

<tr><td>PLL_SCANRSTEN_FS</td><td>input</td><td>TCELL28:IMUX.CTRL.0</td></tr>

<tr><td>PMA_RSVDIN_CH0_FS0</td><td>input</td><td>TCELL3:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH0_FS1</td><td>input</td><td>TCELL3:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH0_FS10</td><td>input</td><td>TCELL18:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH0_FS11</td><td>input</td><td>TCELL18:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH0_FS12</td><td>input</td><td>TCELL20:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH0_FS13</td><td>input</td><td>TCELL20:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH0_FS14</td><td>input</td><td>TCELL20:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH0_FS15</td><td>input</td><td>TCELL22:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH0_FS2</td><td>input</td><td>TCELL12:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH0_FS3</td><td>input</td><td>TCELL12:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH0_FS4</td><td>input</td><td>TCELL14:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH0_FS5</td><td>input</td><td>TCELL14:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH0_FS6</td><td>input</td><td>TCELL15:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH0_FS7</td><td>input</td><td>TCELL15:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH0_FS8</td><td>input</td><td>TCELL15:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH0_FS9</td><td>input</td><td>TCELL15:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH1_FS0</td><td>input</td><td>TCELL56:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH1_FS1</td><td>input</td><td>TCELL56:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH1_FS10</td><td>input</td><td>TCELL41:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH1_FS11</td><td>input</td><td>TCELL41:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH1_FS12</td><td>input</td><td>TCELL39:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH1_FS13</td><td>input</td><td>TCELL39:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH1_FS14</td><td>input</td><td>TCELL39:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH1_FS15</td><td>input</td><td>TCELL37:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH1_FS2</td><td>input</td><td>TCELL47:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH1_FS3</td><td>input</td><td>TCELL47:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH1_FS4</td><td>input</td><td>TCELL45:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH1_FS5</td><td>input</td><td>TCELL45:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH1_FS6</td><td>input</td><td>TCELL44:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH1_FS7</td><td>input</td><td>TCELL44:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH1_FS8</td><td>input</td><td>TCELL44:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>PMA_RSVDIN_CH1_FS9</td><td>input</td><td>TCELL44:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>PMA_RSVDOUT_CH0_SF0</td><td>output</td><td>TCELL6:OUT.27.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH0_SF1</td><td>output</td><td>TCELL7:OUT.31.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH0_SF10</td><td>output</td><td>TCELL21:OUT.22.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH0_SF11</td><td>output</td><td>TCELL24:OUT.12.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH0_SF12</td><td>output</td><td>TCELL26:OUT.20.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH0_SF13</td><td>output</td><td>TCELL29:OUT.8.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH0_SF14</td><td>output</td><td>TCELL29:OUT.17.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH0_SF15</td><td>output</td><td>TCELL29:OUT.12.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH0_SF2</td><td>output</td><td>TCELL8:OUT.8.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH0_SF3</td><td>output</td><td>TCELL8:OUT.13.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH0_SF4</td><td>output</td><td>TCELL8:OUT.18.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH0_SF5</td><td>output</td><td>TCELL8:OUT.6.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH0_SF6</td><td>output</td><td>TCELL8:OUT.30.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH0_SF7</td><td>output</td><td>TCELL8:OUT.1.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH0_SF8</td><td>output</td><td>TCELL14:OUT.24.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH0_SF9</td><td>output</td><td>TCELL19:OUT.12.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH1_SF0</td><td>output</td><td>TCELL53:OUT.4.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH1_SF1</td><td>output</td><td>TCELL52:OUT.0.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH1_SF10</td><td>output</td><td>TCELL38:OUT.9.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH1_SF11</td><td>output</td><td>TCELL35:OUT.19.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH1_SF12</td><td>output</td><td>TCELL33:OUT.11.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH1_SF13</td><td>output</td><td>TCELL30:OUT.23.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH1_SF14</td><td>output</td><td>TCELL30:OUT.14.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH1_SF15</td><td>output</td><td>TCELL30:OUT.19.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH1_SF2</td><td>output</td><td>TCELL51:OUT.23.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH1_SF3</td><td>output</td><td>TCELL51:OUT.18.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH1_SF4</td><td>output</td><td>TCELL51:OUT.13.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH1_SF5</td><td>output</td><td>TCELL51:OUT.25.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH1_SF6</td><td>output</td><td>TCELL51:OUT.1.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH1_SF7</td><td>output</td><td>TCELL51:OUT.30.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH1_SF8</td><td>output</td><td>TCELL45:OUT.7.TMIN</td></tr>

<tr><td>PMA_RSVDOUT_CH1_SF9</td><td>output</td><td>TCELL40:OUT.19.TMIN</td></tr>

<tr><td>PMA_SCANCLK_CH0_FS0</td><td>input</td><td>TCELL0:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>PMA_SCANCLK_CH0_FS1</td><td>input</td><td>TCELL0:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>PMA_SCANCLK_CH0_FS2</td><td>input</td><td>TCELL18:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>PMA_SCANCLK_CH0_FS3</td><td>input</td><td>TCELL18:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>PMA_SCANCLK_CH0_FS4</td><td>input</td><td>TCELL19:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>PMA_SCANCLK_CH0_FS5</td><td>input</td><td>TCELL19:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>PMA_SCANCLK_CH0_FS6</td><td>input</td><td>TCELL20:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>PMA_SCANCLK_CH0_FS7</td><td>input</td><td>TCELL20:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>PMA_SCANCLK_CH0_FS8</td><td>input</td><td>TCELL26:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>PMA_SCANCLK_CH1_FS0</td><td>input</td><td>TCELL59:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>PMA_SCANCLK_CH1_FS1</td><td>input</td><td>TCELL59:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>PMA_SCANCLK_CH1_FS2</td><td>input</td><td>TCELL41:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>PMA_SCANCLK_CH1_FS3</td><td>input</td><td>TCELL41:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>PMA_SCANCLK_CH1_FS4</td><td>input</td><td>TCELL40:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>PMA_SCANCLK_CH1_FS5</td><td>input</td><td>TCELL40:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>PMA_SCANCLK_CH1_FS6</td><td>input</td><td>TCELL39:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>PMA_SCANCLK_CH1_FS7</td><td>input</td><td>TCELL39:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>PMA_SCANCLK_CH1_FS8</td><td>input</td><td>TCELL33:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>PMA_SCANENB_CH0_FS</td><td>input</td><td>TCELL22:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>PMA_SCANENB_CH1_FS</td><td>input</td><td>TCELL37:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH0_FS0</td><td>input</td><td>TCELL0:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH0_FS1</td><td>input</td><td>TCELL0:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH0_FS10</td><td>input</td><td>TCELL3:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH0_FS11</td><td>input</td><td>TCELL3:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH0_FS12</td><td>input</td><td>TCELL12:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH0_FS13</td><td>input</td><td>TCELL12:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH0_FS14</td><td>input</td><td>TCELL12:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH0_FS15</td><td>input</td><td>TCELL12:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH0_FS16</td><td>input</td><td>TCELL12:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH0_FS17</td><td>input</td><td>TCELL12:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH0_FS18</td><td>input</td><td>TCELL13:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH0_FS19</td><td>input</td><td>TCELL13:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH0_FS2</td><td>input</td><td>TCELL0:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH0_FS20</td><td>input</td><td>TCELL13:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH0_FS21</td><td>input</td><td>TCELL14:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH0_FS22</td><td>input</td><td>TCELL14:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH0_FS23</td><td>input</td><td>TCELL14:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH0_FS24</td><td>input</td><td>TCELL17:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH0_FS3</td><td>input</td><td>TCELL0:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH0_FS4</td><td>input</td><td>TCELL0:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH0_FS5</td><td>input</td><td>TCELL0:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH0_FS6</td><td>input</td><td>TCELL1:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH0_FS7</td><td>input</td><td>TCELL3:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH0_FS8</td><td>input</td><td>TCELL3:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH0_FS9</td><td>input</td><td>TCELL3:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH1_FS0</td><td>input</td><td>TCELL59:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH1_FS1</td><td>input</td><td>TCELL59:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH1_FS10</td><td>input</td><td>TCELL56:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH1_FS11</td><td>input</td><td>TCELL56:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH1_FS12</td><td>input</td><td>TCELL47:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH1_FS13</td><td>input</td><td>TCELL47:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH1_FS14</td><td>input</td><td>TCELL47:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH1_FS15</td><td>input</td><td>TCELL47:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH1_FS16</td><td>input</td><td>TCELL47:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH1_FS17</td><td>input</td><td>TCELL47:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH1_FS18</td><td>input</td><td>TCELL46:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH1_FS19</td><td>input</td><td>TCELL46:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH1_FS2</td><td>input</td><td>TCELL59:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH1_FS20</td><td>input</td><td>TCELL46:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH1_FS21</td><td>input</td><td>TCELL45:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH1_FS22</td><td>input</td><td>TCELL45:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH1_FS23</td><td>input</td><td>TCELL45:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH1_FS24</td><td>input</td><td>TCELL42:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH1_FS3</td><td>input</td><td>TCELL59:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH1_FS4</td><td>input</td><td>TCELL59:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH1_FS5</td><td>input</td><td>TCELL59:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH1_FS6</td><td>input</td><td>TCELL58:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH1_FS7</td><td>input</td><td>TCELL56:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH1_FS8</td><td>input</td><td>TCELL56:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>PMA_SCANIN_CH1_FS9</td><td>input</td><td>TCELL56:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>PMA_SCANMODEB_CH0_FS</td><td>input</td><td>TCELL20:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>PMA_SCANMODEB_CH1_FS</td><td>input</td><td>TCELL39:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>PMA_SCANOUT_CH0_SF0</td><td>output</td><td>TCELL0:OUT.4.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH0_SF1</td><td>output</td><td>TCELL0:OUT.25.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH0_SF10</td><td>output</td><td>TCELL19:OUT.10.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH0_SF11</td><td>output</td><td>TCELL20:OUT.26.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH0_SF12</td><td>output</td><td>TCELL20:OUT.7.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH0_SF13</td><td>output</td><td>TCELL20:OUT.6.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH0_SF14</td><td>output</td><td>TCELL20:OUT.28.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH0_SF15</td><td>output</td><td>TCELL20:OUT.2.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH0_SF16</td><td>output</td><td>TCELL22:OUT.29.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH0_SF17</td><td>output</td><td>TCELL23:OUT.22.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH0_SF18</td><td>output</td><td>TCELL24:OUT.22.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH0_SF19</td><td>output</td><td>TCELL25:OUT.24.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH0_SF2</td><td>output</td><td>TCELL6:OUT.23.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH0_SF20</td><td>output</td><td>TCELL25:OUT.31.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH0_SF21</td><td>output</td><td>TCELL25:OUT.7.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH0_SF22</td><td>output</td><td>TCELL25:OUT.18.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH0_SF23</td><td>output</td><td>TCELL25:OUT.9.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH0_SF24</td><td>output</td><td>TCELL26:OUT.16.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH0_SF3</td><td>output</td><td>TCELL6:OUT.1.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH0_SF4</td><td>output</td><td>TCELL6:OUT.22.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH0_SF5</td><td>output</td><td>TCELL7:OUT.1.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH0_SF6</td><td>output</td><td>TCELL7:OUT.8.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH0_SF7</td><td>output</td><td>TCELL7:OUT.30.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH0_SF8</td><td>output</td><td>TCELL8:OUT.15.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH0_SF9</td><td>output</td><td>TCELL8:OUT.31.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH1_SF0</td><td>output</td><td>TCELL59:OUT.27.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH1_SF1</td><td>output</td><td>TCELL59:OUT.6.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH1_SF10</td><td>output</td><td>TCELL40:OUT.21.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH1_SF11</td><td>output</td><td>TCELL39:OUT.5.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH1_SF12</td><td>output</td><td>TCELL39:OUT.24.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH1_SF13</td><td>output</td><td>TCELL39:OUT.25.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH1_SF14</td><td>output</td><td>TCELL39:OUT.3.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH1_SF15</td><td>output</td><td>TCELL39:OUT.29.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH1_SF16</td><td>output</td><td>TCELL37:OUT.2.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH1_SF17</td><td>output</td><td>TCELL36:OUT.9.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH1_SF18</td><td>output</td><td>TCELL35:OUT.9.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH1_SF19</td><td>output</td><td>TCELL34:OUT.7.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH1_SF2</td><td>output</td><td>TCELL53:OUT.8.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH1_SF20</td><td>output</td><td>TCELL34:OUT.0.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH1_SF21</td><td>output</td><td>TCELL34:OUT.24.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH1_SF22</td><td>output</td><td>TCELL34:OUT.13.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH1_SF23</td><td>output</td><td>TCELL34:OUT.22.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH1_SF24</td><td>output</td><td>TCELL33:OUT.15.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH1_SF3</td><td>output</td><td>TCELL53:OUT.30.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH1_SF4</td><td>output</td><td>TCELL53:OUT.9.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH1_SF5</td><td>output</td><td>TCELL52:OUT.30.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH1_SF6</td><td>output</td><td>TCELL52:OUT.23.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH1_SF7</td><td>output</td><td>TCELL52:OUT.1.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH1_SF8</td><td>output</td><td>TCELL51:OUT.16.TMIN</td></tr>

<tr><td>PMA_SCANOUT_CH1_SF9</td><td>output</td><td>TCELL51:OUT.0.TMIN</td></tr>

<tr><td>PMA_SCANRSTEN_CH0_FS</td><td>input</td><td>TCELL20:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>PMA_SCANRSTEN_CH1_FS</td><td>input</td><td>TCELL39:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>RCALENB_FS</td><td>input</td><td>TCELL59:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>RCAL_CMP_SF</td><td>output</td><td>TCELL59:OUT.16.TMIN</td></tr>

<tr><td>RCAL_SF0</td><td>output</td><td>TCELL58:OUT.17.TMIN</td></tr>

<tr><td>RCAL_SF1</td><td>output</td><td>TCELL59:OUT.3.TMIN</td></tr>

<tr><td>RCAL_SF2</td><td>output</td><td>TCELL59:OUT.12.TMIN</td></tr>

<tr><td>RCAL_SF3</td><td>output</td><td>TCELL59:OUT.19.TMIN</td></tr>

<tr><td>RCAL_SF4</td><td>output</td><td>TCELL59:OUT.28.TMIN</td></tr>

<tr><td>REFCLKPD_FS</td><td>input</td><td>TCELL30:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>RESETOVRD_CH0_FS</td><td>input</td><td>TCELL21:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>RESETOVRD_CH1_FS</td><td>input</td><td>TCELL38:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>RESET_BYPASS_MODE_FS</td><td>input</td><td>TCELL30:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>RESET_EXCEPTION_CH0_SF</td><td>output</td><td>TCELL4:OUT.23.TMIN</td></tr>

<tr><td>RESET_EXCEPTION_CH1_SF</td><td>output</td><td>TCELL55:OUT.8.TMIN</td></tr>

<tr><td>RXBUFSTATUS_CH0_SF0</td><td>output</td><td>TCELL26:OUT.28.TMIN</td></tr>

<tr><td>RXBUFSTATUS_CH0_SF1</td><td>output</td><td>TCELL26:OUT.19.TMIN</td></tr>

<tr><td>RXBUFSTATUS_CH0_SF2</td><td>output</td><td>TCELL26:OUT.3.TMIN</td></tr>

<tr><td>RXBUFSTATUS_CH1_SF0</td><td>output</td><td>TCELL33:OUT.3.TMIN</td></tr>

<tr><td>RXBUFSTATUS_CH1_SF1</td><td>output</td><td>TCELL33:OUT.12.TMIN</td></tr>

<tr><td>RXBUFSTATUS_CH1_SF2</td><td>output</td><td>TCELL33:OUT.28.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF0</td><td>output</td><td>TCELL9:OUT.22.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF1</td><td>output</td><td>TCELL9:OUT.12.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF10</td><td>output</td><td>TCELL9:OUT.11.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF100</td><td>output</td><td>TCELL13:OUT.11.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF101</td><td>output</td><td>TCELL13:OUT.21.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF102</td><td>output</td><td>TCELL13:OUT.3.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF103</td><td>output</td><td>TCELL13:OUT.2.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF104</td><td>output</td><td>TCELL13:OUT.5.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF105</td><td>output</td><td>TCELL13:OUT.10.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF106</td><td>output</td><td>TCELL13:OUT.6.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF107</td><td>output</td><td>TCELL13:OUT.9.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF108</td><td>output</td><td>TCELL13:OUT.28.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF109</td><td>output</td><td>TCELL14:OUT.26.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF11</td><td>output</td><td>TCELL9:OUT.20.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF110</td><td>output</td><td>TCELL14:OUT.12.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF111</td><td>output</td><td>TCELL14:OUT.15.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF112</td><td>output</td><td>TCELL14:OUT.5.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF113</td><td>output</td><td>TCELL14:OUT.29.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF114</td><td>output</td><td>TCELL14:OUT.11.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF115</td><td>output</td><td>TCELL14:OUT.1.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF116</td><td>output</td><td>TCELL14:OUT.10.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF117</td><td>output</td><td>TCELL14:OUT.3.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF118</td><td>output</td><td>TCELL14:OUT.27.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF119</td><td>output</td><td>TCELL14:OUT.28.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF12</td><td>output</td><td>TCELL9:OUT.28.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF120</td><td>output</td><td>TCELL14:OUT.22.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF121</td><td>output</td><td>TCELL14:OUT.7.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF122</td><td>output</td><td>TCELL14:OUT.2.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF123</td><td>output</td><td>TCELL14:OUT.30.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF124</td><td>output</td><td>TCELL14:OUT.21.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF125</td><td>output</td><td>TCELL14:OUT.4.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF126</td><td>output</td><td>TCELL15:OUT.25.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF127</td><td>output</td><td>TCELL15:OUT.4.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF128</td><td>output</td><td>TCELL15:OUT.14.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF129</td><td>output</td><td>TCELL15:OUT.15.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF13</td><td>output</td><td>TCELL9:OUT.18.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF130</td><td>output</td><td>TCELL15:OUT.17.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF131</td><td>output</td><td>TCELL15:OUT.8.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF132</td><td>output</td><td>TCELL15:OUT.13.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF133</td><td>output</td><td>TCELL15:OUT.24.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF134</td><td>output</td><td>TCELL15:OUT.23.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF135</td><td>output</td><td>TCELL15:OUT.21.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF136</td><td>output</td><td>TCELL15:OUT.27.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF137</td><td>output</td><td>TCELL15:OUT.11.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF138</td><td>output</td><td>TCELL15:OUT.19.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF139</td><td>output</td><td>TCELL15:OUT.7.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF14</td><td>output</td><td>TCELL9:OUT.29.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF140</td><td>output</td><td>TCELL15:OUT.30.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF141</td><td>output</td><td>TCELL15:OUT.5.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF142</td><td>output</td><td>TCELL15:OUT.2.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF143</td><td>output</td><td>TCELL16:OUT.15.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF144</td><td>output</td><td>TCELL16:OUT.31.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF145</td><td>output</td><td>TCELL16:OUT.11.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF146</td><td>output</td><td>TCELL16:OUT.10.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF147</td><td>output</td><td>TCELL16:OUT.16.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF148</td><td>output</td><td>TCELL16:OUT.4.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF149</td><td>output</td><td>TCELL16:OUT.2.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF15</td><td>output</td><td>TCELL9:OUT.26.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF150</td><td>output</td><td>TCELL16:OUT.29.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF151</td><td>output</td><td>TCELL16:OUT.6.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF152</td><td>output</td><td>TCELL16:OUT.9.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF153</td><td>output</td><td>TCELL16:OUT.7.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF154</td><td>output</td><td>TCELL16:OUT.28.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF155</td><td>output</td><td>TCELL17:OUT.24.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF156</td><td>output</td><td>TCELL17:OUT.28.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF157</td><td>output</td><td>TCELL17:OUT.14.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF158</td><td>output</td><td>TCELL17:OUT.25.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF159</td><td>output</td><td>TCELL17:OUT.13.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF16</td><td>output</td><td>TCELL9:OUT.6.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF160</td><td>output</td><td>TCELL17:OUT.19.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF161</td><td>output</td><td>TCELL17:OUT.26.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF162</td><td>output</td><td>TCELL17:OUT.11.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF163</td><td>output</td><td>TCELL17:OUT.15.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF164</td><td>output</td><td>TCELL17:OUT.20.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF165</td><td>output</td><td>TCELL17:OUT.8.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF166</td><td>output</td><td>TCELL17:OUT.31.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF167</td><td>output</td><td>TCELL17:OUT.9.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF168</td><td>output</td><td>TCELL17:OUT.0.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF169</td><td>output</td><td>TCELL17:OUT.16.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF17</td><td>output</td><td>TCELL9:OUT.24.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF170</td><td>output</td><td>TCELL17:OUT.7.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF171</td><td>output</td><td>TCELL17:OUT.30.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF172</td><td>output</td><td>TCELL17:OUT.4.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF173</td><td>output</td><td>TCELL17:OUT.29.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF174</td><td>output</td><td>TCELL18:OUT.15.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF175</td><td>output</td><td>TCELL18:OUT.14.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF176</td><td>output</td><td>TCELL18:OUT.7.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF177</td><td>output</td><td>TCELL18:OUT.9.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF178</td><td>output</td><td>TCELL18:OUT.20.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF179</td><td>output</td><td>TCELL18:OUT.24.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF18</td><td>output</td><td>TCELL9:OUT.16.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF180</td><td>output</td><td>TCELL18:OUT.21.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF181</td><td>output</td><td>TCELL18:OUT.26.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF182</td><td>output</td><td>TCELL18:OUT.16.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF183</td><td>output</td><td>TCELL18:OUT.10.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF184</td><td>output</td><td>TCELL18:OUT.1.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF185</td><td>output</td><td>TCELL18:OUT.22.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF186</td><td>output</td><td>TCELL18:OUT.6.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF187</td><td>output</td><td>TCELL18:OUT.19.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF188</td><td>output</td><td>TCELL18:OUT.5.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF189</td><td>output</td><td>TCELL18:OUT.13.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF19</td><td>output</td><td>TCELL9:OUT.31.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF190</td><td>output</td><td>TCELL18:OUT.27.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF191</td><td>output</td><td>TCELL18:OUT.2.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF192</td><td>output</td><td>TCELL18:OUT.17.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF193</td><td>output</td><td>TCELL18:OUT.29.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF194</td><td>output</td><td>TCELL18:OUT.12.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF195</td><td>output</td><td>TCELL18:OUT.30.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF196</td><td>output</td><td>TCELL18:OUT.8.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF197</td><td>output</td><td>TCELL18:OUT.18.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF198</td><td>output</td><td>TCELL18:OUT.23.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF199</td><td>output</td><td>TCELL18:OUT.11.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF2</td><td>output</td><td>TCELL9:OUT.30.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF20</td><td>output</td><td>TCELL9:OUT.23.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF200</td><td>output</td><td>TCELL18:OUT.3.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF201</td><td>output</td><td>TCELL18:OUT.28.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF202</td><td>output</td><td>TCELL19:OUT.22.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF203</td><td>output</td><td>TCELL20:OUT.15.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF204</td><td>output</td><td>TCELL20:OUT.4.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF205</td><td>output</td><td>TCELL20:OUT.20.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF206</td><td>output</td><td>TCELL20:OUT.19.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF207</td><td>output</td><td>TCELL20:OUT.18.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF208</td><td>output</td><td>TCELL20:OUT.0.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF209</td><td>output</td><td>TCELL20:OUT.24.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF21</td><td>output</td><td>TCELL9:OUT.7.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF210</td><td>output</td><td>TCELL21:OUT.14.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF211</td><td>output</td><td>TCELL21:OUT.15.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF212</td><td>output</td><td>TCELL21:OUT.10.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF213</td><td>output</td><td>TCELL21:OUT.25.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF214</td><td>output</td><td>TCELL21:OUT.20.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF215</td><td>output</td><td>TCELL21:OUT.27.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF216</td><td>output</td><td>TCELL21:OUT.12.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF217</td><td>output</td><td>TCELL21:OUT.1.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF218</td><td>output</td><td>TCELL21:OUT.17.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF219</td><td>output</td><td>TCELL21:OUT.5.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF22</td><td>output</td><td>TCELL9:OUT.1.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF220</td><td>output</td><td>TCELL21:OUT.28.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF221</td><td>output</td><td>TCELL21:OUT.31.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF222</td><td>output</td><td>TCELL21:OUT.19.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF223</td><td>output</td><td>TCELL21:OUT.30.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF224</td><td>output</td><td>TCELL21:OUT.21.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF225</td><td>output</td><td>TCELL21:OUT.29.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF226</td><td>output</td><td>TCELL21:OUT.8.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF227</td><td>output</td><td>TCELL21:OUT.7.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF228</td><td>output</td><td>TCELL21:OUT.6.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF229</td><td>output</td><td>TCELL21:OUT.4.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF23</td><td>output</td><td>TCELL9:OUT.17.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF230</td><td>output</td><td>TCELL22:OUT.7.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF231</td><td>output</td><td>TCELL22:OUT.11.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF232</td><td>output</td><td>TCELL22:OUT.3.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF233</td><td>output</td><td>TCELL22:OUT.1.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF234</td><td>output</td><td>TCELL22:OUT.15.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF235</td><td>output</td><td>TCELL22:OUT.8.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF236</td><td>output</td><td>TCELL22:OUT.27.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF237</td><td>output</td><td>TCELL22:OUT.6.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF238</td><td>output</td><td>TCELL22:OUT.31.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF239</td><td>output</td><td>TCELL22:OUT.9.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF24</td><td>output</td><td>TCELL9:OUT.25.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF240</td><td>output</td><td>TCELL22:OUT.16.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF241</td><td>output</td><td>TCELL22:OUT.24.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF242</td><td>output</td><td>TCELL22:OUT.5.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF243</td><td>output</td><td>TCELL22:OUT.10.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF244</td><td>output</td><td>TCELL22:OUT.0.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF245</td><td>output</td><td>TCELL22:OUT.25.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF246</td><td>output</td><td>TCELL22:OUT.26.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF247</td><td>output</td><td>TCELL22:OUT.14.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF248</td><td>output</td><td>TCELL22:OUT.28.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF249</td><td>output</td><td>TCELL22:OUT.20.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF25</td><td>output</td><td>TCELL9:OUT.2.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF250</td><td>output</td><td>TCELL22:OUT.13.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF251</td><td>output</td><td>TCELL22:OUT.2.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF252</td><td>output</td><td>TCELL22:OUT.18.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF253</td><td>output</td><td>TCELL22:OUT.23.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF254</td><td>output</td><td>TCELL22:OUT.22.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF255</td><td>output</td><td>TCELL22:OUT.12.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF26</td><td>output</td><td>TCELL9:OUT.4.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF27</td><td>output</td><td>TCELL10:OUT.3.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF28</td><td>output</td><td>TCELL10:OUT.15.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF29</td><td>output</td><td>TCELL10:OUT.4.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF3</td><td>output</td><td>TCELL9:OUT.15.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF30</td><td>output</td><td>TCELL10:OUT.17.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF31</td><td>output</td><td>TCELL10:OUT.18.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF32</td><td>output</td><td>TCELL10:OUT.19.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF33</td><td>output</td><td>TCELL10:OUT.21.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF34</td><td>output</td><td>TCELL10:OUT.27.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF35</td><td>output</td><td>TCELL10:OUT.10.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF36</td><td>output</td><td>TCELL10:OUT.5.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF37</td><td>output</td><td>TCELL10:OUT.2.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF38</td><td>output</td><td>TCELL10:OUT.22.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF39</td><td>output</td><td>TCELL10:OUT.6.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF4</td><td>output</td><td>TCELL9:OUT.14.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF40</td><td>output</td><td>TCELL10:OUT.26.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF41</td><td>output</td><td>TCELL10:OUT.0.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF42</td><td>output</td><td>TCELL10:OUT.1.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF43</td><td>output</td><td>TCELL10:OUT.23.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF44</td><td>output</td><td>TCELL10:OUT.11.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF45</td><td>output</td><td>TCELL10:OUT.9.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF46</td><td>output</td><td>TCELL10:OUT.25.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF47</td><td>output</td><td>TCELL10:OUT.29.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF48</td><td>output</td><td>TCELL10:OUT.7.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF49</td><td>output</td><td>TCELL10:OUT.30.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF5</td><td>output</td><td>TCELL9:OUT.19.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF50</td><td>output</td><td>TCELL10:OUT.24.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF51</td><td>output</td><td>TCELL10:OUT.12.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF52</td><td>output</td><td>TCELL10:OUT.28.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF53</td><td>output</td><td>TCELL10:OUT.14.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF54</td><td>output</td><td>TCELL10:OUT.8.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF55</td><td>output</td><td>TCELL11:OUT.22.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF56</td><td>output</td><td>TCELL11:OUT.20.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF57</td><td>output</td><td>TCELL11:OUT.1.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF58</td><td>output</td><td>TCELL11:OUT.0.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF59</td><td>output</td><td>TCELL11:OUT.7.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF6</td><td>output</td><td>TCELL9:OUT.8.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF60</td><td>output</td><td>TCELL11:OUT.16.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF61</td><td>output</td><td>TCELL11:OUT.12.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF62</td><td>output</td><td>TCELL11:OUT.8.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF63</td><td>output</td><td>TCELL11:OUT.11.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF64</td><td>output</td><td>TCELL11:OUT.19.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF65</td><td>output</td><td>TCELL11:OUT.9.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF66</td><td>output</td><td>TCELL11:OUT.13.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF67</td><td>output</td><td>TCELL11:OUT.30.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF68</td><td>output</td><td>TCELL11:OUT.21.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF69</td><td>output</td><td>TCELL11:OUT.29.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF7</td><td>output</td><td>TCELL9:OUT.13.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF70</td><td>output</td><td>TCELL11:OUT.18.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF71</td><td>output</td><td>TCELL11:OUT.2.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF72</td><td>output</td><td>TCELL11:OUT.4.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF73</td><td>output</td><td>TCELL11:OUT.6.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF74</td><td>output</td><td>TCELL11:OUT.15.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF75</td><td>output</td><td>TCELL11:OUT.23.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF76</td><td>output</td><td>TCELL11:OUT.31.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF77</td><td>output</td><td>TCELL11:OUT.17.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF78</td><td>output</td><td>TCELL11:OUT.14.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF79</td><td>output</td><td>TCELL12:OUT.0.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF8</td><td>output</td><td>TCELL9:OUT.10.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF80</td><td>output</td><td>TCELL12:OUT.13.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF81</td><td>output</td><td>TCELL12:OUT.9.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF82</td><td>output</td><td>TCELL12:OUT.20.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF83</td><td>output</td><td>TCELL12:OUT.1.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF84</td><td>output</td><td>TCELL12:OUT.18.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF85</td><td>output</td><td>TCELL12:OUT.19.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF86</td><td>output</td><td>TCELL12:OUT.10.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF87</td><td>output</td><td>TCELL12:OUT.27.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF88</td><td>output</td><td>TCELL12:OUT.22.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF89</td><td>output</td><td>TCELL12:OUT.15.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF9</td><td>output</td><td>TCELL9:OUT.5.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF90</td><td>output</td><td>TCELL12:OUT.21.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF91</td><td>output</td><td>TCELL12:OUT.17.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF92</td><td>output</td><td>TCELL12:OUT.11.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF93</td><td>output</td><td>TCELL12:OUT.7.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF94</td><td>output</td><td>TCELL12:OUT.26.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF95</td><td>output</td><td>TCELL12:OUT.5.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF96</td><td>output</td><td>TCELL13:OUT.30.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF97</td><td>output</td><td>TCELL13:OUT.31.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF98</td><td>output</td><td>TCELL13:OUT.18.TMIN</td></tr>

<tr><td>RXDATA_CH0_SF99</td><td>output</td><td>TCELL13:OUT.16.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF0</td><td>output</td><td>TCELL50:OUT.9.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF1</td><td>output</td><td>TCELL50:OUT.19.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF10</td><td>output</td><td>TCELL50:OUT.20.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF100</td><td>output</td><td>TCELL46:OUT.20.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF101</td><td>output</td><td>TCELL46:OUT.10.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF102</td><td>output</td><td>TCELL46:OUT.28.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF103</td><td>output</td><td>TCELL46:OUT.29.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF104</td><td>output</td><td>TCELL46:OUT.26.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF105</td><td>output</td><td>TCELL46:OUT.21.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF106</td><td>output</td><td>TCELL46:OUT.25.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF107</td><td>output</td><td>TCELL46:OUT.22.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF108</td><td>output</td><td>TCELL46:OUT.3.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF109</td><td>output</td><td>TCELL45:OUT.5.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF11</td><td>output</td><td>TCELL50:OUT.11.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF110</td><td>output</td><td>TCELL45:OUT.19.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF111</td><td>output</td><td>TCELL45:OUT.16.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF112</td><td>output</td><td>TCELL45:OUT.26.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF113</td><td>output</td><td>TCELL45:OUT.2.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF114</td><td>output</td><td>TCELL45:OUT.20.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF115</td><td>output</td><td>TCELL45:OUT.30.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF116</td><td>output</td><td>TCELL45:OUT.21.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF117</td><td>output</td><td>TCELL45:OUT.28.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF118</td><td>output</td><td>TCELL45:OUT.4.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF119</td><td>output</td><td>TCELL45:OUT.3.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF12</td><td>output</td><td>TCELL50:OUT.3.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF120</td><td>output</td><td>TCELL45:OUT.9.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF121</td><td>output</td><td>TCELL45:OUT.24.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF122</td><td>output</td><td>TCELL45:OUT.29.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF123</td><td>output</td><td>TCELL45:OUT.1.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF124</td><td>output</td><td>TCELL45:OUT.10.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF125</td><td>output</td><td>TCELL45:OUT.27.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF126</td><td>output</td><td>TCELL44:OUT.6.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF127</td><td>output</td><td>TCELL44:OUT.27.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF128</td><td>output</td><td>TCELL44:OUT.17.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF129</td><td>output</td><td>TCELL44:OUT.16.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF13</td><td>output</td><td>TCELL50:OUT.13.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF130</td><td>output</td><td>TCELL44:OUT.14.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF131</td><td>output</td><td>TCELL44:OUT.23.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF132</td><td>output</td><td>TCELL44:OUT.18.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF133</td><td>output</td><td>TCELL44:OUT.7.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF134</td><td>output</td><td>TCELL44:OUT.8.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF135</td><td>output</td><td>TCELL44:OUT.10.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF136</td><td>output</td><td>TCELL44:OUT.4.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF137</td><td>output</td><td>TCELL44:OUT.20.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF138</td><td>output</td><td>TCELL44:OUT.12.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF139</td><td>output</td><td>TCELL44:OUT.24.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF14</td><td>output</td><td>TCELL50:OUT.2.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF140</td><td>output</td><td>TCELL44:OUT.1.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF141</td><td>output</td><td>TCELL44:OUT.26.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF142</td><td>output</td><td>TCELL44:OUT.29.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF143</td><td>output</td><td>TCELL43:OUT.16.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF144</td><td>output</td><td>TCELL43:OUT.0.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF145</td><td>output</td><td>TCELL43:OUT.20.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF146</td><td>output</td><td>TCELL43:OUT.21.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF147</td><td>output</td><td>TCELL43:OUT.15.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF148</td><td>output</td><td>TCELL43:OUT.27.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF149</td><td>output</td><td>TCELL43:OUT.29.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF15</td><td>output</td><td>TCELL50:OUT.5.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF150</td><td>output</td><td>TCELL43:OUT.2.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF151</td><td>output</td><td>TCELL43:OUT.25.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF152</td><td>output</td><td>TCELL43:OUT.22.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF153</td><td>output</td><td>TCELL43:OUT.24.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF154</td><td>output</td><td>TCELL43:OUT.3.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF155</td><td>output</td><td>TCELL42:OUT.7.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF156</td><td>output</td><td>TCELL42:OUT.3.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF157</td><td>output</td><td>TCELL42:OUT.17.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF158</td><td>output</td><td>TCELL42:OUT.6.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF159</td><td>output</td><td>TCELL42:OUT.18.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF16</td><td>output</td><td>TCELL50:OUT.25.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF160</td><td>output</td><td>TCELL42:OUT.12.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF161</td><td>output</td><td>TCELL42:OUT.5.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF162</td><td>output</td><td>TCELL42:OUT.20.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF163</td><td>output</td><td>TCELL42:OUT.16.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF164</td><td>output</td><td>TCELL42:OUT.11.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF165</td><td>output</td><td>TCELL42:OUT.23.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF166</td><td>output</td><td>TCELL42:OUT.0.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF167</td><td>output</td><td>TCELL42:OUT.22.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF168</td><td>output</td><td>TCELL42:OUT.31.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF169</td><td>output</td><td>TCELL42:OUT.15.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF17</td><td>output</td><td>TCELL50:OUT.7.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF170</td><td>output</td><td>TCELL42:OUT.24.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF171</td><td>output</td><td>TCELL42:OUT.1.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF172</td><td>output</td><td>TCELL42:OUT.27.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF173</td><td>output</td><td>TCELL42:OUT.2.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF174</td><td>output</td><td>TCELL41:OUT.16.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF175</td><td>output</td><td>TCELL41:OUT.17.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF176</td><td>output</td><td>TCELL41:OUT.24.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF177</td><td>output</td><td>TCELL41:OUT.22.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF178</td><td>output</td><td>TCELL41:OUT.11.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF179</td><td>output</td><td>TCELL41:OUT.7.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF18</td><td>output</td><td>TCELL50:OUT.15.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF180</td><td>output</td><td>TCELL41:OUT.10.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF181</td><td>output</td><td>TCELL41:OUT.5.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF182</td><td>output</td><td>TCELL41:OUT.15.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF183</td><td>output</td><td>TCELL41:OUT.21.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF184</td><td>output</td><td>TCELL41:OUT.30.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF185</td><td>output</td><td>TCELL41:OUT.9.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF186</td><td>output</td><td>TCELL41:OUT.25.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF187</td><td>output</td><td>TCELL41:OUT.12.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF188</td><td>output</td><td>TCELL41:OUT.26.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF189</td><td>output</td><td>TCELL41:OUT.18.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF19</td><td>output</td><td>TCELL50:OUT.0.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF190</td><td>output</td><td>TCELL41:OUT.4.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF191</td><td>output</td><td>TCELL41:OUT.29.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF192</td><td>output</td><td>TCELL41:OUT.14.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF193</td><td>output</td><td>TCELL41:OUT.2.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF194</td><td>output</td><td>TCELL41:OUT.19.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF195</td><td>output</td><td>TCELL41:OUT.1.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF196</td><td>output</td><td>TCELL41:OUT.23.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF197</td><td>output</td><td>TCELL41:OUT.13.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF198</td><td>output</td><td>TCELL41:OUT.8.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF199</td><td>output</td><td>TCELL41:OUT.20.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF2</td><td>output</td><td>TCELL50:OUT.1.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF20</td><td>output</td><td>TCELL50:OUT.8.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF200</td><td>output</td><td>TCELL41:OUT.28.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF201</td><td>output</td><td>TCELL41:OUT.3.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF202</td><td>output</td><td>TCELL40:OUT.9.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF203</td><td>output</td><td>TCELL39:OUT.16.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF204</td><td>output</td><td>TCELL39:OUT.27.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF205</td><td>output</td><td>TCELL39:OUT.11.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF206</td><td>output</td><td>TCELL39:OUT.12.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF207</td><td>output</td><td>TCELL39:OUT.13.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF208</td><td>output</td><td>TCELL39:OUT.31.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF209</td><td>output</td><td>TCELL39:OUT.7.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF21</td><td>output</td><td>TCELL50:OUT.24.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF210</td><td>output</td><td>TCELL38:OUT.17.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF211</td><td>output</td><td>TCELL38:OUT.16.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF212</td><td>output</td><td>TCELL38:OUT.21.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF213</td><td>output</td><td>TCELL38:OUT.6.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF214</td><td>output</td><td>TCELL38:OUT.11.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF215</td><td>output</td><td>TCELL38:OUT.4.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF216</td><td>output</td><td>TCELL38:OUT.19.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF217</td><td>output</td><td>TCELL38:OUT.30.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF218</td><td>output</td><td>TCELL38:OUT.14.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF219</td><td>output</td><td>TCELL38:OUT.26.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF22</td><td>output</td><td>TCELL50:OUT.30.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF220</td><td>output</td><td>TCELL38:OUT.3.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF221</td><td>output</td><td>TCELL38:OUT.0.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF222</td><td>output</td><td>TCELL38:OUT.12.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF223</td><td>output</td><td>TCELL38:OUT.1.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF224</td><td>output</td><td>TCELL38:OUT.10.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF225</td><td>output</td><td>TCELL38:OUT.2.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF226</td><td>output</td><td>TCELL38:OUT.23.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF227</td><td>output</td><td>TCELL38:OUT.24.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF228</td><td>output</td><td>TCELL38:OUT.25.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF229</td><td>output</td><td>TCELL38:OUT.27.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF23</td><td>output</td><td>TCELL50:OUT.14.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF230</td><td>output</td><td>TCELL37:OUT.24.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF231</td><td>output</td><td>TCELL37:OUT.20.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF232</td><td>output</td><td>TCELL37:OUT.28.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF233</td><td>output</td><td>TCELL37:OUT.30.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF234</td><td>output</td><td>TCELL37:OUT.16.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF235</td><td>output</td><td>TCELL37:OUT.23.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF236</td><td>output</td><td>TCELL37:OUT.4.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF237</td><td>output</td><td>TCELL37:OUT.25.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF238</td><td>output</td><td>TCELL37:OUT.0.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF239</td><td>output</td><td>TCELL37:OUT.22.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF24</td><td>output</td><td>TCELL50:OUT.6.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF240</td><td>output</td><td>TCELL37:OUT.15.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF241</td><td>output</td><td>TCELL37:OUT.7.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF242</td><td>output</td><td>TCELL37:OUT.26.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF243</td><td>output</td><td>TCELL37:OUT.21.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF244</td><td>output</td><td>TCELL37:OUT.31.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF245</td><td>output</td><td>TCELL37:OUT.6.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF246</td><td>output</td><td>TCELL37:OUT.5.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF247</td><td>output</td><td>TCELL37:OUT.17.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF248</td><td>output</td><td>TCELL37:OUT.3.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF249</td><td>output</td><td>TCELL37:OUT.11.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF25</td><td>output</td><td>TCELL50:OUT.29.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF250</td><td>output</td><td>TCELL37:OUT.18.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF251</td><td>output</td><td>TCELL37:OUT.29.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF252</td><td>output</td><td>TCELL37:OUT.13.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF253</td><td>output</td><td>TCELL37:OUT.8.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF254</td><td>output</td><td>TCELL37:OUT.9.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF255</td><td>output</td><td>TCELL37:OUT.19.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF26</td><td>output</td><td>TCELL50:OUT.27.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF27</td><td>output</td><td>TCELL49:OUT.28.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF28</td><td>output</td><td>TCELL49:OUT.16.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF29</td><td>output</td><td>TCELL49:OUT.27.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF3</td><td>output</td><td>TCELL50:OUT.16.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF30</td><td>output</td><td>TCELL49:OUT.14.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF31</td><td>output</td><td>TCELL49:OUT.13.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF32</td><td>output</td><td>TCELL49:OUT.12.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF33</td><td>output</td><td>TCELL49:OUT.10.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF34</td><td>output</td><td>TCELL49:OUT.4.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF35</td><td>output</td><td>TCELL49:OUT.21.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF36</td><td>output</td><td>TCELL49:OUT.26.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF37</td><td>output</td><td>TCELL49:OUT.29.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF38</td><td>output</td><td>TCELL49:OUT.9.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF39</td><td>output</td><td>TCELL49:OUT.25.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF4</td><td>output</td><td>TCELL50:OUT.17.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF40</td><td>output</td><td>TCELL49:OUT.5.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF41</td><td>output</td><td>TCELL49:OUT.31.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF42</td><td>output</td><td>TCELL49:OUT.30.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF43</td><td>output</td><td>TCELL49:OUT.8.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF44</td><td>output</td><td>TCELL49:OUT.20.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF45</td><td>output</td><td>TCELL49:OUT.22.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF46</td><td>output</td><td>TCELL49:OUT.6.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF47</td><td>output</td><td>TCELL49:OUT.2.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF48</td><td>output</td><td>TCELL49:OUT.24.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF49</td><td>output</td><td>TCELL49:OUT.1.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF5</td><td>output</td><td>TCELL50:OUT.12.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF50</td><td>output</td><td>TCELL49:OUT.7.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF51</td><td>output</td><td>TCELL49:OUT.19.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF52</td><td>output</td><td>TCELL49:OUT.3.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF53</td><td>output</td><td>TCELL49:OUT.17.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF54</td><td>output</td><td>TCELL49:OUT.23.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF55</td><td>output</td><td>TCELL48:OUT.9.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF56</td><td>output</td><td>TCELL48:OUT.11.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF57</td><td>output</td><td>TCELL48:OUT.30.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF58</td><td>output</td><td>TCELL48:OUT.31.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF59</td><td>output</td><td>TCELL48:OUT.24.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF6</td><td>output</td><td>TCELL50:OUT.23.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF60</td><td>output</td><td>TCELL48:OUT.15.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF61</td><td>output</td><td>TCELL48:OUT.19.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF62</td><td>output</td><td>TCELL48:OUT.23.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF63</td><td>output</td><td>TCELL48:OUT.20.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF64</td><td>output</td><td>TCELL48:OUT.12.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF65</td><td>output</td><td>TCELL48:OUT.22.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF66</td><td>output</td><td>TCELL48:OUT.18.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF67</td><td>output</td><td>TCELL48:OUT.1.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF68</td><td>output</td><td>TCELL48:OUT.10.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF69</td><td>output</td><td>TCELL48:OUT.2.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF7</td><td>output</td><td>TCELL50:OUT.18.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF70</td><td>output</td><td>TCELL48:OUT.13.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF71</td><td>output</td><td>TCELL48:OUT.29.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF72</td><td>output</td><td>TCELL48:OUT.27.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF73</td><td>output</td><td>TCELL48:OUT.25.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF74</td><td>output</td><td>TCELL48:OUT.16.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF75</td><td>output</td><td>TCELL48:OUT.8.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF76</td><td>output</td><td>TCELL48:OUT.0.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF77</td><td>output</td><td>TCELL48:OUT.14.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF78</td><td>output</td><td>TCELL48:OUT.17.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF79</td><td>output</td><td>TCELL47:OUT.31.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF8</td><td>output</td><td>TCELL50:OUT.21.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF80</td><td>output</td><td>TCELL47:OUT.18.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF81</td><td>output</td><td>TCELL47:OUT.22.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF82</td><td>output</td><td>TCELL47:OUT.11.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF83</td><td>output</td><td>TCELL47:OUT.30.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF84</td><td>output</td><td>TCELL47:OUT.13.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF85</td><td>output</td><td>TCELL47:OUT.12.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF86</td><td>output</td><td>TCELL47:OUT.21.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF87</td><td>output</td><td>TCELL47:OUT.4.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF88</td><td>output</td><td>TCELL47:OUT.9.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF89</td><td>output</td><td>TCELL47:OUT.16.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF9</td><td>output</td><td>TCELL50:OUT.26.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF90</td><td>output</td><td>TCELL47:OUT.10.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF91</td><td>output</td><td>TCELL47:OUT.14.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF92</td><td>output</td><td>TCELL47:OUT.20.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF93</td><td>output</td><td>TCELL47:OUT.24.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF94</td><td>output</td><td>TCELL47:OUT.5.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF95</td><td>output</td><td>TCELL47:OUT.26.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF96</td><td>output</td><td>TCELL46:OUT.1.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF97</td><td>output</td><td>TCELL46:OUT.0.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF98</td><td>output</td><td>TCELL46:OUT.13.TMIN</td></tr>

<tr><td>RXDATA_CH1_SF99</td><td>output</td><td>TCELL46:OUT.15.TMIN</td></tr>

<tr><td>RXDATA_FLAGS_CH0_SF0</td><td>output</td><td>TCELL9:OUT.3.TMIN</td></tr>

<tr><td>RXDATA_FLAGS_CH0_SF1</td><td>output</td><td>TCELL21:OUT.18.TMIN</td></tr>

<tr><td>RXDATA_FLAGS_CH0_SF2</td><td>output</td><td>TCELL21:OUT.2.TMIN</td></tr>

<tr><td>RXDATA_FLAGS_CH0_SF3</td><td>output</td><td>TCELL22:OUT.30.TMIN</td></tr>

<tr><td>RXDATA_FLAGS_CH1_SF0</td><td>output</td><td>TCELL50:OUT.28.TMIN</td></tr>

<tr><td>RXDATA_FLAGS_CH1_SF1</td><td>output</td><td>TCELL38:OUT.13.TMIN</td></tr>

<tr><td>RXDATA_FLAGS_CH1_SF2</td><td>output</td><td>TCELL38:OUT.29.TMIN</td></tr>

<tr><td>RXDATA_FLAGS_CH1_SF3</td><td>output</td><td>TCELL37:OUT.1.TMIN</td></tr>

<tr><td>RXDATA_IS_AM_CH0_SF</td><td>output</td><td>TCELL19:OUT.20.TMIN</td></tr>

<tr><td>RXDATA_IS_AM_CH1_SF</td><td>output</td><td>TCELL40:OUT.11.TMIN</td></tr>

<tr><td>RXDATA_START_CH0_SF</td><td>output</td><td>TCELL19:OUT.2.TMIN</td></tr>

<tr><td>RXDATA_START_CH1_SF</td><td>output</td><td>TCELL40:OUT.29.TMIN</td></tr>

<tr><td>RXEQTRAINING_CH0_FS</td><td>input</td><td>TCELL22:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>RXEQTRAINING_CH1_FS</td><td>input</td><td>TCELL37:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>RXOUTCKCTL_CH0_FS0</td><td>input</td><td>TCELL20:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>RXOUTCKCTL_CH0_FS1</td><td>input</td><td>TCELL20:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>RXOUTCKCTL_CH0_FS2</td><td>input</td><td>TCELL20:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>RXOUTCKCTL_CH1_FS0</td><td>input</td><td>TCELL39:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>RXOUTCKCTL_CH1_FS1</td><td>input</td><td>TCELL39:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>RXOUTCKCTL_CH1_FS2</td><td>input</td><td>TCELL39:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>RXPMARESETDONE_CH0_SF</td><td>output</td><td>TCELL26:OUT.18.TMIN</td></tr>

<tr><td>RXPMARESETDONE_CH1_SF</td><td>output</td><td>TCELL33:OUT.13.TMIN</td></tr>

<tr><td>RXPOLARITY_CH0_FS</td><td>input</td><td>TCELL16:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>RXPOLARITY_CH1_FS</td><td>input</td><td>TCELL43:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>RXPRBSCNTRST_CH0_FS</td><td>input</td><td>TCELL18:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>RXPRBSCNTRST_CH1_FS</td><td>input</td><td>TCELL41:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>RXPRBSERR_CH0_SF</td><td>output</td><td>TCELL23:OUT.4.TMIN</td></tr>

<tr><td>RXPRBSERR_CH1_SF</td><td>output</td><td>TCELL36:OUT.27.TMIN</td></tr>

<tr><td>RXPRBSLOCKED_CH0_SF</td><td>output</td><td>TCELL24:OUT.25.TMIN</td></tr>

<tr><td>RXPRBSLOCKED_CH1_SF</td><td>output</td><td>TCELL35:OUT.6.TMIN</td></tr>

<tr><td>RXPRBSPTN_CH0_FS0</td><td>input</td><td>TCELL13:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>RXPRBSPTN_CH0_FS1</td><td>input</td><td>TCELL21:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>RXPRBSPTN_CH0_FS2</td><td>input</td><td>TCELL21:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>RXPRBSPTN_CH0_FS3</td><td>input</td><td>TCELL22:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>RXPRBSPTN_CH1_FS0</td><td>input</td><td>TCELL46:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>RXPRBSPTN_CH1_FS1</td><td>input</td><td>TCELL38:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>RXPRBSPTN_CH1_FS2</td><td>input</td><td>TCELL38:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>RXPRBSPTN_CH1_FS3</td><td>input</td><td>TCELL37:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>RXPRBS_CNT_STOP_CH0_FS</td><td>input</td><td>TCELL22:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>RXPRBS_CNT_STOP_CH1_FS</td><td>input</td><td>TCELL37:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>RXPROGDIVRESETDONE_CH0_SF</td><td>output</td><td>TCELL19:OUT.21.TMIN</td></tr>

<tr><td>RXPROGDIVRESETDONE_CH1_SF</td><td>output</td><td>TCELL40:OUT.10.TMIN</td></tr>

<tr><td>RXQPRBS_ENA_CH0_FS</td><td>input</td><td>TCELL16:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>RXQPRBS_ENA_CH1_FS</td><td>input</td><td>TCELL43:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>RXRESETDONE_CH0_SF</td><td>output</td><td>TCELL8:OUT.11.TMIN</td></tr>

<tr><td>RXRESETDONE_CH1_SF</td><td>output</td><td>TCELL51:OUT.20.TMIN</td></tr>

<tr><td>RXUSRCLK2_CH0_FS</td><td>input</td><td>TCELL17:IMUX.CTRL.0</td></tr>

<tr><td>RXUSRCLK2_CH1_FS</td><td>input</td><td>TCELL42:IMUX.CTRL.7</td></tr>

<tr><td>RXUSRCLK_CH0_FS</td><td>input</td><td>TCELL15:IMUX.CTRL.3</td></tr>

<tr><td>RXUSRCLK_CH1_FS</td><td>input</td><td>TCELL44:IMUX.CTRL.4</td></tr>

<tr><td>RXUSRRDY_CH0_FS</td><td>input</td><td>TCELL14:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>RXUSRRDY_CH1_FS</td><td>input</td><td>TCELL45:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>RX_ADAPTRESET_CH0_FS</td><td>input</td><td>TCELL21:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>RX_ADAPTRESET_CH1_FS</td><td>input</td><td>TCELL38:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>RX_ADC_CALRESET_CH0_FS</td><td>input</td><td>TCELL22:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>RX_ADC_CALRESET_CH1_FS</td><td>input</td><td>TCELL37:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>RX_ADC_CLKGENRESET_CH0_FS</td><td>input</td><td>TCELL20:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>RX_ADC_CLKGENRESET_CH1_FS</td><td>input</td><td>TCELL39:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>RX_BUFRESET_CH0_FS</td><td>input</td><td>TCELL26:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>RX_BUFRESET_CH1_FS</td><td>input</td><td>TCELL33:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>RX_CDRFRRESET_CH0_FS</td><td>input</td><td>TCELL26:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>RX_CDRFRRESET_CH1_FS</td><td>input</td><td>TCELL33:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>RX_CDRPHRESET_CH0_FS</td><td>input</td><td>TCELL17:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>RX_CDRPHRESET_CH1_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>RX_DFERESET_CH0_FS</td><td>input</td><td>TCELL20:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>RX_DFERESET_CH1_FS</td><td>input</td><td>TCELL39:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>RX_DSPRESET_CH0_FS</td><td>input</td><td>TCELL21:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>RX_DSPRESET_CH1_FS</td><td>input</td><td>TCELL38:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>RX_FECRESET_CH0_FS</td><td>input</td><td>TCELL16:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>RX_FECRESET_CH1_FS</td><td>input</td><td>TCELL43:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>RX_ISCANRESET_CH0_FS</td><td>input</td><td>TCELL22:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>RX_ISCANRESET_CH1_FS</td><td>input</td><td>TCELL37:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>RX_PCSRESET_CH0_FS</td><td>input</td><td>TCELL21:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>RX_PCSRESET_CH1_FS</td><td>input</td><td>TCELL38:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>RX_PCS_RESETMASK_CH0_FS0</td><td>input</td><td>TCELL21:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>RX_PCS_RESETMASK_CH0_FS1</td><td>input</td><td>TCELL21:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>RX_PCS_RESETMASK_CH0_FS2</td><td>input</td><td>TCELL21:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>RX_PCS_RESETMASK_CH0_FS3</td><td>input</td><td>TCELL22:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>RX_PCS_RESETMASK_CH1_FS0</td><td>input</td><td>TCELL38:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>RX_PCS_RESETMASK_CH1_FS1</td><td>input</td><td>TCELL38:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>RX_PCS_RESETMASK_CH1_FS2</td><td>input</td><td>TCELL38:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>RX_PCS_RESETMASK_CH1_FS3</td><td>input</td><td>TCELL37:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>RX_PCS_SEQ_ADVANCE_CH0_FS</td><td>input</td><td>TCELL17:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>RX_PCS_SEQ_ADVANCE_CH1_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>RX_PMARESET_CH0_FS</td><td>input</td><td>TCELL21:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>RX_PMARESET_CH1_FS</td><td>input</td><td>TCELL38:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>RX_PMA_RESETMASK_CH0_FS0</td><td>input</td><td>TCELL13:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>RX_PMA_RESETMASK_CH0_FS1</td><td>input</td><td>TCELL13:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>RX_PMA_RESETMASK_CH0_FS2</td><td>input</td><td>TCELL13:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>RX_PMA_RESETMASK_CH0_FS3</td><td>input</td><td>TCELL14:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>RX_PMA_RESETMASK_CH0_FS4</td><td>input</td><td>TCELL15:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>RX_PMA_RESETMASK_CH0_FS5</td><td>input</td><td>TCELL15:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>RX_PMA_RESETMASK_CH0_FS6</td><td>input</td><td>TCELL15:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>RX_PMA_RESETMASK_CH0_FS7</td><td>input</td><td>TCELL21:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>RX_PMA_RESETMASK_CH1_FS0</td><td>input</td><td>TCELL46:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>RX_PMA_RESETMASK_CH1_FS1</td><td>input</td><td>TCELL46:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>RX_PMA_RESETMASK_CH1_FS2</td><td>input</td><td>TCELL46:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>RX_PMA_RESETMASK_CH1_FS3</td><td>input</td><td>TCELL45:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>RX_PMA_RESETMASK_CH1_FS4</td><td>input</td><td>TCELL44:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>RX_PMA_RESETMASK_CH1_FS5</td><td>input</td><td>TCELL44:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>RX_PMA_RESETMASK_CH1_FS6</td><td>input</td><td>TCELL44:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>RX_PMA_RESETMASK_CH1_FS7</td><td>input</td><td>TCELL38:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>RX_PROGDIVRESET_CH0_FS</td><td>input</td><td>TCELL20:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>RX_PROGDIVRESET_CH1_FS</td><td>input</td><td>TCELL39:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>RX_RESETMODE_CH0_FS0</td><td>input</td><td>TCELL14:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>RX_RESETMODE_CH0_FS1</td><td>input</td><td>TCELL16:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>RX_RESETMODE_CH1_FS0</td><td>input</td><td>TCELL45:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>RX_RESETMODE_CH1_FS1</td><td>input</td><td>TCELL43:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>RX_USRSTART_CH0_FS</td><td>input</td><td>TCELL20:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>RX_USRSTART_CH1_FS</td><td>input</td><td>TCELL39:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>RX_USRSTOP_CH0_FS</td><td>input</td><td>TCELL17:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>RX_USRSTOP_CH1_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>SDM_DATA_FS0</td><td>input</td><td>TCELL28:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>SDM_DATA_FS1</td><td>input</td><td>TCELL28:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>SDM_DATA_FS10</td><td>input</td><td>TCELL28:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>SDM_DATA_FS11</td><td>input</td><td>TCELL28:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>SDM_DATA_FS12</td><td>input</td><td>TCELL30:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>SDM_DATA_FS13</td><td>input</td><td>TCELL30:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>SDM_DATA_FS14</td><td>input</td><td>TCELL30:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>SDM_DATA_FS15</td><td>input</td><td>TCELL30:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>SDM_DATA_FS16</td><td>input</td><td>TCELL30:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>SDM_DATA_FS17</td><td>input</td><td>TCELL30:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>SDM_DATA_FS18</td><td>input</td><td>TCELL30:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>SDM_DATA_FS19</td><td>input</td><td>TCELL30:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>SDM_DATA_FS2</td><td>input</td><td>TCELL28:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>SDM_DATA_FS20</td><td>input</td><td>TCELL30:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>SDM_DATA_FS21</td><td>input</td><td>TCELL31:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>SDM_DATA_FS22</td><td>input</td><td>TCELL31:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>SDM_DATA_FS23</td><td>input</td><td>TCELL31:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>SDM_DATA_FS24</td><td>input</td><td>TCELL31:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>SDM_DATA_FS25</td><td>input</td><td>TCELL31:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>SDM_DATA_FS3</td><td>input</td><td>TCELL28:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>SDM_DATA_FS4</td><td>input</td><td>TCELL28:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>SDM_DATA_FS5</td><td>input</td><td>TCELL28:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>SDM_DATA_FS6</td><td>input</td><td>TCELL28:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>SDM_DATA_FS7</td><td>input</td><td>TCELL28:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>SDM_DATA_FS8</td><td>input</td><td>TCELL28:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>SDM_DATA_FS9</td><td>input</td><td>TCELL28:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>SDM_TOGGLE_FS</td><td>input</td><td>TCELL29:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>ST_RX0_CORR_CW_INC_SF</td><td>output</td><td>TCELL11:OUT.5.TMIN</td></tr>

<tr><td>ST_RX0_CW_INC_SF</td><td>output</td><td>TCELL11:OUT.24.TMIN</td></tr>

<tr><td>ST_RX0_FEC_ALIGNED_SF</td><td>output</td><td>TCELL11:OUT.26.TMIN</td></tr>

<tr><td>ST_RX0_UNCORR_CW_INC_SF</td><td>output</td><td>TCELL11:OUT.28.TMIN</td></tr>

<tr><td>ST_RX1_CORR_CW_INC_SF</td><td>output</td><td>TCELL48:OUT.4.TMIN</td></tr>

<tr><td>ST_RX1_CW_INC_SF</td><td>output</td><td>TCELL48:OUT.6.TMIN</td></tr>

<tr><td>ST_RX1_FEC_ALIGNED_SF</td><td>output</td><td>TCELL48:OUT.21.TMIN</td></tr>

<tr><td>ST_RX1_UNCORR_CW_INC_SF</td><td>output</td><td>TCELL48:OUT.28.TMIN</td></tr>

<tr><td>ST_RX_LN0_BIT_ERR_0TO1_INC_SF0</td><td>output</td><td>TCELL12:OUT.2.TMIN</td></tr>

<tr><td>ST_RX_LN0_BIT_ERR_0TO1_INC_SF1</td><td>output</td><td>TCELL12:OUT.3.TMIN</td></tr>

<tr><td>ST_RX_LN0_BIT_ERR_0TO1_INC_SF2</td><td>output</td><td>TCELL12:OUT.8.TMIN</td></tr>

<tr><td>ST_RX_LN0_BIT_ERR_0TO1_INC_SF3</td><td>output</td><td>TCELL12:OUT.12.TMIN</td></tr>

<tr><td>ST_RX_LN0_BIT_ERR_0TO1_INC_SF4</td><td>output</td><td>TCELL12:OUT.16.TMIN</td></tr>

<tr><td>ST_RX_LN0_BIT_ERR_0TO1_INC_SF5</td><td>output</td><td>TCELL12:OUT.24.TMIN</td></tr>

<tr><td>ST_RX_LN0_BIT_ERR_0TO1_INC_SF6</td><td>output</td><td>TCELL12:OUT.28.TMIN</td></tr>

<tr><td>ST_RX_LN0_BIT_ERR_0TO1_INC_SF7</td><td>output</td><td>TCELL12:OUT.30.TMIN</td></tr>

<tr><td>ST_RX_LN0_BIT_ERR_1TO0_INC_SF0</td><td>output</td><td>TCELL14:OUT.0.TMIN</td></tr>

<tr><td>ST_RX_LN0_BIT_ERR_1TO0_INC_SF1</td><td>output</td><td>TCELL14:OUT.6.TMIN</td></tr>

<tr><td>ST_RX_LN0_BIT_ERR_1TO0_INC_SF2</td><td>output</td><td>TCELL14:OUT.13.TMIN</td></tr>

<tr><td>ST_RX_LN0_BIT_ERR_1TO0_INC_SF3</td><td>output</td><td>TCELL14:OUT.14.TMIN</td></tr>

<tr><td>ST_RX_LN0_BIT_ERR_1TO0_INC_SF4</td><td>output</td><td>TCELL14:OUT.17.TMIN</td></tr>

<tr><td>ST_RX_LN0_BIT_ERR_1TO0_INC_SF5</td><td>output</td><td>TCELL14:OUT.18.TMIN</td></tr>

<tr><td>ST_RX_LN0_BIT_ERR_1TO0_INC_SF6</td><td>output</td><td>TCELL14:OUT.23.TMIN</td></tr>

<tr><td>ST_RX_LN0_BIT_ERR_1TO0_INC_SF7</td><td>output</td><td>TCELL14:OUT.25.TMIN</td></tr>

<tr><td>ST_RX_LN0_DELAY_SF0</td><td>output</td><td>TCELL13:OUT.0.TMIN</td></tr>

<tr><td>ST_RX_LN0_DELAY_SF1</td><td>output</td><td>TCELL13:OUT.1.TMIN</td></tr>

<tr><td>ST_RX_LN0_DELAY_SF10</td><td>output</td><td>TCELL13:OUT.22.TMIN</td></tr>

<tr><td>ST_RX_LN0_DELAY_SF11</td><td>output</td><td>TCELL13:OUT.23.TMIN</td></tr>

<tr><td>ST_RX_LN0_DELAY_SF12</td><td>output</td><td>TCELL13:OUT.25.TMIN</td></tr>

<tr><td>ST_RX_LN0_DELAY_SF13</td><td>output</td><td>TCELL13:OUT.26.TMIN</td></tr>

<tr><td>ST_RX_LN0_DELAY_SF14</td><td>output</td><td>TCELL13:OUT.27.TMIN</td></tr>

<tr><td>ST_RX_LN0_DELAY_SF2</td><td>output</td><td>TCELL13:OUT.4.TMIN</td></tr>

<tr><td>ST_RX_LN0_DELAY_SF3</td><td>output</td><td>TCELL13:OUT.7.TMIN</td></tr>

<tr><td>ST_RX_LN0_DELAY_SF4</td><td>output</td><td>TCELL13:OUT.12.TMIN</td></tr>

<tr><td>ST_RX_LN0_DELAY_SF5</td><td>output</td><td>TCELL13:OUT.13.TMIN</td></tr>

<tr><td>ST_RX_LN0_DELAY_SF6</td><td>output</td><td>TCELL13:OUT.14.TMIN</td></tr>

<tr><td>ST_RX_LN0_DELAY_SF7</td><td>output</td><td>TCELL13:OUT.15.TMIN</td></tr>

<tr><td>ST_RX_LN0_DELAY_SF8</td><td>output</td><td>TCELL13:OUT.19.TMIN</td></tr>

<tr><td>ST_RX_LN0_DELAY_SF9</td><td>output</td><td>TCELL13:OUT.20.TMIN</td></tr>

<tr><td>ST_RX_LN0_ERR_CNT_INC_SF0</td><td>output</td><td>TCELL12:OUT.6.TMIN</td></tr>

<tr><td>ST_RX_LN0_ERR_CNT_INC_SF1</td><td>output</td><td>TCELL12:OUT.25.TMIN</td></tr>

<tr><td>ST_RX_LN0_ERR_CNT_INC_SF2</td><td>output</td><td>TCELL14:OUT.9.TMIN</td></tr>

<tr><td>ST_RX_LN0_ERR_CNT_INC_SF3</td><td>output</td><td>TCELL14:OUT.20.TMIN</td></tr>

<tr><td>ST_RX_LN0_FEC_LOCK_SF</td><td>output</td><td>TCELL12:OUT.23.TMIN</td></tr>

<tr><td>ST_RX_LN0_MAPPING_SF0</td><td>output</td><td>TCELL54:OUT.8.TMIN</td></tr>

<tr><td>ST_RX_LN0_MAPPING_SF1</td><td>output</td><td>TCELL54:OUT.24.TMIN</td></tr>

<tr><td>ST_RX_LN1_BIT_ERR_0TO1_INC_SF0</td><td>output</td><td>TCELL15:OUT.0.TMIN</td></tr>

<tr><td>ST_RX_LN1_BIT_ERR_0TO1_INC_SF1</td><td>output</td><td>TCELL15:OUT.1.TMIN</td></tr>

<tr><td>ST_RX_LN1_BIT_ERR_0TO1_INC_SF2</td><td>output</td><td>TCELL15:OUT.9.TMIN</td></tr>

<tr><td>ST_RX_LN1_BIT_ERR_0TO1_INC_SF3</td><td>output</td><td>TCELL15:OUT.10.TMIN</td></tr>

<tr><td>ST_RX_LN1_BIT_ERR_0TO1_INC_SF4</td><td>output</td><td>TCELL15:OUT.18.TMIN</td></tr>

<tr><td>ST_RX_LN1_BIT_ERR_0TO1_INC_SF5</td><td>output</td><td>TCELL15:OUT.20.TMIN</td></tr>

<tr><td>ST_RX_LN1_BIT_ERR_0TO1_INC_SF6</td><td>output</td><td>TCELL15:OUT.26.TMIN</td></tr>

<tr><td>ST_RX_LN1_BIT_ERR_0TO1_INC_SF7</td><td>output</td><td>TCELL15:OUT.29.TMIN</td></tr>

<tr><td>ST_RX_LN1_BIT_ERR_1TO0_INC_SF0</td><td>output</td><td>TCELL17:OUT.1.TMIN</td></tr>

<tr><td>ST_RX_LN1_BIT_ERR_1TO0_INC_SF1</td><td>output</td><td>TCELL17:OUT.2.TMIN</td></tr>

<tr><td>ST_RX_LN1_BIT_ERR_1TO0_INC_SF2</td><td>output</td><td>TCELL17:OUT.5.TMIN</td></tr>

<tr><td>ST_RX_LN1_BIT_ERR_1TO0_INC_SF3</td><td>output</td><td>TCELL17:OUT.6.TMIN</td></tr>

<tr><td>ST_RX_LN1_BIT_ERR_1TO0_INC_SF4</td><td>output</td><td>TCELL17:OUT.12.TMIN</td></tr>

<tr><td>ST_RX_LN1_BIT_ERR_1TO0_INC_SF5</td><td>output</td><td>TCELL17:OUT.18.TMIN</td></tr>

<tr><td>ST_RX_LN1_BIT_ERR_1TO0_INC_SF6</td><td>output</td><td>TCELL17:OUT.21.TMIN</td></tr>

<tr><td>ST_RX_LN1_BIT_ERR_1TO0_INC_SF7</td><td>output</td><td>TCELL17:OUT.23.TMIN</td></tr>

<tr><td>ST_RX_LN1_DELAY_SF0</td><td>output</td><td>TCELL16:OUT.0.TMIN</td></tr>

<tr><td>ST_RX_LN1_DELAY_SF1</td><td>output</td><td>TCELL16:OUT.1.TMIN</td></tr>

<tr><td>ST_RX_LN1_DELAY_SF10</td><td>output</td><td>TCELL16:OUT.22.TMIN</td></tr>

<tr><td>ST_RX_LN1_DELAY_SF11</td><td>output</td><td>TCELL16:OUT.23.TMIN</td></tr>

<tr><td>ST_RX_LN1_DELAY_SF12</td><td>output</td><td>TCELL16:OUT.25.TMIN</td></tr>

<tr><td>ST_RX_LN1_DELAY_SF13</td><td>output</td><td>TCELL16:OUT.26.TMIN</td></tr>

<tr><td>ST_RX_LN1_DELAY_SF14</td><td>output</td><td>TCELL16:OUT.27.TMIN</td></tr>

<tr><td>ST_RX_LN1_DELAY_SF2</td><td>output</td><td>TCELL16:OUT.3.TMIN</td></tr>

<tr><td>ST_RX_LN1_DELAY_SF3</td><td>output</td><td>TCELL16:OUT.5.TMIN</td></tr>

<tr><td>ST_RX_LN1_DELAY_SF4</td><td>output</td><td>TCELL16:OUT.12.TMIN</td></tr>

<tr><td>ST_RX_LN1_DELAY_SF5</td><td>output</td><td>TCELL16:OUT.13.TMIN</td></tr>

<tr><td>ST_RX_LN1_DELAY_SF6</td><td>output</td><td>TCELL16:OUT.14.TMIN</td></tr>

<tr><td>ST_RX_LN1_DELAY_SF7</td><td>output</td><td>TCELL16:OUT.17.TMIN</td></tr>

<tr><td>ST_RX_LN1_DELAY_SF8</td><td>output</td><td>TCELL16:OUT.20.TMIN</td></tr>

<tr><td>ST_RX_LN1_DELAY_SF9</td><td>output</td><td>TCELL16:OUT.21.TMIN</td></tr>

<tr><td>ST_RX_LN1_ERR_CNT_INC_SF0</td><td>output</td><td>TCELL15:OUT.3.TMIN</td></tr>

<tr><td>ST_RX_LN1_ERR_CNT_INC_SF1</td><td>output</td><td>TCELL15:OUT.16.TMIN</td></tr>

<tr><td>ST_RX_LN1_ERR_CNT_INC_SF2</td><td>output</td><td>TCELL15:OUT.28.TMIN</td></tr>

<tr><td>ST_RX_LN1_ERR_CNT_INC_SF3</td><td>output</td><td>TCELL16:OUT.19.TMIN</td></tr>

<tr><td>ST_RX_LN1_FEC_LOCK_SF</td><td>output</td><td>TCELL17:OUT.17.TMIN</td></tr>

<tr><td>ST_RX_LN1_MAPPING_SF0</td><td>output</td><td>TCELL32:OUT.10.TMIN</td></tr>

<tr><td>ST_RX_LN1_MAPPING_SF1</td><td>output</td><td>TCELL35:OUT.18.TMIN</td></tr>

<tr><td>ST_RX_LN2_BIT_ERR_0TO1_INC_SF0</td><td>output</td><td>TCELL42:OUT.4.TMIN</td></tr>

<tr><td>ST_RX_LN2_BIT_ERR_0TO1_INC_SF1</td><td>output</td><td>TCELL42:OUT.8.TMIN</td></tr>

<tr><td>ST_RX_LN2_BIT_ERR_0TO1_INC_SF2</td><td>output</td><td>TCELL42:OUT.10.TMIN</td></tr>

<tr><td>ST_RX_LN2_BIT_ERR_0TO1_INC_SF3</td><td>output</td><td>TCELL42:OUT.13.TMIN</td></tr>

<tr><td>ST_RX_LN2_BIT_ERR_0TO1_INC_SF4</td><td>output</td><td>TCELL42:OUT.19.TMIN</td></tr>

<tr><td>ST_RX_LN2_BIT_ERR_0TO1_INC_SF5</td><td>output</td><td>TCELL42:OUT.25.TMIN</td></tr>

<tr><td>ST_RX_LN2_BIT_ERR_0TO1_INC_SF6</td><td>output</td><td>TCELL42:OUT.26.TMIN</td></tr>

<tr><td>ST_RX_LN2_BIT_ERR_0TO1_INC_SF7</td><td>output</td><td>TCELL42:OUT.29.TMIN</td></tr>

<tr><td>ST_RX_LN2_BIT_ERR_1TO0_INC_SF0</td><td>output</td><td>TCELL44:OUT.0.TMIN</td></tr>

<tr><td>ST_RX_LN2_BIT_ERR_1TO0_INC_SF1</td><td>output</td><td>TCELL44:OUT.2.TMIN</td></tr>

<tr><td>ST_RX_LN2_BIT_ERR_1TO0_INC_SF2</td><td>output</td><td>TCELL44:OUT.9.TMIN</td></tr>

<tr><td>ST_RX_LN2_BIT_ERR_1TO0_INC_SF3</td><td>output</td><td>TCELL44:OUT.11.TMIN</td></tr>

<tr><td>ST_RX_LN2_BIT_ERR_1TO0_INC_SF4</td><td>output</td><td>TCELL44:OUT.19.TMIN</td></tr>

<tr><td>ST_RX_LN2_BIT_ERR_1TO0_INC_SF5</td><td>output</td><td>TCELL44:OUT.21.TMIN</td></tr>

<tr><td>ST_RX_LN2_BIT_ERR_1TO0_INC_SF6</td><td>output</td><td>TCELL44:OUT.25.TMIN</td></tr>

<tr><td>ST_RX_LN2_BIT_ERR_1TO0_INC_SF7</td><td>output</td><td>TCELL44:OUT.30.TMIN</td></tr>

<tr><td>ST_RX_LN2_DELAY_SF0</td><td>output</td><td>TCELL43:OUT.1.TMIN</td></tr>

<tr><td>ST_RX_LN2_DELAY_SF1</td><td>output</td><td>TCELL43:OUT.4.TMIN</td></tr>

<tr><td>ST_RX_LN2_DELAY_SF10</td><td>output</td><td>TCELL43:OUT.18.TMIN</td></tr>

<tr><td>ST_RX_LN2_DELAY_SF11</td><td>output</td><td>TCELL43:OUT.19.TMIN</td></tr>

<tr><td>ST_RX_LN2_DELAY_SF12</td><td>output</td><td>TCELL43:OUT.26.TMIN</td></tr>

<tr><td>ST_RX_LN2_DELAY_SF13</td><td>output</td><td>TCELL43:OUT.28.TMIN</td></tr>

<tr><td>ST_RX_LN2_DELAY_SF14</td><td>output</td><td>TCELL43:OUT.30.TMIN</td></tr>

<tr><td>ST_RX_LN2_DELAY_SF2</td><td>output</td><td>TCELL43:OUT.5.TMIN</td></tr>

<tr><td>ST_RX_LN2_DELAY_SF3</td><td>output</td><td>TCELL43:OUT.6.TMIN</td></tr>

<tr><td>ST_RX_LN2_DELAY_SF4</td><td>output</td><td>TCELL43:OUT.8.TMIN</td></tr>

<tr><td>ST_RX_LN2_DELAY_SF5</td><td>output</td><td>TCELL43:OUT.9.TMIN</td></tr>

<tr><td>ST_RX_LN2_DELAY_SF6</td><td>output</td><td>TCELL43:OUT.10.TMIN</td></tr>

<tr><td>ST_RX_LN2_DELAY_SF7</td><td>output</td><td>TCELL43:OUT.11.TMIN</td></tr>

<tr><td>ST_RX_LN2_DELAY_SF8</td><td>output</td><td>TCELL43:OUT.14.TMIN</td></tr>

<tr><td>ST_RX_LN2_DELAY_SF9</td><td>output</td><td>TCELL43:OUT.17.TMIN</td></tr>

<tr><td>ST_RX_LN2_ERR_CNT_INC_SF0</td><td>output</td><td>TCELL43:OUT.13.TMIN</td></tr>

<tr><td>ST_RX_LN2_ERR_CNT_INC_SF1</td><td>output</td><td>TCELL44:OUT.3.TMIN</td></tr>

<tr><td>ST_RX_LN2_ERR_CNT_INC_SF2</td><td>output</td><td>TCELL44:OUT.15.TMIN</td></tr>

<tr><td>ST_RX_LN2_ERR_CNT_INC_SF3</td><td>output</td><td>TCELL44:OUT.28.TMIN</td></tr>

<tr><td>ST_RX_LN2_FEC_LOCK_SF</td><td>output</td><td>TCELL42:OUT.21.TMIN</td></tr>

<tr><td>ST_RX_LN2_MAPPING_SF0</td><td>output</td><td>TCELL24:OUT.13.TMIN</td></tr>

<tr><td>ST_RX_LN2_MAPPING_SF1</td><td>output</td><td>TCELL53:OUT.15.TMIN</td></tr>

<tr><td>ST_RX_LN3_BIT_ERR_0TO1_INC_SF0</td><td>output</td><td>TCELL45:OUT.0.TMIN</td></tr>

<tr><td>ST_RX_LN3_BIT_ERR_0TO1_INC_SF1</td><td>output</td><td>TCELL45:OUT.6.TMIN</td></tr>

<tr><td>ST_RX_LN3_BIT_ERR_0TO1_INC_SF2</td><td>output</td><td>TCELL45:OUT.12.TMIN</td></tr>

<tr><td>ST_RX_LN3_BIT_ERR_0TO1_INC_SF3</td><td>output</td><td>TCELL45:OUT.13.TMIN</td></tr>

<tr><td>ST_RX_LN3_BIT_ERR_0TO1_INC_SF4</td><td>output</td><td>TCELL45:OUT.15.TMIN</td></tr>

<tr><td>ST_RX_LN3_BIT_ERR_0TO1_INC_SF5</td><td>output</td><td>TCELL45:OUT.17.TMIN</td></tr>

<tr><td>ST_RX_LN3_BIT_ERR_0TO1_INC_SF6</td><td>output</td><td>TCELL45:OUT.23.TMIN</td></tr>

<tr><td>ST_RX_LN3_BIT_ERR_0TO1_INC_SF7</td><td>output</td><td>TCELL45:OUT.25.TMIN</td></tr>

<tr><td>ST_RX_LN3_BIT_ERR_1TO0_INC_SF0</td><td>output</td><td>TCELL47:OUT.0.TMIN</td></tr>

<tr><td>ST_RX_LN3_BIT_ERR_1TO0_INC_SF1</td><td>output</td><td>TCELL47:OUT.1.TMIN</td></tr>

<tr><td>ST_RX_LN3_BIT_ERR_1TO0_INC_SF2</td><td>output</td><td>TCELL47:OUT.6.TMIN</td></tr>

<tr><td>ST_RX_LN3_BIT_ERR_1TO0_INC_SF3</td><td>output</td><td>TCELL47:OUT.7.TMIN</td></tr>

<tr><td>ST_RX_LN3_BIT_ERR_1TO0_INC_SF4</td><td>output</td><td>TCELL47:OUT.15.TMIN</td></tr>

<tr><td>ST_RX_LN3_BIT_ERR_1TO0_INC_SF5</td><td>output</td><td>TCELL47:OUT.19.TMIN</td></tr>

<tr><td>ST_RX_LN3_BIT_ERR_1TO0_INC_SF6</td><td>output</td><td>TCELL47:OUT.25.TMIN</td></tr>

<tr><td>ST_RX_LN3_BIT_ERR_1TO0_INC_SF7</td><td>output</td><td>TCELL47:OUT.28.TMIN</td></tr>

<tr><td>ST_RX_LN3_DELAY_SF0</td><td>output</td><td>TCELL46:OUT.2.TMIN</td></tr>

<tr><td>ST_RX_LN3_DELAY_SF1</td><td>output</td><td>TCELL46:OUT.4.TMIN</td></tr>

<tr><td>ST_RX_LN3_DELAY_SF10</td><td>output</td><td>TCELL46:OUT.18.TMIN</td></tr>

<tr><td>ST_RX_LN3_DELAY_SF11</td><td>output</td><td>TCELL46:OUT.19.TMIN</td></tr>

<tr><td>ST_RX_LN3_DELAY_SF12</td><td>output</td><td>TCELL46:OUT.24.TMIN</td></tr>

<tr><td>ST_RX_LN3_DELAY_SF13</td><td>output</td><td>TCELL46:OUT.27.TMIN</td></tr>

<tr><td>ST_RX_LN3_DELAY_SF14</td><td>output</td><td>TCELL46:OUT.30.TMIN</td></tr>

<tr><td>ST_RX_LN3_DELAY_SF2</td><td>output</td><td>TCELL46:OUT.5.TMIN</td></tr>

<tr><td>ST_RX_LN3_DELAY_SF3</td><td>output</td><td>TCELL46:OUT.6.TMIN</td></tr>

<tr><td>ST_RX_LN3_DELAY_SF4</td><td>output</td><td>TCELL46:OUT.8.TMIN</td></tr>

<tr><td>ST_RX_LN3_DELAY_SF5</td><td>output</td><td>TCELL46:OUT.9.TMIN</td></tr>

<tr><td>ST_RX_LN3_DELAY_SF6</td><td>output</td><td>TCELL46:OUT.11.TMIN</td></tr>

<tr><td>ST_RX_LN3_DELAY_SF7</td><td>output</td><td>TCELL46:OUT.12.TMIN</td></tr>

<tr><td>ST_RX_LN3_DELAY_SF8</td><td>output</td><td>TCELL46:OUT.16.TMIN</td></tr>

<tr><td>ST_RX_LN3_DELAY_SF9</td><td>output</td><td>TCELL46:OUT.17.TMIN</td></tr>

<tr><td>ST_RX_LN3_ERR_CNT_INC_SF0</td><td>output</td><td>TCELL45:OUT.11.TMIN</td></tr>

<tr><td>ST_RX_LN3_ERR_CNT_INC_SF1</td><td>output</td><td>TCELL45:OUT.22.TMIN</td></tr>

<tr><td>ST_RX_LN3_ERR_CNT_INC_SF2</td><td>output</td><td>TCELL47:OUT.3.TMIN</td></tr>

<tr><td>ST_RX_LN3_ERR_CNT_INC_SF3</td><td>output</td><td>TCELL47:OUT.23.TMIN</td></tr>

<tr><td>ST_RX_LN3_FEC_LOCK_SF</td><td>output</td><td>TCELL47:OUT.17.TMIN</td></tr>

<tr><td>ST_RX_LN3_MAPPING_SF0</td><td>output</td><td>TCELL25:OUT.14.TMIN</td></tr>

<tr><td>ST_RX_LN3_MAPPING_SF1</td><td>output</td><td>TCELL54:OUT.16.TMIN</td></tr>

<tr><td>TSTCLK0_CH0_FS</td><td>input</td><td>TCELL6:IMUX.CTRL.7</td></tr>

<tr><td>TSTCLK0_CH1_FS</td><td>input</td><td>TCELL53:IMUX.CTRL.0</td></tr>

<tr><td>TSTCLK1_CH0_FS</td><td>input</td><td>TCELL8:IMUX.CTRL.3</td></tr>

<tr><td>TSTCLK1_CH1_FS</td><td>input</td><td>TCELL51:IMUX.CTRL.4</td></tr>

<tr><td>TXBUFSTATUS_CH0_SF0</td><td>output</td><td>TCELL24:OUT.24.TMIN</td></tr>

<tr><td>TXBUFSTATUS_CH0_SF1</td><td>output</td><td>TCELL26:OUT.8.TMIN</td></tr>

<tr><td>TXBUFSTATUS_CH1_SF0</td><td>output</td><td>TCELL35:OUT.7.TMIN</td></tr>

<tr><td>TXBUFSTATUS_CH1_SF1</td><td>output</td><td>TCELL33:OUT.23.TMIN</td></tr>

<tr><td>TXCTLFIRDAT_CH0_FS0</td><td>input</td><td>TCELL23:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>TXCTLFIRDAT_CH0_FS1</td><td>input</td><td>TCELL23:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>TXCTLFIRDAT_CH0_FS2</td><td>input</td><td>TCELL23:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>TXCTLFIRDAT_CH0_FS3</td><td>input</td><td>TCELL23:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>TXCTLFIRDAT_CH0_FS4</td><td>input</td><td>TCELL23:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>TXCTLFIRDAT_CH0_FS5</td><td>input</td><td>TCELL23:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>TXCTLFIRDAT_CH1_FS0</td><td>input</td><td>TCELL36:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>TXCTLFIRDAT_CH1_FS1</td><td>input</td><td>TCELL36:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>TXCTLFIRDAT_CH1_FS2</td><td>input</td><td>TCELL36:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>TXCTLFIRDAT_CH1_FS3</td><td>input</td><td>TCELL36:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>TXCTLFIRDAT_CH1_FS4</td><td>input</td><td>TCELL36:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>TXCTLFIRDAT_CH1_FS5</td><td>input</td><td>TCELL36:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS0</td><td>input</td><td>TCELL5:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS1</td><td>input</td><td>TCELL5:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS10</td><td>input</td><td>TCELL5:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS100</td><td>input</td><td>TCELL7:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS101</td><td>input</td><td>TCELL7:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS102</td><td>input</td><td>TCELL7:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS103</td><td>input</td><td>TCELL7:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS104</td><td>input</td><td>TCELL7:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS105</td><td>input</td><td>TCELL7:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS106</td><td>input</td><td>TCELL7:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS107</td><td>input</td><td>TCELL7:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS108</td><td>input</td><td>TCELL7:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS109</td><td>input</td><td>TCELL7:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS11</td><td>input</td><td>TCELL5:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS110</td><td>input</td><td>TCELL7:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS111</td><td>input</td><td>TCELL8:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS112</td><td>input</td><td>TCELL8:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS113</td><td>input</td><td>TCELL8:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS114</td><td>input</td><td>TCELL8:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS115</td><td>input</td><td>TCELL8:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS116</td><td>input</td><td>TCELL8:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS117</td><td>input</td><td>TCELL8:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS118</td><td>input</td><td>TCELL8:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS119</td><td>input</td><td>TCELL8:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS12</td><td>input</td><td>TCELL5:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS120</td><td>input</td><td>TCELL8:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS121</td><td>input</td><td>TCELL8:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS122</td><td>input</td><td>TCELL8:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS123</td><td>input</td><td>TCELL8:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS124</td><td>input</td><td>TCELL8:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS125</td><td>input</td><td>TCELL8:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS126</td><td>input</td><td>TCELL8:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS127</td><td>input</td><td>TCELL8:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS128</td><td>input</td><td>TCELL8:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS129</td><td>input</td><td>TCELL8:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS13</td><td>input</td><td>TCELL5:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS130</td><td>input</td><td>TCELL8:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS131</td><td>input</td><td>TCELL8:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS132</td><td>input</td><td>TCELL8:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS133</td><td>input</td><td>TCELL8:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS134</td><td>input</td><td>TCELL8:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS135</td><td>input</td><td>TCELL8:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS136</td><td>input</td><td>TCELL8:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS137</td><td>input</td><td>TCELL8:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS138</td><td>input</td><td>TCELL8:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS139</td><td>input</td><td>TCELL8:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS14</td><td>input</td><td>TCELL5:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS140</td><td>input</td><td>TCELL8:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS141</td><td>input</td><td>TCELL8:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS142</td><td>input</td><td>TCELL8:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS143</td><td>input</td><td>TCELL8:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS144</td><td>input</td><td>TCELL8:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS145</td><td>input</td><td>TCELL8:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS146</td><td>input</td><td>TCELL8:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS147</td><td>input</td><td>TCELL8:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS148</td><td>input</td><td>TCELL8:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS149</td><td>input</td><td>TCELL9:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS15</td><td>input</td><td>TCELL5:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS150</td><td>input</td><td>TCELL9:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS151</td><td>input</td><td>TCELL9:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS152</td><td>input</td><td>TCELL9:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS153</td><td>input</td><td>TCELL9:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS154</td><td>input</td><td>TCELL9:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS155</td><td>input</td><td>TCELL9:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS156</td><td>input</td><td>TCELL9:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS157</td><td>input</td><td>TCELL9:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS158</td><td>input</td><td>TCELL9:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS159</td><td>input</td><td>TCELL9:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS16</td><td>input</td><td>TCELL5:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS160</td><td>input</td><td>TCELL9:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS161</td><td>input</td><td>TCELL9:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS162</td><td>input</td><td>TCELL9:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS163</td><td>input</td><td>TCELL9:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS164</td><td>input</td><td>TCELL9:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS165</td><td>input</td><td>TCELL9:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS166</td><td>input</td><td>TCELL9:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS167</td><td>input</td><td>TCELL9:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS168</td><td>input</td><td>TCELL9:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS169</td><td>input</td><td>TCELL9:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS17</td><td>input</td><td>TCELL5:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS170</td><td>input</td><td>TCELL9:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS171</td><td>input</td><td>TCELL9:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS172</td><td>input</td><td>TCELL9:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS173</td><td>input</td><td>TCELL9:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS174</td><td>input</td><td>TCELL9:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS175</td><td>input</td><td>TCELL9:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS176</td><td>input</td><td>TCELL9:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS177</td><td>input</td><td>TCELL9:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS178</td><td>input</td><td>TCELL9:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS179</td><td>input</td><td>TCELL9:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS18</td><td>input</td><td>TCELL5:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS180</td><td>input</td><td>TCELL9:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS181</td><td>input</td><td>TCELL9:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS182</td><td>input</td><td>TCELL9:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS183</td><td>input</td><td>TCELL10:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS184</td><td>input</td><td>TCELL10:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS185</td><td>input</td><td>TCELL10:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS186</td><td>input</td><td>TCELL10:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS187</td><td>input</td><td>TCELL10:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS188</td><td>input</td><td>TCELL10:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS189</td><td>input</td><td>TCELL10:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS19</td><td>input</td><td>TCELL5:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS190</td><td>input</td><td>TCELL10:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS191</td><td>input</td><td>TCELL10:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS192</td><td>input</td><td>TCELL10:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS193</td><td>input</td><td>TCELL10:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS194</td><td>input</td><td>TCELL10:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS195</td><td>input</td><td>TCELL10:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS196</td><td>input</td><td>TCELL10:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS197</td><td>input</td><td>TCELL10:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS198</td><td>input</td><td>TCELL10:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS199</td><td>input</td><td>TCELL10:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS2</td><td>input</td><td>TCELL5:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS20</td><td>input</td><td>TCELL5:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS200</td><td>input</td><td>TCELL10:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS201</td><td>input</td><td>TCELL10:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS202</td><td>input</td><td>TCELL10:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS203</td><td>input</td><td>TCELL10:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS204</td><td>input</td><td>TCELL10:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS205</td><td>input</td><td>TCELL10:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS206</td><td>input</td><td>TCELL10:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS207</td><td>input</td><td>TCELL10:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS208</td><td>input</td><td>TCELL10:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS209</td><td>input</td><td>TCELL10:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS21</td><td>input</td><td>TCELL5:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS210</td><td>input</td><td>TCELL10:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS211</td><td>input</td><td>TCELL10:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS212</td><td>input</td><td>TCELL10:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS213</td><td>input</td><td>TCELL10:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS214</td><td>input</td><td>TCELL10:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS215</td><td>input</td><td>TCELL10:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS216</td><td>input</td><td>TCELL10:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS217</td><td>input</td><td>TCELL10:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS218</td><td>input</td><td>TCELL11:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS219</td><td>input</td><td>TCELL11:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS22</td><td>input</td><td>TCELL5:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS220</td><td>input</td><td>TCELL11:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS221</td><td>input</td><td>TCELL11:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS222</td><td>input</td><td>TCELL11:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS223</td><td>input</td><td>TCELL11:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS224</td><td>input</td><td>TCELL11:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS225</td><td>input</td><td>TCELL11:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS226</td><td>input</td><td>TCELL11:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS227</td><td>input</td><td>TCELL11:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS228</td><td>input</td><td>TCELL11:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS229</td><td>input</td><td>TCELL11:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS23</td><td>input</td><td>TCELL5:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS230</td><td>input</td><td>TCELL11:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS231</td><td>input</td><td>TCELL11:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS232</td><td>input</td><td>TCELL11:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS233</td><td>input</td><td>TCELL11:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS234</td><td>input</td><td>TCELL11:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS235</td><td>input</td><td>TCELL11:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS236</td><td>input</td><td>TCELL11:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS237</td><td>input</td><td>TCELL11:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS238</td><td>input</td><td>TCELL11:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS239</td><td>input</td><td>TCELL11:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS24</td><td>input</td><td>TCELL5:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS240</td><td>input</td><td>TCELL11:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS241</td><td>input</td><td>TCELL11:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS242</td><td>input</td><td>TCELL11:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS243</td><td>input</td><td>TCELL11:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS244</td><td>input</td><td>TCELL11:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS245</td><td>input</td><td>TCELL11:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS246</td><td>input</td><td>TCELL11:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS247</td><td>input</td><td>TCELL11:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS248</td><td>input</td><td>TCELL11:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS249</td><td>input</td><td>TCELL11:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS25</td><td>input</td><td>TCELL5:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS250</td><td>input</td><td>TCELL11:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS251</td><td>input</td><td>TCELL11:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS252</td><td>input</td><td>TCELL11:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS253</td><td>input</td><td>TCELL11:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS254</td><td>input</td><td>TCELL11:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS255</td><td>input</td><td>TCELL11:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS26</td><td>input</td><td>TCELL5:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS27</td><td>input</td><td>TCELL5:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS28</td><td>input</td><td>TCELL5:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS29</td><td>input</td><td>TCELL5:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS3</td><td>input</td><td>TCELL5:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS30</td><td>input</td><td>TCELL5:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS31</td><td>input</td><td>TCELL5:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS32</td><td>input</td><td>TCELL5:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS33</td><td>input</td><td>TCELL5:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS34</td><td>input</td><td>TCELL5:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS35</td><td>input</td><td>TCELL5:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS36</td><td>input</td><td>TCELL6:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS37</td><td>input</td><td>TCELL6:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS38</td><td>input</td><td>TCELL6:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS39</td><td>input</td><td>TCELL6:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS4</td><td>input</td><td>TCELL5:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS40</td><td>input</td><td>TCELL6:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS41</td><td>input</td><td>TCELL6:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS42</td><td>input</td><td>TCELL6:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS43</td><td>input</td><td>TCELL6:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS44</td><td>input</td><td>TCELL6:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS45</td><td>input</td><td>TCELL6:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS46</td><td>input</td><td>TCELL6:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS47</td><td>input</td><td>TCELL6:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS48</td><td>input</td><td>TCELL6:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS49</td><td>input</td><td>TCELL6:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS5</td><td>input</td><td>TCELL5:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS50</td><td>input</td><td>TCELL6:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS51</td><td>input</td><td>TCELL6:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS52</td><td>input</td><td>TCELL6:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS53</td><td>input</td><td>TCELL6:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS54</td><td>input</td><td>TCELL6:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS55</td><td>input</td><td>TCELL6:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS56</td><td>input</td><td>TCELL6:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS57</td><td>input</td><td>TCELL6:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS58</td><td>input</td><td>TCELL6:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS59</td><td>input</td><td>TCELL6:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS6</td><td>input</td><td>TCELL5:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS60</td><td>input</td><td>TCELL6:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS61</td><td>input</td><td>TCELL6:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS62</td><td>input</td><td>TCELL6:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS63</td><td>input</td><td>TCELL6:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS64</td><td>input</td><td>TCELL6:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS65</td><td>input</td><td>TCELL6:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS66</td><td>input</td><td>TCELL6:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS67</td><td>input</td><td>TCELL6:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS68</td><td>input</td><td>TCELL6:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS69</td><td>input</td><td>TCELL6:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS7</td><td>input</td><td>TCELL5:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS70</td><td>input</td><td>TCELL6:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS71</td><td>input</td><td>TCELL6:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS72</td><td>input</td><td>TCELL6:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS73</td><td>input</td><td>TCELL7:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS74</td><td>input</td><td>TCELL7:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS75</td><td>input</td><td>TCELL7:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS76</td><td>input</td><td>TCELL7:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS77</td><td>input</td><td>TCELL7:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS78</td><td>input</td><td>TCELL7:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS79</td><td>input</td><td>TCELL7:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS8</td><td>input</td><td>TCELL5:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS80</td><td>input</td><td>TCELL7:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS81</td><td>input</td><td>TCELL7:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS82</td><td>input</td><td>TCELL7:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS83</td><td>input</td><td>TCELL7:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS84</td><td>input</td><td>TCELL7:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS85</td><td>input</td><td>TCELL7:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS86</td><td>input</td><td>TCELL7:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS87</td><td>input</td><td>TCELL7:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS88</td><td>input</td><td>TCELL7:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS89</td><td>input</td><td>TCELL7:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS9</td><td>input</td><td>TCELL5:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS90</td><td>input</td><td>TCELL7:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS91</td><td>input</td><td>TCELL7:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS92</td><td>input</td><td>TCELL7:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS93</td><td>input</td><td>TCELL7:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS94</td><td>input</td><td>TCELL7:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS95</td><td>input</td><td>TCELL7:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS96</td><td>input</td><td>TCELL7:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS97</td><td>input</td><td>TCELL7:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS98</td><td>input</td><td>TCELL7:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>TXDATA_CH0_FS99</td><td>input</td><td>TCELL7:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS0</td><td>input</td><td>TCELL54:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS1</td><td>input</td><td>TCELL54:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS10</td><td>input</td><td>TCELL54:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS100</td><td>input</td><td>TCELL52:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS101</td><td>input</td><td>TCELL52:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS102</td><td>input</td><td>TCELL52:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS103</td><td>input</td><td>TCELL52:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS104</td><td>input</td><td>TCELL52:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS105</td><td>input</td><td>TCELL52:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS106</td><td>input</td><td>TCELL52:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS107</td><td>input</td><td>TCELL52:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS108</td><td>input</td><td>TCELL52:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS109</td><td>input</td><td>TCELL52:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS11</td><td>input</td><td>TCELL54:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS110</td><td>input</td><td>TCELL52:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS111</td><td>input</td><td>TCELL51:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS112</td><td>input</td><td>TCELL51:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS113</td><td>input</td><td>TCELL51:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS114</td><td>input</td><td>TCELL51:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS115</td><td>input</td><td>TCELL51:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS116</td><td>input</td><td>TCELL51:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS117</td><td>input</td><td>TCELL51:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS118</td><td>input</td><td>TCELL51:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS119</td><td>input</td><td>TCELL51:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS12</td><td>input</td><td>TCELL54:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS120</td><td>input</td><td>TCELL51:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS121</td><td>input</td><td>TCELL51:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS122</td><td>input</td><td>TCELL51:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS123</td><td>input</td><td>TCELL51:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS124</td><td>input</td><td>TCELL51:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS125</td><td>input</td><td>TCELL51:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS126</td><td>input</td><td>TCELL51:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS127</td><td>input</td><td>TCELL51:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS128</td><td>input</td><td>TCELL51:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS129</td><td>input</td><td>TCELL51:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS13</td><td>input</td><td>TCELL54:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS130</td><td>input</td><td>TCELL51:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS131</td><td>input</td><td>TCELL51:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS132</td><td>input</td><td>TCELL51:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS133</td><td>input</td><td>TCELL51:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS134</td><td>input</td><td>TCELL51:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS135</td><td>input</td><td>TCELL51:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS136</td><td>input</td><td>TCELL51:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS137</td><td>input</td><td>TCELL51:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS138</td><td>input</td><td>TCELL51:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS139</td><td>input</td><td>TCELL51:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS14</td><td>input</td><td>TCELL54:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS140</td><td>input</td><td>TCELL51:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS141</td><td>input</td><td>TCELL51:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS142</td><td>input</td><td>TCELL51:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS143</td><td>input</td><td>TCELL51:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS144</td><td>input</td><td>TCELL51:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS145</td><td>input</td><td>TCELL51:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS146</td><td>input</td><td>TCELL51:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS147</td><td>input</td><td>TCELL51:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS148</td><td>input</td><td>TCELL51:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS149</td><td>input</td><td>TCELL50:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS15</td><td>input</td><td>TCELL54:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS150</td><td>input</td><td>TCELL50:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS151</td><td>input</td><td>TCELL50:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS152</td><td>input</td><td>TCELL50:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS153</td><td>input</td><td>TCELL50:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS154</td><td>input</td><td>TCELL50:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS155</td><td>input</td><td>TCELL50:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS156</td><td>input</td><td>TCELL50:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS157</td><td>input</td><td>TCELL50:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS158</td><td>input</td><td>TCELL50:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS159</td><td>input</td><td>TCELL50:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS16</td><td>input</td><td>TCELL54:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS160</td><td>input</td><td>TCELL50:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS161</td><td>input</td><td>TCELL50:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS162</td><td>input</td><td>TCELL50:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS163</td><td>input</td><td>TCELL50:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS164</td><td>input</td><td>TCELL50:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS165</td><td>input</td><td>TCELL50:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS166</td><td>input</td><td>TCELL50:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS167</td><td>input</td><td>TCELL50:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS168</td><td>input</td><td>TCELL50:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS169</td><td>input</td><td>TCELL50:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS17</td><td>input</td><td>TCELL54:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS170</td><td>input</td><td>TCELL50:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS171</td><td>input</td><td>TCELL50:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS172</td><td>input</td><td>TCELL50:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS173</td><td>input</td><td>TCELL50:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS174</td><td>input</td><td>TCELL50:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS175</td><td>input</td><td>TCELL50:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS176</td><td>input</td><td>TCELL50:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS177</td><td>input</td><td>TCELL50:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS178</td><td>input</td><td>TCELL50:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS179</td><td>input</td><td>TCELL50:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS18</td><td>input</td><td>TCELL54:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS180</td><td>input</td><td>TCELL50:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS181</td><td>input</td><td>TCELL50:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS182</td><td>input</td><td>TCELL50:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS183</td><td>input</td><td>TCELL49:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS184</td><td>input</td><td>TCELL49:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS185</td><td>input</td><td>TCELL49:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS186</td><td>input</td><td>TCELL49:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS187</td><td>input</td><td>TCELL49:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS188</td><td>input</td><td>TCELL49:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS189</td><td>input</td><td>TCELL49:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS19</td><td>input</td><td>TCELL54:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS190</td><td>input</td><td>TCELL49:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS191</td><td>input</td><td>TCELL49:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS192</td><td>input</td><td>TCELL49:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS193</td><td>input</td><td>TCELL49:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS194</td><td>input</td><td>TCELL49:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS195</td><td>input</td><td>TCELL49:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS196</td><td>input</td><td>TCELL49:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS197</td><td>input</td><td>TCELL49:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS198</td><td>input</td><td>TCELL49:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS199</td><td>input</td><td>TCELL49:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS2</td><td>input</td><td>TCELL54:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS20</td><td>input</td><td>TCELL54:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS200</td><td>input</td><td>TCELL49:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS201</td><td>input</td><td>TCELL49:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS202</td><td>input</td><td>TCELL49:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS203</td><td>input</td><td>TCELL49:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS204</td><td>input</td><td>TCELL49:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS205</td><td>input</td><td>TCELL49:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS206</td><td>input</td><td>TCELL49:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS207</td><td>input</td><td>TCELL49:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS208</td><td>input</td><td>TCELL49:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS209</td><td>input</td><td>TCELL49:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS21</td><td>input</td><td>TCELL54:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS210</td><td>input</td><td>TCELL49:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS211</td><td>input</td><td>TCELL49:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS212</td><td>input</td><td>TCELL49:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS213</td><td>input</td><td>TCELL49:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS214</td><td>input</td><td>TCELL49:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS215</td><td>input</td><td>TCELL49:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS216</td><td>input</td><td>TCELL49:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS217</td><td>input</td><td>TCELL49:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS218</td><td>input</td><td>TCELL48:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS219</td><td>input</td><td>TCELL48:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS22</td><td>input</td><td>TCELL54:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS220</td><td>input</td><td>TCELL48:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS221</td><td>input</td><td>TCELL48:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS222</td><td>input</td><td>TCELL48:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS223</td><td>input</td><td>TCELL48:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS224</td><td>input</td><td>TCELL48:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS225</td><td>input</td><td>TCELL48:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS226</td><td>input</td><td>TCELL48:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS227</td><td>input</td><td>TCELL48:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS228</td><td>input</td><td>TCELL48:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS229</td><td>input</td><td>TCELL48:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS23</td><td>input</td><td>TCELL54:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS230</td><td>input</td><td>TCELL48:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS231</td><td>input</td><td>TCELL48:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS232</td><td>input</td><td>TCELL48:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS233</td><td>input</td><td>TCELL48:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS234</td><td>input</td><td>TCELL48:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS235</td><td>input</td><td>TCELL48:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS236</td><td>input</td><td>TCELL48:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS237</td><td>input</td><td>TCELL48:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS238</td><td>input</td><td>TCELL48:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS239</td><td>input</td><td>TCELL48:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS24</td><td>input</td><td>TCELL54:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS240</td><td>input</td><td>TCELL48:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS241</td><td>input</td><td>TCELL48:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS242</td><td>input</td><td>TCELL48:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS243</td><td>input</td><td>TCELL48:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS244</td><td>input</td><td>TCELL48:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS245</td><td>input</td><td>TCELL48:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS246</td><td>input</td><td>TCELL48:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS247</td><td>input</td><td>TCELL48:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS248</td><td>input</td><td>TCELL48:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS249</td><td>input</td><td>TCELL48:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS25</td><td>input</td><td>TCELL54:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS250</td><td>input</td><td>TCELL48:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS251</td><td>input</td><td>TCELL48:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS252</td><td>input</td><td>TCELL48:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS253</td><td>input</td><td>TCELL48:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS254</td><td>input</td><td>TCELL48:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS255</td><td>input</td><td>TCELL48:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS26</td><td>input</td><td>TCELL54:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS27</td><td>input</td><td>TCELL54:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS28</td><td>input</td><td>TCELL54:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS29</td><td>input</td><td>TCELL54:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS3</td><td>input</td><td>TCELL54:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS30</td><td>input</td><td>TCELL54:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS31</td><td>input</td><td>TCELL54:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS32</td><td>input</td><td>TCELL54:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS33</td><td>input</td><td>TCELL54:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS34</td><td>input</td><td>TCELL54:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS35</td><td>input</td><td>TCELL54:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS36</td><td>input</td><td>TCELL53:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS37</td><td>input</td><td>TCELL53:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS38</td><td>input</td><td>TCELL53:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS39</td><td>input</td><td>TCELL53:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS4</td><td>input</td><td>TCELL54:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS40</td><td>input</td><td>TCELL53:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS41</td><td>input</td><td>TCELL53:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS42</td><td>input</td><td>TCELL53:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS43</td><td>input</td><td>TCELL53:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS44</td><td>input</td><td>TCELL53:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS45</td><td>input</td><td>TCELL53:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS46</td><td>input</td><td>TCELL53:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS47</td><td>input</td><td>TCELL53:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS48</td><td>input</td><td>TCELL53:IMUX.IMUX.44.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS49</td><td>input</td><td>TCELL53:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS5</td><td>input</td><td>TCELL54:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS50</td><td>input</td><td>TCELL53:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS51</td><td>input</td><td>TCELL53:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS52</td><td>input</td><td>TCELL53:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS53</td><td>input</td><td>TCELL53:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS54</td><td>input</td><td>TCELL53:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS55</td><td>input</td><td>TCELL53:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS56</td><td>input</td><td>TCELL53:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS57</td><td>input</td><td>TCELL53:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS58</td><td>input</td><td>TCELL53:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS59</td><td>input</td><td>TCELL53:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS6</td><td>input</td><td>TCELL54:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS60</td><td>input</td><td>TCELL53:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS61</td><td>input</td><td>TCELL53:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS62</td><td>input</td><td>TCELL53:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS63</td><td>input</td><td>TCELL53:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS64</td><td>input</td><td>TCELL53:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS65</td><td>input</td><td>TCELL53:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS66</td><td>input</td><td>TCELL53:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS67</td><td>input</td><td>TCELL53:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS68</td><td>input</td><td>TCELL53:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS69</td><td>input</td><td>TCELL53:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS7</td><td>input</td><td>TCELL54:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS70</td><td>input</td><td>TCELL53:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS71</td><td>input</td><td>TCELL53:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS72</td><td>input</td><td>TCELL53:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS73</td><td>input</td><td>TCELL52:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS74</td><td>input</td><td>TCELL52:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS75</td><td>input</td><td>TCELL52:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS76</td><td>input</td><td>TCELL52:IMUX.IMUX.18.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS77</td><td>input</td><td>TCELL52:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS78</td><td>input</td><td>TCELL52:IMUX.IMUX.31.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS79</td><td>input</td><td>TCELL52:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS8</td><td>input</td><td>TCELL54:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS80</td><td>input</td><td>TCELL52:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS81</td><td>input</td><td>TCELL52:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS82</td><td>input</td><td>TCELL52:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS83</td><td>input</td><td>TCELL52:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS84</td><td>input</td><td>TCELL52:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS85</td><td>input</td><td>TCELL52:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS86</td><td>input</td><td>TCELL52:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS87</td><td>input</td><td>TCELL52:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS88</td><td>input</td><td>TCELL52:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS89</td><td>input</td><td>TCELL52:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS9</td><td>input</td><td>TCELL54:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS90</td><td>input</td><td>TCELL52:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS91</td><td>input</td><td>TCELL52:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS92</td><td>input</td><td>TCELL52:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS93</td><td>input</td><td>TCELL52:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS94</td><td>input</td><td>TCELL52:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS95</td><td>input</td><td>TCELL52:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS96</td><td>input</td><td>TCELL52:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS97</td><td>input</td><td>TCELL52:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS98</td><td>input</td><td>TCELL52:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>TXDATA_CH1_FS99</td><td>input</td><td>TCELL52:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>TXDATA_START_CH0_FS</td><td>input</td><td>TCELL5:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>TXDATA_START_CH1_FS</td><td>input</td><td>TCELL54:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>TXDRVAMP_CH0_FS0</td><td>input</td><td>TCELL23:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>TXDRVAMP_CH0_FS1</td><td>input</td><td>TCELL24:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>TXDRVAMP_CH0_FS2</td><td>input</td><td>TCELL24:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>TXDRVAMP_CH0_FS3</td><td>input</td><td>TCELL25:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>TXDRVAMP_CH0_FS4</td><td>input</td><td>TCELL25:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>TXDRVAMP_CH1_FS0</td><td>input</td><td>TCELL36:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>TXDRVAMP_CH1_FS1</td><td>input</td><td>TCELL35:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>TXDRVAMP_CH1_FS2</td><td>input</td><td>TCELL35:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>TXDRVAMP_CH1_FS3</td><td>input</td><td>TCELL34:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>TXDRVAMP_CH1_FS4</td><td>input</td><td>TCELL34:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>TXEMPMAIN_CH0_FS0</td><td>input</td><td>TCELL23:IMUX.IMUX.19.DELAY</td></tr>

<tr><td>TXEMPMAIN_CH0_FS1</td><td>input</td><td>TCELL23:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>TXEMPMAIN_CH0_FS2</td><td>input</td><td>TCELL23:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>TXEMPMAIN_CH0_FS3</td><td>input</td><td>TCELL26:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>TXEMPMAIN_CH0_FS4</td><td>input</td><td>TCELL26:IMUX.IMUX.46.DELAY</td></tr>

<tr><td>TXEMPMAIN_CH0_FS5</td><td>input</td><td>TCELL26:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>TXEMPMAIN_CH1_FS0</td><td>input</td><td>TCELL36:IMUX.IMUX.14.DELAY</td></tr>

<tr><td>TXEMPMAIN_CH1_FS1</td><td>input</td><td>TCELL36:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>TXEMPMAIN_CH1_FS2</td><td>input</td><td>TCELL36:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>TXEMPMAIN_CH1_FS3</td><td>input</td><td>TCELL33:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>TXEMPMAIN_CH1_FS4</td><td>input</td><td>TCELL33:IMUX.IMUX.16.DELAY</td></tr>

<tr><td>TXEMPMAIN_CH1_FS5</td><td>input</td><td>TCELL33:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>TXEMPPOS_CH0_FS0</td><td>input</td><td>TCELL23:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>TXEMPPOS_CH0_FS1</td><td>input</td><td>TCELL23:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>TXEMPPOS_CH0_FS2</td><td>input</td><td>TCELL23:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>TXEMPPOS_CH0_FS3</td><td>input</td><td>TCELL24:IMUX.IMUX.13.DELAY</td></tr>

<tr><td>TXEMPPOS_CH0_FS4</td><td>input</td><td>TCELL24:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>TXEMPPOS_CH1_FS0</td><td>input</td><td>TCELL36:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>TXEMPPOS_CH1_FS1</td><td>input</td><td>TCELL36:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>TXEMPPOS_CH1_FS2</td><td>input</td><td>TCELL36:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>TXEMPPOS_CH1_FS3</td><td>input</td><td>TCELL35:IMUX.IMUX.21.DELAY</td></tr>

<tr><td>TXEMPPOS_CH1_FS4</td><td>input</td><td>TCELL35:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>TXEMPPRE2_CH0_FS0</td><td>input</td><td>TCELL23:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>TXEMPPRE2_CH0_FS1</td><td>input</td><td>TCELL26:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>TXEMPPRE2_CH0_FS2</td><td>input</td><td>TCELL26:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>TXEMPPRE2_CH0_FS3</td><td>input</td><td>TCELL26:IMUX.IMUX.9.DELAY</td></tr>

<tr><td>TXEMPPRE2_CH1_FS0</td><td>input</td><td>TCELL36:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>TXEMPPRE2_CH1_FS1</td><td>input</td><td>TCELL33:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>TXEMPPRE2_CH1_FS2</td><td>input</td><td>TCELL33:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>TXEMPPRE2_CH1_FS3</td><td>input</td><td>TCELL33:IMUX.IMUX.29.DELAY</td></tr>

<tr><td>TXEMPPRE_CH0_FS0</td><td>input</td><td>TCELL24:IMUX.IMUX.26.DELAY</td></tr>

<tr><td>TXEMPPRE_CH0_FS1</td><td>input</td><td>TCELL24:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>TXEMPPRE_CH0_FS2</td><td>input</td><td>TCELL25:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>TXEMPPRE_CH0_FS3</td><td>input</td><td>TCELL25:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>TXEMPPRE_CH0_FS4</td><td>input</td><td>TCELL26:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>TXEMPPRE_CH1_FS0</td><td>input</td><td>TCELL35:IMUX.IMUX.36.DELAY</td></tr>

<tr><td>TXEMPPRE_CH1_FS1</td><td>input</td><td>TCELL35:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>TXEMPPRE_CH1_FS2</td><td>input</td><td>TCELL34:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>TXEMPPRE_CH1_FS3</td><td>input</td><td>TCELL34:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>TXEMPPRE_CH1_FS4</td><td>input</td><td>TCELL33:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>TXINHIBIT_CH0_FS</td><td>input</td><td>TCELL26:IMUX.IMUX.45.DELAY</td></tr>

<tr><td>TXINHIBIT_CH1_FS</td><td>input</td><td>TCELL33:IMUX.IMUX.1.DELAY</td></tr>

<tr><td>TXMUXDCDEXHOLD_CH0_FS</td><td>input</td><td>TCELL26:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>TXMUXDCDEXHOLD_CH1_FS</td><td>input</td><td>TCELL33:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>TXMUXDCDORWREN_CH0_FS</td><td>input</td><td>TCELL25:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>TXMUXDCDORWREN_CH1_FS</td><td>input</td><td>TCELL34:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>TXOUTCKCTL_CH0_FS0</td><td>input</td><td>TCELL24:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>TXOUTCKCTL_CH0_FS1</td><td>input</td><td>TCELL25:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>TXOUTCKCTL_CH0_FS2</td><td>input</td><td>TCELL26:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>TXOUTCKCTL_CH1_FS0</td><td>input</td><td>TCELL35:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>TXOUTCKCTL_CH1_FS1</td><td>input</td><td>TCELL34:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>TXOUTCKCTL_CH1_FS2</td><td>input</td><td>TCELL33:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>TXPMARESETDONE_CH0_SF</td><td>output</td><td>TCELL25:OUT.26.TMIN</td></tr>

<tr><td>TXPMARESETDONE_CH1_SF</td><td>output</td><td>TCELL34:OUT.5.TMIN</td></tr>

<tr><td>TXPOLARITY_CH0_FS</td><td>input</td><td>TCELL25:IMUX.IMUX.30.DELAY</td></tr>

<tr><td>TXPOLARITY_CH1_FS</td><td>input</td><td>TCELL34:IMUX.IMUX.32.DELAY</td></tr>

<tr><td>TXPRBSINERR_CH0_FS</td><td>input</td><td>TCELL25:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>TXPRBSINERR_CH1_FS</td><td>input</td><td>TCELL34:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>TXPRBSPTN_CH0_FS0</td><td>input</td><td>TCELL24:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>TXPRBSPTN_CH0_FS1</td><td>input</td><td>TCELL24:IMUX.IMUX.2.DELAY</td></tr>

<tr><td>TXPRBSPTN_CH0_FS2</td><td>input</td><td>TCELL24:IMUX.IMUX.41.DELAY</td></tr>

<tr><td>TXPRBSPTN_CH0_FS3</td><td>input</td><td>TCELL24:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>TXPRBSPTN_CH1_FS0</td><td>input</td><td>TCELL35:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>TXPRBSPTN_CH1_FS1</td><td>input</td><td>TCELL35:IMUX.IMUX.43.DELAY</td></tr>

<tr><td>TXPRBSPTN_CH1_FS2</td><td>input</td><td>TCELL35:IMUX.IMUX.3.DELAY</td></tr>

<tr><td>TXPRBSPTN_CH1_FS3</td><td>input</td><td>TCELL35:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>TXPROGDIVRESETDONE_CH0_SF</td><td>output</td><td>TCELL25:OUT.17.TMIN</td></tr>

<tr><td>TXPROGDIVRESETDONE_CH1_SF</td><td>output</td><td>TCELL34:OUT.14.TMIN</td></tr>

<tr><td>TXQPRBS_ENA_CH0_FS</td><td>input</td><td>TCELL26:IMUX.IMUX.11.DELAY</td></tr>

<tr><td>TXQPRBS_ENA_CH1_FS</td><td>input</td><td>TCELL33:IMUX.IMUX.25.DELAY</td></tr>

<tr><td>TXRESETDONE_CH0_SF</td><td>output</td><td>TCELL24:OUT.16.TMIN</td></tr>

<tr><td>TXRESETDONE_CH1_SF</td><td>output</td><td>TCELL35:OUT.15.TMIN</td></tr>

<tr><td>TXUSRCLK2_CH0_FS</td><td>input</td><td>TCELL23:IMUX.CTRL.1</td></tr>

<tr><td>TXUSRCLK2_CH1_FS</td><td>input</td><td>TCELL36:IMUX.CTRL.6</td></tr>

<tr><td>TXUSRCLK_CH0_FS</td><td>input</td><td>TCELL23:IMUX.CTRL.5</td></tr>

<tr><td>TXUSRCLK_CH1_FS</td><td>input</td><td>TCELL36:IMUX.CTRL.2</td></tr>

<tr><td>TXUSRRDY_CH0_FS</td><td>input</td><td>TCELL25:IMUX.IMUX.27.DELAY</td></tr>

<tr><td>TXUSRRDY_CH1_FS</td><td>input</td><td>TCELL34:IMUX.IMUX.10.DELAY</td></tr>

<tr><td>TX_CKALRESET_CH0_FS</td><td>input</td><td>TCELL25:IMUX.IMUX.35.DELAY</td></tr>

<tr><td>TX_CKALRESET_CH1_FS</td><td>input</td><td>TCELL34:IMUX.IMUX.6.DELAY</td></tr>

<tr><td>TX_FECRESET_CH0_FS</td><td>input</td><td>TCELL25:IMUX.IMUX.39.DELAY</td></tr>

<tr><td>TX_FECRESET_CH1_FS</td><td>input</td><td>TCELL34:IMUX.IMUX.4.DELAY</td></tr>

<tr><td>TX_PCSRESET_CH0_FS</td><td>input</td><td>TCELL25:IMUX.IMUX.28.DELAY</td></tr>

<tr><td>TX_PCSRESET_CH1_FS</td><td>input</td><td>TCELL34:IMUX.IMUX.34.DELAY</td></tr>

<tr><td>TX_PCS_RESETMASK_CH0_FS0</td><td>input</td><td>TCELL25:IMUX.IMUX.7.DELAY</td></tr>

<tr><td>TX_PCS_RESETMASK_CH0_FS1</td><td>input</td><td>TCELL26:IMUX.IMUX.23.DELAY</td></tr>

<tr><td>TX_PCS_RESETMASK_CH1_FS0</td><td>input</td><td>TCELL34:IMUX.IMUX.33.DELAY</td></tr>

<tr><td>TX_PCS_RESETMASK_CH1_FS1</td><td>input</td><td>TCELL33:IMUX.IMUX.12.DELAY</td></tr>

<tr><td>TX_PCS_SEQ_ADVANCE_CH0_FS</td><td>input</td><td>TCELL23:IMUX.IMUX.17.DELAY</td></tr>

<tr><td>TX_PCS_SEQ_ADVANCE_CH1_FS</td><td>input</td><td>TCELL36:IMUX.IMUX.15.DELAY</td></tr>

<tr><td>TX_PMARESET_CH0_FS</td><td>input</td><td>TCELL25:IMUX.IMUX.47.DELAY</td></tr>

<tr><td>TX_PMARESET_CH1_FS</td><td>input</td><td>TCELL34:IMUX.IMUX.0.DELAY</td></tr>

<tr><td>TX_PMA_RESETMASK_CH0_FS0</td><td>input</td><td>TCELL24:IMUX.IMUX.37.DELAY</td></tr>

<tr><td>TX_PMA_RESETMASK_CH0_FS1</td><td>input</td><td>TCELL24:IMUX.IMUX.22.DELAY</td></tr>

<tr><td>TX_PMA_RESETMASK_CH1_FS0</td><td>input</td><td>TCELL35:IMUX.IMUX.5.DELAY</td></tr>

<tr><td>TX_PMA_RESETMASK_CH1_FS1</td><td>input</td><td>TCELL35:IMUX.IMUX.40.DELAY</td></tr>

<tr><td>TX_PROGDIVRESET_CH0_FS</td><td>input</td><td>TCELL25:IMUX.IMUX.42.DELAY</td></tr>

<tr><td>TX_PROGDIVRESET_CH1_FS</td><td>input</td><td>TCELL34:IMUX.IMUX.20.DELAY</td></tr>

<tr><td>TX_RESETMODE_CH0_FS0</td><td>input</td><td>TCELL24:IMUX.IMUX.24.DELAY</td></tr>

<tr><td>TX_RESETMODE_CH0_FS1</td><td>input</td><td>TCELL24:IMUX.IMUX.8.DELAY</td></tr>

<tr><td>TX_RESETMODE_CH1_FS0</td><td>input</td><td>TCELL35:IMUX.IMUX.38.DELAY</td></tr>

<tr><td>TX_RESETMODE_CH1_FS1</td><td>input</td><td>TCELL35:IMUX.IMUX.31.DELAY</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-rclk_gt"><a class="header" href="#bel-rclk_gt">Bel RCLK_GT</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel RCLK_GT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-vcc_gt"><a class="header" href="#bel-vcc_gt">Bel VCC_GT</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel VCC_GT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus GTM bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>TCELL0:OUT.0.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF0</td></tr>

<tr><td>TCELL0:OUT.1.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF1</td></tr>

<tr><td>TCELL0:OUT.2.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF2</td></tr>

<tr><td>TCELL0:OUT.3.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF3</td></tr>

<tr><td>TCELL0:OUT.4.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH0_SF0</td></tr>

<tr><td>TCELL0:OUT.5.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF4</td></tr>

<tr><td>TCELL0:OUT.6.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF5</td></tr>

<tr><td>TCELL0:OUT.7.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH0_SF1</td></tr>

<tr><td>TCELL0:OUT.9.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF6</td></tr>

<tr><td>TCELL0:OUT.10.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF7</td></tr>

<tr><td>TCELL0:OUT.11.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF8</td></tr>

<tr><td>TCELL0:OUT.12.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF9</td></tr>

<tr><td>TCELL0:OUT.13.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF10</td></tr>

<tr><td>TCELL0:OUT.14.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF11</td></tr>

<tr><td>TCELL0:OUT.16.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF12</td></tr>

<tr><td>TCELL0:OUT.17.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF13</td></tr>

<tr><td>TCELL0:OUT.18.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH0_SF0</td></tr>

<tr><td>TCELL0:OUT.19.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF14</td></tr>

<tr><td>TCELL0:OUT.20.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF15</td></tr>

<tr><td>TCELL0:OUT.21.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF16</td></tr>

<tr><td>TCELL0:OUT.22.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF17</td></tr>

<tr><td>TCELL0:OUT.24.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF18</td></tr>

<tr><td>TCELL0:OUT.25.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH0_SF1</td></tr>

<tr><td>TCELL0:OUT.26.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF19</td></tr>

<tr><td>TCELL0:OUT.27.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF0</td></tr>

<tr><td>TCELL0:OUT.28.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF20</td></tr>

<tr><td>TCELL0:OUT.29.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF21</td></tr>

<tr><td>TCELL0:OUT.30.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF22</td></tr>

<tr><td>TCELL0:IMUX.CTRL.4</td><td>GTM_DUAL.FEC_SCANCLK_FS</td></tr>

<tr><td>TCELL0:IMUX.CTRL.6</td><td>GTM_DUAL.FEC_SCANRSTB_FS</td></tr>

<tr><td>TCELL0:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH0_FS4</td></tr>

<tr><td>TCELL0:IMUX.IMUX.3.DELAY</td><td>GTM_DUAL.PMA_SCANCLK_CH0_FS1</td></tr>

<tr><td>TCELL0:IMUX.IMUX.10.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH0_FS0</td></tr>

<tr><td>TCELL0:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS5</td></tr>

<tr><td>TCELL0:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS6</td></tr>

<tr><td>TCELL0:IMUX.IMUX.19.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH0_FS1</td></tr>

<tr><td>TCELL0:IMUX.IMUX.20.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS0</td></tr>

<tr><td>TCELL0:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH0_FS5</td></tr>

<tr><td>TCELL0:IMUX.IMUX.24.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS1</td></tr>

<tr><td>TCELL0:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.PMA_SCANCLK_CH0_FS0</td></tr>

<tr><td>TCELL0:IMUX.IMUX.28.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS2</td></tr>

<tr><td>TCELL0:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH0_FS3</td></tr>

<tr><td>TCELL0:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS3</td></tr>

<tr><td>TCELL0:IMUX.IMUX.36.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS4</td></tr>

<tr><td>TCELL0:IMUX.IMUX.42.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH0_FS2</td></tr>

<tr><td>TCELL1:OUT.0.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF23</td></tr>

<tr><td>TCELL1:OUT.1.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF24</td></tr>

<tr><td>TCELL1:OUT.2.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF25</td></tr>

<tr><td>TCELL1:OUT.3.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF26</td></tr>

<tr><td>TCELL1:OUT.4.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF27</td></tr>

<tr><td>TCELL1:OUT.5.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF28</td></tr>

<tr><td>TCELL1:OUT.7.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF29</td></tr>

<tr><td>TCELL1:OUT.8.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF30</td></tr>

<tr><td>TCELL1:OUT.9.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF31</td></tr>

<tr><td>TCELL1:OUT.10.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF1</td></tr>

<tr><td>TCELL1:OUT.11.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF32</td></tr>

<tr><td>TCELL1:OUT.12.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF33</td></tr>

<tr><td>TCELL1:OUT.13.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF34</td></tr>

<tr><td>TCELL1:OUT.15.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF35</td></tr>

<tr><td>TCELL1:OUT.16.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF36</td></tr>

<tr><td>TCELL1:OUT.17.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF37</td></tr>

<tr><td>TCELL1:OUT.18.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF38</td></tr>

<tr><td>TCELL1:OUT.19.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF39</td></tr>

<tr><td>TCELL1:OUT.20.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF3</td></tr>

<tr><td>TCELL1:OUT.21.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF40</td></tr>

<tr><td>TCELL1:OUT.23.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF41</td></tr>

<tr><td>TCELL1:OUT.24.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF42</td></tr>

<tr><td>TCELL1:OUT.25.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF43</td></tr>

<tr><td>TCELL1:OUT.26.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF4</td></tr>

<tr><td>TCELL1:OUT.27.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF44</td></tr>

<tr><td>TCELL1:OUT.28.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF45</td></tr>

<tr><td>TCELL1:OUT.29.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF2</td></tr>

<tr><td>TCELL1:OUT.30.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF46</td></tr>

<tr><td>TCELL1:IMUX.IMUX.0.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS7</td></tr>

<tr><td>TCELL1:IMUX.IMUX.1.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS10</td></tr>

<tr><td>TCELL1:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS12</td></tr>

<tr><td>TCELL1:IMUX.IMUX.4.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS17</td></tr>

<tr><td>TCELL1:IMUX.IMUX.5.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS19</td></tr>

<tr><td>TCELL1:IMUX.IMUX.7.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS24</td></tr>

<tr><td>TCELL1:IMUX.IMUX.8.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS26</td></tr>

<tr><td>TCELL1:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS29</td></tr>

<tr><td>TCELL1:IMUX.IMUX.10.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS31</td></tr>

<tr><td>TCELL1:IMUX.IMUX.11.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS33</td></tr>

<tr><td>TCELL1:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS35</td></tr>

<tr><td>TCELL1:IMUX.IMUX.13.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS37</td></tr>

<tr><td>TCELL1:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS40</td></tr>

<tr><td>TCELL1:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS42</td></tr>

<tr><td>TCELL1:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS8</td></tr>

<tr><td>TCELL1:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS9</td></tr>

<tr><td>TCELL1:IMUX.IMUX.19.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS11</td></tr>

<tr><td>TCELL1:IMUX.IMUX.20.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS13</td></tr>

<tr><td>TCELL1:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS14</td></tr>

<tr><td>TCELL1:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS15</td></tr>

<tr><td>TCELL1:IMUX.IMUX.23.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS16</td></tr>

<tr><td>TCELL1:IMUX.IMUX.24.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS18</td></tr>

<tr><td>TCELL1:IMUX.IMUX.26.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS20</td></tr>

<tr><td>TCELL1:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS21</td></tr>

<tr><td>TCELL1:IMUX.IMUX.28.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS22</td></tr>

<tr><td>TCELL1:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS23</td></tr>

<tr><td>TCELL1:IMUX.IMUX.30.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS25</td></tr>

<tr><td>TCELL1:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS27</td></tr>

<tr><td>TCELL1:IMUX.IMUX.33.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS28</td></tr>

<tr><td>TCELL1:IMUX.IMUX.35.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS30</td></tr>

<tr><td>TCELL1:IMUX.IMUX.36.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS32</td></tr>

<tr><td>TCELL1:IMUX.IMUX.38.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH0_FS6</td></tr>

<tr><td>TCELL1:IMUX.IMUX.39.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS34</td></tr>

<tr><td>TCELL1:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS36</td></tr>

<tr><td>TCELL1:IMUX.IMUX.42.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS38</td></tr>

<tr><td>TCELL1:IMUX.IMUX.43.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS39</td></tr>

<tr><td>TCELL1:IMUX.IMUX.45.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS41</td></tr>

<tr><td>TCELL1:IMUX.IMUX.46.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS43</td></tr>

<tr><td>TCELL2:OUT.0.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF47</td></tr>

<tr><td>TCELL2:OUT.1.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF48</td></tr>

<tr><td>TCELL2:OUT.2.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF49</td></tr>

<tr><td>TCELL2:OUT.3.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF50</td></tr>

<tr><td>TCELL2:OUT.4.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF51</td></tr>

<tr><td>TCELL2:OUT.5.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF52</td></tr>

<tr><td>TCELL2:OUT.6.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF53</td></tr>

<tr><td>TCELL2:OUT.8.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF54</td></tr>

<tr><td>TCELL2:OUT.9.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF55</td></tr>

<tr><td>TCELL2:OUT.10.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF56</td></tr>

<tr><td>TCELL2:OUT.11.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF57</td></tr>

<tr><td>TCELL2:OUT.12.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF58</td></tr>

<tr><td>TCELL2:OUT.13.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF59</td></tr>

<tr><td>TCELL2:OUT.14.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF60</td></tr>

<tr><td>TCELL2:OUT.16.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF61</td></tr>

<tr><td>TCELL2:OUT.17.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF62</td></tr>

<tr><td>TCELL2:OUT.18.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF63</td></tr>

<tr><td>TCELL2:OUT.19.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF64</td></tr>

<tr><td>TCELL2:OUT.20.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF65</td></tr>

<tr><td>TCELL2:OUT.21.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF66</td></tr>

<tr><td>TCELL2:OUT.22.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF67</td></tr>

<tr><td>TCELL2:OUT.24.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF68</td></tr>

<tr><td>TCELL2:OUT.25.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF69</td></tr>

<tr><td>TCELL2:OUT.26.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF70</td></tr>

<tr><td>TCELL2:OUT.27.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF71</td></tr>

<tr><td>TCELL2:OUT.28.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF72</td></tr>

<tr><td>TCELL2:OUT.29.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF73</td></tr>

<tr><td>TCELL2:OUT.30.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF74</td></tr>

<tr><td>TCELL2:IMUX.IMUX.0.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS44</td></tr>

<tr><td>TCELL2:IMUX.IMUX.1.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS47</td></tr>

<tr><td>TCELL2:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS50</td></tr>

<tr><td>TCELL2:IMUX.IMUX.3.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS52</td></tr>

<tr><td>TCELL2:IMUX.IMUX.4.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS55</td></tr>

<tr><td>TCELL2:IMUX.IMUX.6.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS60</td></tr>

<tr><td>TCELL2:IMUX.IMUX.7.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS63</td></tr>

<tr><td>TCELL2:IMUX.IMUX.8.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS65</td></tr>

<tr><td>TCELL2:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS68</td></tr>

<tr><td>TCELL2:IMUX.IMUX.10.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS71</td></tr>

<tr><td>TCELL2:IMUX.IMUX.11.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS73</td></tr>

<tr><td>TCELL2:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS76</td></tr>

<tr><td>TCELL2:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS81</td></tr>

<tr><td>TCELL2:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS84</td></tr>

<tr><td>TCELL2:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS45</td></tr>

<tr><td>TCELL2:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS46</td></tr>

<tr><td>TCELL2:IMUX.IMUX.18.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS48</td></tr>

<tr><td>TCELL2:IMUX.IMUX.19.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS49</td></tr>

<tr><td>TCELL2:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS51</td></tr>

<tr><td>TCELL2:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS53</td></tr>

<tr><td>TCELL2:IMUX.IMUX.23.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS54</td></tr>

<tr><td>TCELL2:IMUX.IMUX.24.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS56</td></tr>

<tr><td>TCELL2:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS57</td></tr>

<tr><td>TCELL2:IMUX.IMUX.26.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS58</td></tr>

<tr><td>TCELL2:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS59</td></tr>

<tr><td>TCELL2:IMUX.IMUX.28.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS61</td></tr>

<tr><td>TCELL2:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS62</td></tr>

<tr><td>TCELL2:IMUX.IMUX.30.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS64</td></tr>

<tr><td>TCELL2:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS66</td></tr>

<tr><td>TCELL2:IMUX.IMUX.33.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS67</td></tr>

<tr><td>TCELL2:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS69</td></tr>

<tr><td>TCELL2:IMUX.IMUX.35.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS70</td></tr>

<tr><td>TCELL2:IMUX.IMUX.37.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS72</td></tr>

<tr><td>TCELL2:IMUX.IMUX.38.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS74</td></tr>

<tr><td>TCELL2:IMUX.IMUX.39.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS75</td></tr>

<tr><td>TCELL2:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS77</td></tr>

<tr><td>TCELL2:IMUX.IMUX.41.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS78</td></tr>

<tr><td>TCELL2:IMUX.IMUX.42.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS79</td></tr>

<tr><td>TCELL2:IMUX.IMUX.43.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS80</td></tr>

<tr><td>TCELL2:IMUX.IMUX.44.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS82</td></tr>

<tr><td>TCELL2:IMUX.IMUX.45.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS83</td></tr>

<tr><td>TCELL2:IMUX.IMUX.46.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS85</td></tr>

<tr><td>TCELL3:OUT.0.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF75</td></tr>

<tr><td>TCELL3:OUT.1.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF76</td></tr>

<tr><td>TCELL3:OUT.2.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF10</td></tr>

<tr><td>TCELL3:OUT.3.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF77</td></tr>

<tr><td>TCELL3:OUT.4.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF78</td></tr>

<tr><td>TCELL3:OUT.5.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF79</td></tr>

<tr><td>TCELL3:OUT.7.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF80</td></tr>

<tr><td>TCELL3:OUT.8.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF81</td></tr>

<tr><td>TCELL3:OUT.9.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF82</td></tr>

<tr><td>TCELL3:OUT.10.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF83</td></tr>

<tr><td>TCELL3:OUT.11.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF8</td></tr>

<tr><td>TCELL3:OUT.12.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF9</td></tr>

<tr><td>TCELL3:OUT.13.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF84</td></tr>

<tr><td>TCELL3:OUT.14.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF7</td></tr>

<tr><td>TCELL3:OUT.16.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF85</td></tr>

<tr><td>TCELL3:OUT.17.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF6</td></tr>

<tr><td>TCELL3:OUT.18.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF86</td></tr>

<tr><td>TCELL3:OUT.19.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF87</td></tr>

<tr><td>TCELL3:OUT.20.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF5</td></tr>

<tr><td>TCELL3:OUT.21.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF88</td></tr>

<tr><td>TCELL3:OUT.22.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF89</td></tr>

<tr><td>TCELL3:OUT.24.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH0_SF0</td></tr>

<tr><td>TCELL3:OUT.25.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF90</td></tr>

<tr><td>TCELL3:OUT.26.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF91</td></tr>

<tr><td>TCELL3:OUT.27.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF92</td></tr>

<tr><td>TCELL3:OUT.28.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF11</td></tr>

<tr><td>TCELL3:OUT.29.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF12</td></tr>

<tr><td>TCELL3:OUT.30.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF93</td></tr>

<tr><td>TCELL3:IMUX.IMUX.0.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH0_FS9</td></tr>

<tr><td>TCELL3:IMUX.IMUX.1.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS86</td></tr>

<tr><td>TCELL3:IMUX.IMUX.7.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS89</td></tr>

<tr><td>TCELL3:IMUX.IMUX.8.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH0_FS0</td></tr>

<tr><td>TCELL3:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH0_FS11</td></tr>

<tr><td>TCELL3:IMUX.IMUX.13.DELAY</td><td>GTM_DUAL.AXIS_EYESCANRST_CH0_FS</td></tr>

<tr><td>TCELL3:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS87</td></tr>

<tr><td>TCELL3:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS88</td></tr>

<tr><td>TCELL3:IMUX.IMUX.28.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH0_FS7</td></tr>

<tr><td>TCELL3:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH0_FS1</td></tr>

<tr><td>TCELL3:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS90</td></tr>

<tr><td>TCELL3:IMUX.IMUX.38.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS91</td></tr>

<tr><td>TCELL3:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH0_FS10</td></tr>

<tr><td>TCELL3:IMUX.IMUX.44.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS92</td></tr>

<tr><td>TCELL3:IMUX.IMUX.47.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH0_FS8</td></tr>

<tr><td>TCELL4:OUT.0.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF94</td></tr>

<tr><td>TCELL4:OUT.1.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF95</td></tr>

<tr><td>TCELL4:OUT.2.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF96</td></tr>

<tr><td>TCELL4:OUT.3.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF97</td></tr>

<tr><td>TCELL4:OUT.4.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF98</td></tr>

<tr><td>TCELL4:OUT.5.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF99</td></tr>

<tr><td>TCELL4:OUT.6.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF100</td></tr>

<tr><td>TCELL4:OUT.8.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF101</td></tr>

<tr><td>TCELL4:OUT.9.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF102</td></tr>

<tr><td>TCELL4:OUT.10.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF103</td></tr>

<tr><td>TCELL4:OUT.11.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF104</td></tr>

<tr><td>TCELL4:OUT.12.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF105</td></tr>

<tr><td>TCELL4:OUT.13.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF106</td></tr>

<tr><td>TCELL4:OUT.14.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF107</td></tr>

<tr><td>TCELL4:OUT.16.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF108</td></tr>

<tr><td>TCELL4:OUT.17.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF109</td></tr>

<tr><td>TCELL4:OUT.18.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF110</td></tr>

<tr><td>TCELL4:OUT.19.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF111</td></tr>

<tr><td>TCELL4:OUT.20.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF112</td></tr>

<tr><td>TCELL4:OUT.21.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF113</td></tr>

<tr><td>TCELL4:OUT.22.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF114</td></tr>

<tr><td>TCELL4:OUT.23.TMIN</td><td>GTM_DUAL.RESET_EXCEPTION_CH0_SF</td></tr>

<tr><td>TCELL4:OUT.25.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF115</td></tr>

<tr><td>TCELL4:OUT.26.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF116</td></tr>

<tr><td>TCELL4:OUT.27.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF117</td></tr>

<tr><td>TCELL4:OUT.28.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF118</td></tr>

<tr><td>TCELL4:OUT.29.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF119</td></tr>

<tr><td>TCELL4:OUT.30.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF120</td></tr>

<tr><td>TCELL4:IMUX.IMUX.11.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS103</td></tr>

<tr><td>TCELL4:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS104</td></tr>

<tr><td>TCELL4:IMUX.IMUX.13.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS105</td></tr>

<tr><td>TCELL4:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS106</td></tr>

<tr><td>TCELL4:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS107</td></tr>

<tr><td>TCELL4:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS93</td></tr>

<tr><td>TCELL4:IMUX.IMUX.18.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS94</td></tr>

<tr><td>TCELL4:IMUX.IMUX.20.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS95</td></tr>

<tr><td>TCELL4:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS96</td></tr>

<tr><td>TCELL4:IMUX.IMUX.24.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS97</td></tr>

<tr><td>TCELL4:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS98</td></tr>

<tr><td>TCELL4:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS99</td></tr>

<tr><td>TCELL4:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS100</td></tr>

<tr><td>TCELL4:IMUX.IMUX.33.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS101</td></tr>

<tr><td>TCELL4:IMUX.IMUX.35.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS102</td></tr>

<tr><td>TCELL5:OUT.0.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF121</td></tr>

<tr><td>TCELL5:OUT.1.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF122</td></tr>

<tr><td>TCELL5:OUT.2.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF123</td></tr>

<tr><td>TCELL5:OUT.3.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF124</td></tr>

<tr><td>TCELL5:OUT.4.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF125</td></tr>

<tr><td>TCELL5:OUT.5.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF126</td></tr>

<tr><td>TCELL5:OUT.6.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF13</td></tr>

<tr><td>TCELL5:OUT.7.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF127</td></tr>

<tr><td>TCELL5:OUT.9.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF128</td></tr>

<tr><td>TCELL5:OUT.10.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF129</td></tr>

<tr><td>TCELL5:OUT.11.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF130</td></tr>

<tr><td>TCELL5:OUT.12.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF131</td></tr>

<tr><td>TCELL5:OUT.13.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF132</td></tr>

<tr><td>TCELL5:OUT.14.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF133</td></tr>

<tr><td>TCELL5:OUT.16.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF134</td></tr>

<tr><td>TCELL5:OUT.17.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF135</td></tr>

<tr><td>TCELL5:OUT.18.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF136</td></tr>

<tr><td>TCELL5:OUT.19.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF14</td></tr>

<tr><td>TCELL5:OUT.20.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF137</td></tr>

<tr><td>TCELL5:OUT.21.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF138</td></tr>

<tr><td>TCELL5:OUT.22.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF139</td></tr>

<tr><td>TCELL5:OUT.24.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF140</td></tr>

<tr><td>TCELL5:OUT.25.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF15</td></tr>

<tr><td>TCELL5:OUT.26.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF141</td></tr>

<tr><td>TCELL5:OUT.27.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF142</td></tr>

<tr><td>TCELL5:OUT.28.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF143</td></tr>

<tr><td>TCELL5:OUT.29.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF144</td></tr>

<tr><td>TCELL5:OUT.30.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF145</td></tr>

<tr><td>TCELL5:IMUX.IMUX.0.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS5</td></tr>

<tr><td>TCELL5:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS4</td></tr>

<tr><td>TCELL5:IMUX.IMUX.3.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS19</td></tr>

<tr><td>TCELL5:IMUX.IMUX.4.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS30</td></tr>

<tr><td>TCELL5:IMUX.IMUX.5.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS21</td></tr>

<tr><td>TCELL5:IMUX.IMUX.6.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS33</td></tr>

<tr><td>TCELL5:IMUX.IMUX.7.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS27</td></tr>

<tr><td>TCELL5:IMUX.IMUX.8.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS13</td></tr>

<tr><td>TCELL5:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS31</td></tr>

<tr><td>TCELL5:IMUX.IMUX.11.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS25</td></tr>

<tr><td>TCELL5:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS15</td></tr>

<tr><td>TCELL5:IMUX.IMUX.13.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS8</td></tr>

<tr><td>TCELL5:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.TXDATA_START_CH0_FS</td></tr>

<tr><td>TCELL5:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS6</td></tr>

<tr><td>TCELL5:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS2</td></tr>

<tr><td>TCELL5:IMUX.IMUX.18.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS23</td></tr>

<tr><td>TCELL5:IMUX.IMUX.19.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS9</td></tr>

<tr><td>TCELL5:IMUX.IMUX.20.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS22</td></tr>

<tr><td>TCELL5:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS17</td></tr>

<tr><td>TCELL5:IMUX.IMUX.23.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS29</td></tr>

<tr><td>TCELL5:IMUX.IMUX.24.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS18</td></tr>

<tr><td>TCELL5:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS7</td></tr>

<tr><td>TCELL5:IMUX.IMUX.26.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS3</td></tr>

<tr><td>TCELL5:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS10</td></tr>

<tr><td>TCELL5:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS14</td></tr>

<tr><td>TCELL5:IMUX.IMUX.33.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS20</td></tr>

<tr><td>TCELL5:IMUX.IMUX.35.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS34</td></tr>

<tr><td>TCELL5:IMUX.IMUX.36.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS11</td></tr>

<tr><td>TCELL5:IMUX.IMUX.37.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS26</td></tr>

<tr><td>TCELL5:IMUX.IMUX.38.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS12</td></tr>

<tr><td>TCELL5:IMUX.IMUX.39.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS1</td></tr>

<tr><td>TCELL5:IMUX.IMUX.41.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS35</td></tr>

<tr><td>TCELL5:IMUX.IMUX.42.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS24</td></tr>

<tr><td>TCELL5:IMUX.IMUX.43.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS16</td></tr>

<tr><td>TCELL5:IMUX.IMUX.44.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS32</td></tr>

<tr><td>TCELL5:IMUX.IMUX.46.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS28</td></tr>

<tr><td>TCELL5:IMUX.IMUX.47.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS0</td></tr>

<tr><td>TCELL6:OUT.0.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF146</td></tr>

<tr><td>TCELL6:OUT.1.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH0_SF3</td></tr>

<tr><td>TCELL6:OUT.2.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF147</td></tr>

<tr><td>TCELL6:OUT.3.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF18</td></tr>

<tr><td>TCELL6:OUT.4.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF148</td></tr>

<tr><td>TCELL6:OUT.5.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF149</td></tr>

<tr><td>TCELL6:OUT.6.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF17</td></tr>

<tr><td>TCELL6:OUT.7.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF150</td></tr>

<tr><td>TCELL6:OUT.8.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF19</td></tr>

<tr><td>TCELL6:OUT.10.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF151</td></tr>

<tr><td>TCELL6:OUT.11.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF152</td></tr>

<tr><td>TCELL6:OUT.12.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF153</td></tr>

<tr><td>TCELL6:OUT.13.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF16</td></tr>

<tr><td>TCELL6:OUT.14.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF154</td></tr>

<tr><td>TCELL6:OUT.15.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF155</td></tr>

<tr><td>TCELL6:OUT.17.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF156</td></tr>

<tr><td>TCELL6:OUT.18.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF157</td></tr>

<tr><td>TCELL6:OUT.19.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF158</td></tr>

<tr><td>TCELL6:OUT.20.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF159</td></tr>

<tr><td>TCELL6:OUT.21.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF160</td></tr>

<tr><td>TCELL6:OUT.22.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH0_SF4</td></tr>

<tr><td>TCELL6:OUT.23.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH0_SF2</td></tr>

<tr><td>TCELL6:OUT.25.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF161</td></tr>

<tr><td>TCELL6:OUT.26.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF162</td></tr>

<tr><td>TCELL6:OUT.27.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH0_SF0</td></tr>

<tr><td>TCELL6:OUT.28.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF163</td></tr>

<tr><td>TCELL6:OUT.29.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF164</td></tr>

<tr><td>TCELL6:OUT.30.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF165</td></tr>

<tr><td>TCELL6:IMUX.CTRL.7</td><td>GTM_DUAL.TSTCLK0_CH0_FS</td></tr>

<tr><td>TCELL6:IMUX.IMUX.1.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS51</td></tr>

<tr><td>TCELL6:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS60</td></tr>

<tr><td>TCELL6:IMUX.IMUX.5.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS46</td></tr>

<tr><td>TCELL6:IMUX.IMUX.6.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS57</td></tr>

<tr><td>TCELL6:IMUX.IMUX.7.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS43</td></tr>

<tr><td>TCELL6:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS55</td></tr>

<tr><td>TCELL6:IMUX.IMUX.10.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS39</td></tr>

<tr><td>TCELL6:IMUX.IMUX.11.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS58</td></tr>

<tr><td>TCELL6:IMUX.IMUX.13.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS72</td></tr>

<tr><td>TCELL6:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS61</td></tr>

<tr><td>TCELL6:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS54</td></tr>

<tr><td>TCELL6:IMUX.IMUX.18.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS48</td></tr>

<tr><td>TCELL6:IMUX.IMUX.19.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS71</td></tr>

<tr><td>TCELL6:IMUX.IMUX.20.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS42</td></tr>

<tr><td>TCELL6:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS67</td></tr>

<tr><td>TCELL6:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS44</td></tr>

<tr><td>TCELL6:IMUX.IMUX.23.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS41</td></tr>

<tr><td>TCELL6:IMUX.IMUX.24.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS38</td></tr>

<tr><td>TCELL6:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS47</td></tr>

<tr><td>TCELL6:IMUX.IMUX.26.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS52</td></tr>

<tr><td>TCELL6:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS37</td></tr>

<tr><td>TCELL6:IMUX.IMUX.28.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS65</td></tr>

<tr><td>TCELL6:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS53</td></tr>

<tr><td>TCELL6:IMUX.IMUX.30.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS36</td></tr>

<tr><td>TCELL6:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS69</td></tr>

<tr><td>TCELL6:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS62</td></tr>

<tr><td>TCELL6:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS64</td></tr>

<tr><td>TCELL6:IMUX.IMUX.36.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS63</td></tr>

<tr><td>TCELL6:IMUX.IMUX.37.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS50</td></tr>

<tr><td>TCELL6:IMUX.IMUX.38.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS66</td></tr>

<tr><td>TCELL6:IMUX.IMUX.39.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS56</td></tr>

<tr><td>TCELL6:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS45</td></tr>

<tr><td>TCELL6:IMUX.IMUX.42.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS68</td></tr>

<tr><td>TCELL6:IMUX.IMUX.43.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS70</td></tr>

<tr><td>TCELL6:IMUX.IMUX.44.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS49</td></tr>

<tr><td>TCELL6:IMUX.IMUX.45.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS59</td></tr>

<tr><td>TCELL6:IMUX.IMUX.46.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS40</td></tr>

<tr><td>TCELL7:OUT.0.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH0_SF8</td></tr>

<tr><td>TCELL7:OUT.1.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH0_SF5</td></tr>

<tr><td>TCELL7:OUT.6.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF23</td></tr>

<tr><td>TCELL7:OUT.7.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF22</td></tr>

<tr><td>TCELL7:OUT.8.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH0_SF6</td></tr>

<tr><td>TCELL7:OUT.9.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH0_SF1</td></tr>

<tr><td>TCELL7:OUT.10.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH0_SF6</td></tr>

<tr><td>TCELL7:OUT.13.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH0_SF4</td></tr>

<tr><td>TCELL7:OUT.15.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH0_SF3</td></tr>

<tr><td>TCELL7:OUT.18.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF21</td></tr>

<tr><td>TCELL7:OUT.20.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH0_SF5</td></tr>

<tr><td>TCELL7:OUT.27.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH0_SF7</td></tr>

<tr><td>TCELL7:OUT.28.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF20</td></tr>

<tr><td>TCELL7:OUT.29.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH0_SF2</td></tr>

<tr><td>TCELL7:OUT.30.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH0_SF7</td></tr>

<tr><td>TCELL7:OUT.31.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH0_SF1</td></tr>

<tr><td>TCELL7:IMUX.IMUX.1.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS77</td></tr>

<tr><td>TCELL7:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS107</td></tr>

<tr><td>TCELL7:IMUX.IMUX.3.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS104</td></tr>

<tr><td>TCELL7:IMUX.IMUX.4.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS83</td></tr>

<tr><td>TCELL7:IMUX.IMUX.5.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS100</td></tr>

<tr><td>TCELL7:IMUX.IMUX.6.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS80</td></tr>

<tr><td>TCELL7:IMUX.IMUX.8.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS78</td></tr>

<tr><td>TCELL7:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS101</td></tr>

<tr><td>TCELL7:IMUX.IMUX.10.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS110</td></tr>

<tr><td>TCELL7:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS105</td></tr>

<tr><td>TCELL7:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS84</td></tr>

<tr><td>TCELL7:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS81</td></tr>

<tr><td>TCELL7:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS90</td></tr>

<tr><td>TCELL7:IMUX.IMUX.18.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS102</td></tr>

<tr><td>TCELL7:IMUX.IMUX.20.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS92</td></tr>

<tr><td>TCELL7:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS94</td></tr>

<tr><td>TCELL7:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS95</td></tr>

<tr><td>TCELL7:IMUX.IMUX.24.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS96</td></tr>

<tr><td>TCELL7:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS86</td></tr>

<tr><td>TCELL7:IMUX.IMUX.26.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS98</td></tr>

<tr><td>TCELL7:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS88</td></tr>

<tr><td>TCELL7:IMUX.IMUX.28.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS75</td></tr>

<tr><td>TCELL7:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS79</td></tr>

<tr><td>TCELL7:IMUX.IMUX.30.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS109</td></tr>

<tr><td>TCELL7:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS82</td></tr>

<tr><td>TCELL7:IMUX.IMUX.33.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS89</td></tr>

<tr><td>TCELL7:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS91</td></tr>

<tr><td>TCELL7:IMUX.IMUX.35.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS87</td></tr>

<tr><td>TCELL7:IMUX.IMUX.37.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS73</td></tr>

<tr><td>TCELL7:IMUX.IMUX.38.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS106</td></tr>

<tr><td>TCELL7:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS99</td></tr>

<tr><td>TCELL7:IMUX.IMUX.41.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS93</td></tr>

<tr><td>TCELL7:IMUX.IMUX.42.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS74</td></tr>

<tr><td>TCELL7:IMUX.IMUX.43.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS108</td></tr>

<tr><td>TCELL7:IMUX.IMUX.44.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS76</td></tr>

<tr><td>TCELL7:IMUX.IMUX.45.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS103</td></tr>

<tr><td>TCELL7:IMUX.IMUX.46.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS97</td></tr>

<tr><td>TCELL7:IMUX.IMUX.47.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS85</td></tr>

<tr><td>TCELL8:OUT.1.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH0_SF7</td></tr>

<tr><td>TCELL8:OUT.6.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH0_SF5</td></tr>

<tr><td>TCELL8:OUT.8.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH0_SF2</td></tr>

<tr><td>TCELL8:OUT.11.TMIN</td><td>GTM_DUAL.RXRESETDONE_CH0_SF</td></tr>

<tr><td>TCELL8:OUT.13.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH0_SF3</td></tr>

<tr><td>TCELL8:OUT.15.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH0_SF8</td></tr>

<tr><td>TCELL8:OUT.18.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH0_SF4</td></tr>

<tr><td>TCELL8:OUT.26.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF24</td></tr>

<tr><td>TCELL8:OUT.30.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH0_SF6</td></tr>

<tr><td>TCELL8:OUT.31.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH0_SF9</td></tr>

<tr><td>TCELL8:IMUX.CTRL.3</td><td>GTM_DUAL.TSTCLK1_CH0_FS</td></tr>

<tr><td>TCELL8:IMUX.IMUX.0.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS122</td></tr>

<tr><td>TCELL8:IMUX.IMUX.1.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS132</td></tr>

<tr><td>TCELL8:IMUX.IMUX.3.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS113</td></tr>

<tr><td>TCELL8:IMUX.IMUX.4.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS129</td></tr>

<tr><td>TCELL8:IMUX.IMUX.6.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS126</td></tr>

<tr><td>TCELL8:IMUX.IMUX.7.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS148</td></tr>

<tr><td>TCELL8:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS119</td></tr>

<tr><td>TCELL8:IMUX.IMUX.10.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS111</td></tr>

<tr><td>TCELL8:IMUX.IMUX.11.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS120</td></tr>

<tr><td>TCELL8:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS128</td></tr>

<tr><td>TCELL8:IMUX.IMUX.13.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS127</td></tr>

<tr><td>TCELL8:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS131</td></tr>

<tr><td>TCELL8:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS116</td></tr>

<tr><td>TCELL8:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS121</td></tr>

<tr><td>TCELL8:IMUX.IMUX.18.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS142</td></tr>

<tr><td>TCELL8:IMUX.IMUX.19.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS112</td></tr>

<tr><td>TCELL8:IMUX.IMUX.20.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS137</td></tr>

<tr><td>TCELL8:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS139</td></tr>

<tr><td>TCELL8:IMUX.IMUX.23.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS114</td></tr>

<tr><td>TCELL8:IMUX.IMUX.24.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS118</td></tr>

<tr><td>TCELL8:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS138</td></tr>

<tr><td>TCELL8:IMUX.IMUX.26.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS147</td></tr>

<tr><td>TCELL8:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS115</td></tr>

<tr><td>TCELL8:IMUX.IMUX.28.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS123</td></tr>

<tr><td>TCELL8:IMUX.IMUX.30.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS140</td></tr>

<tr><td>TCELL8:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS117</td></tr>

<tr><td>TCELL8:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS136</td></tr>

<tr><td>TCELL8:IMUX.IMUX.33.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS125</td></tr>

<tr><td>TCELL8:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS146</td></tr>

<tr><td>TCELL8:IMUX.IMUX.37.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS141</td></tr>

<tr><td>TCELL8:IMUX.IMUX.38.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS133</td></tr>

<tr><td>TCELL8:IMUX.IMUX.41.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS135</td></tr>

<tr><td>TCELL8:IMUX.IMUX.42.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS124</td></tr>

<tr><td>TCELL8:IMUX.IMUX.43.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS134</td></tr>

<tr><td>TCELL8:IMUX.IMUX.44.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS143</td></tr>

<tr><td>TCELL8:IMUX.IMUX.45.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS145</td></tr>

<tr><td>TCELL8:IMUX.IMUX.46.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS130</td></tr>

<tr><td>TCELL8:IMUX.IMUX.47.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS144</td></tr>

<tr><td>TCELL9:OUT.1.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF22</td></tr>

<tr><td>TCELL9:OUT.2.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF25</td></tr>

<tr><td>TCELL9:OUT.3.TMIN</td><td>GTM_DUAL.RXDATA_FLAGS_CH0_SF0</td></tr>

<tr><td>TCELL9:OUT.4.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF26</td></tr>

<tr><td>TCELL9:OUT.5.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF9</td></tr>

<tr><td>TCELL9:OUT.6.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF16</td></tr>

<tr><td>TCELL9:OUT.7.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF21</td></tr>

<tr><td>TCELL9:OUT.8.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF6</td></tr>

<tr><td>TCELL9:OUT.10.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF8</td></tr>

<tr><td>TCELL9:OUT.11.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF10</td></tr>

<tr><td>TCELL9:OUT.12.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF1</td></tr>

<tr><td>TCELL9:OUT.13.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF7</td></tr>

<tr><td>TCELL9:OUT.14.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF4</td></tr>

<tr><td>TCELL9:OUT.15.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF3</td></tr>

<tr><td>TCELL9:OUT.16.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF18</td></tr>

<tr><td>TCELL9:OUT.17.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF23</td></tr>

<tr><td>TCELL9:OUT.18.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF13</td></tr>

<tr><td>TCELL9:OUT.19.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF5</td></tr>

<tr><td>TCELL9:OUT.20.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF11</td></tr>

<tr><td>TCELL9:OUT.22.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF0</td></tr>

<tr><td>TCELL9:OUT.23.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF20</td></tr>

<tr><td>TCELL9:OUT.24.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF17</td></tr>

<tr><td>TCELL9:OUT.25.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF24</td></tr>

<tr><td>TCELL9:OUT.26.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF15</td></tr>

<tr><td>TCELL9:OUT.28.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF12</td></tr>

<tr><td>TCELL9:OUT.29.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF14</td></tr>

<tr><td>TCELL9:OUT.30.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF2</td></tr>

<tr><td>TCELL9:OUT.31.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF19</td></tr>

<tr><td>TCELL9:IMUX.IMUX.0.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS161</td></tr>

<tr><td>TCELL9:IMUX.IMUX.1.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS156</td></tr>

<tr><td>TCELL9:IMUX.IMUX.3.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS180</td></tr>

<tr><td>TCELL9:IMUX.IMUX.5.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS159</td></tr>

<tr><td>TCELL9:IMUX.IMUX.6.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS173</td></tr>

<tr><td>TCELL9:IMUX.IMUX.7.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS174</td></tr>

<tr><td>TCELL9:IMUX.IMUX.8.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS165</td></tr>

<tr><td>TCELL9:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS151</td></tr>

<tr><td>TCELL9:IMUX.IMUX.10.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS166</td></tr>

<tr><td>TCELL9:IMUX.IMUX.11.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS162</td></tr>

<tr><td>TCELL9:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS163</td></tr>

<tr><td>TCELL9:IMUX.IMUX.13.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS177</td></tr>

<tr><td>TCELL9:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS155</td></tr>

<tr><td>TCELL9:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS171</td></tr>

<tr><td>TCELL9:IMUX.IMUX.18.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS181</td></tr>

<tr><td>TCELL9:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS168</td></tr>

<tr><td>TCELL9:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS158</td></tr>

<tr><td>TCELL9:IMUX.IMUX.24.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS172</td></tr>

<tr><td>TCELL9:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS149</td></tr>

<tr><td>TCELL9:IMUX.IMUX.26.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS169</td></tr>

<tr><td>TCELL9:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS157</td></tr>

<tr><td>TCELL9:IMUX.IMUX.28.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS154</td></tr>

<tr><td>TCELL9:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS153</td></tr>

<tr><td>TCELL9:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS179</td></tr>

<tr><td>TCELL9:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS182</td></tr>

<tr><td>TCELL9:IMUX.IMUX.33.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS178</td></tr>

<tr><td>TCELL9:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS170</td></tr>

<tr><td>TCELL9:IMUX.IMUX.35.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS164</td></tr>

<tr><td>TCELL9:IMUX.IMUX.37.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS150</td></tr>

<tr><td>TCELL9:IMUX.IMUX.39.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS176</td></tr>

<tr><td>TCELL9:IMUX.IMUX.41.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS160</td></tr>

<tr><td>TCELL9:IMUX.IMUX.43.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS175</td></tr>

<tr><td>TCELL9:IMUX.IMUX.45.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS152</td></tr>

<tr><td>TCELL9:IMUX.IMUX.47.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS167</td></tr>

<tr><td>TCELL10:OUT.0.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF41</td></tr>

<tr><td>TCELL10:OUT.1.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF42</td></tr>

<tr><td>TCELL10:OUT.2.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF37</td></tr>

<tr><td>TCELL10:OUT.3.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF27</td></tr>

<tr><td>TCELL10:OUT.4.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF29</td></tr>

<tr><td>TCELL10:OUT.5.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF36</td></tr>

<tr><td>TCELL10:OUT.6.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF39</td></tr>

<tr><td>TCELL10:OUT.7.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF48</td></tr>

<tr><td>TCELL10:OUT.8.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF54</td></tr>

<tr><td>TCELL10:OUT.9.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF45</td></tr>

<tr><td>TCELL10:OUT.10.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF35</td></tr>

<tr><td>TCELL10:OUT.11.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF44</td></tr>

<tr><td>TCELL10:OUT.12.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF51</td></tr>

<tr><td>TCELL10:OUT.14.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF53</td></tr>

<tr><td>TCELL10:OUT.15.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF28</td></tr>

<tr><td>TCELL10:OUT.17.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF30</td></tr>

<tr><td>TCELL10:OUT.18.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF31</td></tr>

<tr><td>TCELL10:OUT.19.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF32</td></tr>

<tr><td>TCELL10:OUT.21.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF33</td></tr>

<tr><td>TCELL10:OUT.22.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF38</td></tr>

<tr><td>TCELL10:OUT.23.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF43</td></tr>

<tr><td>TCELL10:OUT.24.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF50</td></tr>

<tr><td>TCELL10:OUT.25.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF46</td></tr>

<tr><td>TCELL10:OUT.26.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF40</td></tr>

<tr><td>TCELL10:OUT.27.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF34</td></tr>

<tr><td>TCELL10:OUT.28.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF52</td></tr>

<tr><td>TCELL10:OUT.29.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF47</td></tr>

<tr><td>TCELL10:OUT.30.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF49</td></tr>

<tr><td>TCELL10:IMUX.IMUX.0.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS202</td></tr>

<tr><td>TCELL10:IMUX.IMUX.1.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS203</td></tr>

<tr><td>TCELL10:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS189</td></tr>

<tr><td>TCELL10:IMUX.IMUX.5.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS183</td></tr>

<tr><td>TCELL10:IMUX.IMUX.6.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS191</td></tr>

<tr><td>TCELL10:IMUX.IMUX.7.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS216</td></tr>

<tr><td>TCELL10:IMUX.IMUX.8.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS205</td></tr>

<tr><td>TCELL10:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS198</td></tr>

<tr><td>TCELL10:IMUX.IMUX.10.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS199</td></tr>

<tr><td>TCELL10:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS215</td></tr>

<tr><td>TCELL10:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS213</td></tr>

<tr><td>TCELL10:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS217</td></tr>

<tr><td>TCELL10:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS190</td></tr>

<tr><td>TCELL10:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS208</td></tr>

<tr><td>TCELL10:IMUX.IMUX.19.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS209</td></tr>

<tr><td>TCELL10:IMUX.IMUX.20.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS185</td></tr>

<tr><td>TCELL10:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS187</td></tr>

<tr><td>TCELL10:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS192</td></tr>

<tr><td>TCELL10:IMUX.IMUX.23.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS193</td></tr>

<tr><td>TCELL10:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS211</td></tr>

<tr><td>TCELL10:IMUX.IMUX.26.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS212</td></tr>

<tr><td>TCELL10:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS195</td></tr>

<tr><td>TCELL10:IMUX.IMUX.28.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS207</td></tr>

<tr><td>TCELL10:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS201</td></tr>

<tr><td>TCELL10:IMUX.IMUX.30.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS186</td></tr>

<tr><td>TCELL10:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS184</td></tr>

<tr><td>TCELL10:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS200</td></tr>

<tr><td>TCELL10:IMUX.IMUX.33.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS196</td></tr>

<tr><td>TCELL10:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS197</td></tr>

<tr><td>TCELL10:IMUX.IMUX.35.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS204</td></tr>

<tr><td>TCELL10:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS188</td></tr>

<tr><td>TCELL10:IMUX.IMUX.41.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS194</td></tr>

<tr><td>TCELL10:IMUX.IMUX.42.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS214</td></tr>

<tr><td>TCELL10:IMUX.IMUX.43.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS210</td></tr>

<tr><td>TCELL10:IMUX.IMUX.44.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS206</td></tr>

<tr><td>TCELL11:OUT.0.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF58</td></tr>

<tr><td>TCELL11:OUT.1.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF57</td></tr>

<tr><td>TCELL11:OUT.2.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF71</td></tr>

<tr><td>TCELL11:OUT.4.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF72</td></tr>

<tr><td>TCELL11:OUT.5.TMIN</td><td>GTM_DUAL.ST_RX0_CORR_CW_INC_SF</td></tr>

<tr><td>TCELL11:OUT.6.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF73</td></tr>

<tr><td>TCELL11:OUT.7.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF59</td></tr>

<tr><td>TCELL11:OUT.8.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF62</td></tr>

<tr><td>TCELL11:OUT.9.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF65</td></tr>

<tr><td>TCELL11:OUT.11.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF63</td></tr>

<tr><td>TCELL11:OUT.12.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF61</td></tr>

<tr><td>TCELL11:OUT.13.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF66</td></tr>

<tr><td>TCELL11:OUT.14.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF78</td></tr>

<tr><td>TCELL11:OUT.15.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF74</td></tr>

<tr><td>TCELL11:OUT.16.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF60</td></tr>

<tr><td>TCELL11:OUT.17.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF77</td></tr>

<tr><td>TCELL11:OUT.18.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF70</td></tr>

<tr><td>TCELL11:OUT.19.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF64</td></tr>

<tr><td>TCELL11:OUT.20.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF56</td></tr>

<tr><td>TCELL11:OUT.21.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF68</td></tr>

<tr><td>TCELL11:OUT.22.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF55</td></tr>

<tr><td>TCELL11:OUT.23.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF75</td></tr>

<tr><td>TCELL11:OUT.24.TMIN</td><td>GTM_DUAL.ST_RX0_CW_INC_SF</td></tr>

<tr><td>TCELL11:OUT.26.TMIN</td><td>GTM_DUAL.ST_RX0_FEC_ALIGNED_SF</td></tr>

<tr><td>TCELL11:OUT.28.TMIN</td><td>GTM_DUAL.ST_RX0_UNCORR_CW_INC_SF</td></tr>

<tr><td>TCELL11:OUT.29.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF69</td></tr>

<tr><td>TCELL11:OUT.30.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF67</td></tr>

<tr><td>TCELL11:OUT.31.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF76</td></tr>

<tr><td>TCELL11:IMUX.IMUX.0.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS225</td></tr>

<tr><td>TCELL11:IMUX.IMUX.1.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS249</td></tr>

<tr><td>TCELL11:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS226</td></tr>

<tr><td>TCELL11:IMUX.IMUX.3.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS222</td></tr>

<tr><td>TCELL11:IMUX.IMUX.4.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS220</td></tr>

<tr><td>TCELL11:IMUX.IMUX.5.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS253</td></tr>

<tr><td>TCELL11:IMUX.IMUX.7.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS244</td></tr>

<tr><td>TCELL11:IMUX.IMUX.8.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS228</td></tr>

<tr><td>TCELL11:IMUX.IMUX.10.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS218</td></tr>

<tr><td>TCELL11:IMUX.IMUX.11.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS231</td></tr>

<tr><td>TCELL11:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS246</td></tr>

<tr><td>TCELL11:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS247</td></tr>

<tr><td>TCELL11:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS252</td></tr>

<tr><td>TCELL11:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS229</td></tr>

<tr><td>TCELL11:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS230</td></tr>

<tr><td>TCELL11:IMUX.IMUX.18.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS232</td></tr>

<tr><td>TCELL11:IMUX.IMUX.20.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS239</td></tr>

<tr><td>TCELL11:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS243</td></tr>

<tr><td>TCELL11:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS248</td></tr>

<tr><td>TCELL11:IMUX.IMUX.24.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS242</td></tr>

<tr><td>TCELL11:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS255</td></tr>

<tr><td>TCELL11:IMUX.IMUX.26.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS250</td></tr>

<tr><td>TCELL11:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS227</td></tr>

<tr><td>TCELL11:IMUX.IMUX.28.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS237</td></tr>

<tr><td>TCELL11:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS254</td></tr>

<tr><td>TCELL11:IMUX.IMUX.30.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS234</td></tr>

<tr><td>TCELL11:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS219</td></tr>

<tr><td>TCELL11:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS251</td></tr>

<tr><td>TCELL11:IMUX.IMUX.33.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS241</td></tr>

<tr><td>TCELL11:IMUX.IMUX.37.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS236</td></tr>

<tr><td>TCELL11:IMUX.IMUX.38.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS238</td></tr>

<tr><td>TCELL11:IMUX.IMUX.39.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS221</td></tr>

<tr><td>TCELL11:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS235</td></tr>

<tr><td>TCELL11:IMUX.IMUX.41.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS233</td></tr>

<tr><td>TCELL11:IMUX.IMUX.42.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS245</td></tr>

<tr><td>TCELL11:IMUX.IMUX.43.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS240</td></tr>

<tr><td>TCELL11:IMUX.IMUX.44.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS223</td></tr>

<tr><td>TCELL11:IMUX.IMUX.46.DELAY</td><td>GTM_DUAL.TXDATA_CH0_FS224</td></tr>

<tr><td>TCELL12:OUT.0.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF79</td></tr>

<tr><td>TCELL12:OUT.1.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF83</td></tr>

<tr><td>TCELL12:OUT.2.TMIN</td><td>GTM_DUAL.ST_RX_LN0_BIT_ERR_0TO1_INC_SF0</td></tr>

<tr><td>TCELL12:OUT.3.TMIN</td><td>GTM_DUAL.ST_RX_LN0_BIT_ERR_0TO1_INC_SF1</td></tr>

<tr><td>TCELL12:OUT.5.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF95</td></tr>

<tr><td>TCELL12:OUT.6.TMIN</td><td>GTM_DUAL.ST_RX_LN0_ERR_CNT_INC_SF0</td></tr>

<tr><td>TCELL12:OUT.7.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF93</td></tr>

<tr><td>TCELL12:OUT.8.TMIN</td><td>GTM_DUAL.ST_RX_LN0_BIT_ERR_0TO1_INC_SF2</td></tr>

<tr><td>TCELL12:OUT.9.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF81</td></tr>

<tr><td>TCELL12:OUT.10.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF86</td></tr>

<tr><td>TCELL12:OUT.11.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF92</td></tr>

<tr><td>TCELL12:OUT.12.TMIN</td><td>GTM_DUAL.ST_RX_LN0_BIT_ERR_0TO1_INC_SF3</td></tr>

<tr><td>TCELL12:OUT.13.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF80</td></tr>

<tr><td>TCELL12:OUT.15.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF89</td></tr>

<tr><td>TCELL12:OUT.16.TMIN</td><td>GTM_DUAL.ST_RX_LN0_BIT_ERR_0TO1_INC_SF4</td></tr>

<tr><td>TCELL12:OUT.17.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF91</td></tr>

<tr><td>TCELL12:OUT.18.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF84</td></tr>

<tr><td>TCELL12:OUT.19.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF85</td></tr>

<tr><td>TCELL12:OUT.20.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF82</td></tr>

<tr><td>TCELL12:OUT.21.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF90</td></tr>

<tr><td>TCELL12:OUT.22.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF88</td></tr>

<tr><td>TCELL12:OUT.23.TMIN</td><td>GTM_DUAL.ST_RX_LN0_FEC_LOCK_SF</td></tr>

<tr><td>TCELL12:OUT.24.TMIN</td><td>GTM_DUAL.ST_RX_LN0_BIT_ERR_0TO1_INC_SF5</td></tr>

<tr><td>TCELL12:OUT.25.TMIN</td><td>GTM_DUAL.ST_RX_LN0_ERR_CNT_INC_SF1</td></tr>

<tr><td>TCELL12:OUT.26.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF94</td></tr>

<tr><td>TCELL12:OUT.27.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF87</td></tr>

<tr><td>TCELL12:OUT.28.TMIN</td><td>GTM_DUAL.ST_RX_LN0_BIT_ERR_0TO1_INC_SF6</td></tr>

<tr><td>TCELL12:OUT.30.TMIN</td><td>GTM_DUAL.ST_RX_LN0_BIT_ERR_0TO1_INC_SF7</td></tr>

<tr><td>TCELL12:IMUX.IMUX.1.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS108</td></tr>

<tr><td>TCELL12:IMUX.IMUX.8.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH0_FS12</td></tr>

<tr><td>TCELL12:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH0_FS16</td></tr>

<tr><td>TCELL12:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH0_FS3</td></tr>

<tr><td>TCELL12:IMUX.IMUX.18.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH0_FS13</td></tr>

<tr><td>TCELL12:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH0_FS14</td></tr>

<tr><td>TCELL12:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH0_FS2</td></tr>

<tr><td>TCELL12:IMUX.IMUX.23.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS109</td></tr>

<tr><td>TCELL12:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS110</td></tr>

<tr><td>TCELL12:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS111</td></tr>

<tr><td>TCELL12:IMUX.IMUX.35.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS112</td></tr>

<tr><td>TCELL12:IMUX.IMUX.39.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS113</td></tr>

<tr><td>TCELL12:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH0_FS17</td></tr>

<tr><td>TCELL12:IMUX.IMUX.44.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS114</td></tr>

<tr><td>TCELL12:IMUX.IMUX.46.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH0_FS15</td></tr>

<tr><td>TCELL13:OUT.0.TMIN</td><td>GTM_DUAL.ST_RX_LN0_DELAY_SF0</td></tr>

<tr><td>TCELL13:OUT.1.TMIN</td><td>GTM_DUAL.ST_RX_LN0_DELAY_SF1</td></tr>

<tr><td>TCELL13:OUT.2.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF103</td></tr>

<tr><td>TCELL13:OUT.3.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF102</td></tr>

<tr><td>TCELL13:OUT.4.TMIN</td><td>GTM_DUAL.ST_RX_LN0_DELAY_SF2</td></tr>

<tr><td>TCELL13:OUT.5.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF104</td></tr>

<tr><td>TCELL13:OUT.6.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF106</td></tr>

<tr><td>TCELL13:OUT.7.TMIN</td><td>GTM_DUAL.ST_RX_LN0_DELAY_SF3</td></tr>

<tr><td>TCELL13:OUT.9.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF107</td></tr>

<tr><td>TCELL13:OUT.10.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF105</td></tr>

<tr><td>TCELL13:OUT.11.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF100</td></tr>

<tr><td>TCELL13:OUT.12.TMIN</td><td>GTM_DUAL.ST_RX_LN0_DELAY_SF4</td></tr>

<tr><td>TCELL13:OUT.13.TMIN</td><td>GTM_DUAL.ST_RX_LN0_DELAY_SF5</td></tr>

<tr><td>TCELL13:OUT.14.TMIN</td><td>GTM_DUAL.ST_RX_LN0_DELAY_SF6</td></tr>

<tr><td>TCELL13:OUT.15.TMIN</td><td>GTM_DUAL.ST_RX_LN0_DELAY_SF7</td></tr>

<tr><td>TCELL13:OUT.16.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF99</td></tr>

<tr><td>TCELL13:OUT.18.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF98</td></tr>

<tr><td>TCELL13:OUT.19.TMIN</td><td>GTM_DUAL.ST_RX_LN0_DELAY_SF8</td></tr>

<tr><td>TCELL13:OUT.20.TMIN</td><td>GTM_DUAL.ST_RX_LN0_DELAY_SF9</td></tr>

<tr><td>TCELL13:OUT.21.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF101</td></tr>

<tr><td>TCELL13:OUT.22.TMIN</td><td>GTM_DUAL.ST_RX_LN0_DELAY_SF10</td></tr>

<tr><td>TCELL13:OUT.23.TMIN</td><td>GTM_DUAL.ST_RX_LN0_DELAY_SF11</td></tr>

<tr><td>TCELL13:OUT.25.TMIN</td><td>GTM_DUAL.ST_RX_LN0_DELAY_SF12</td></tr>

<tr><td>TCELL13:OUT.26.TMIN</td><td>GTM_DUAL.ST_RX_LN0_DELAY_SF13</td></tr>

<tr><td>TCELL13:OUT.27.TMIN</td><td>GTM_DUAL.ST_RX_LN0_DELAY_SF14</td></tr>

<tr><td>TCELL13:OUT.28.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF108</td></tr>

<tr><td>TCELL13:OUT.30.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF96</td></tr>

<tr><td>TCELL13:OUT.31.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF97</td></tr>

<tr><td>TCELL13:IMUX.IMUX.5.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH0_FS4</td></tr>

<tr><td>TCELL13:IMUX.IMUX.8.DELAY</td><td>GTM_DUAL.AXIS_STREAMEN_CH0_FS</td></tr>

<tr><td>TCELL13:IMUX.IMUX.11.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH0_FS20</td></tr>

<tr><td>TCELL13:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.RX_PMA_RESETMASK_CH0_FS2</td></tr>

<tr><td>TCELL13:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH0_FS0</td></tr>

<tr><td>TCELL13:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH0_FS6</td></tr>

<tr><td>TCELL13:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.RXPRBSPTN_CH0_FS0</td></tr>

<tr><td>TCELL13:IMUX.IMUX.28.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH0_FS19</td></tr>

<tr><td>TCELL13:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH0_FS3</td></tr>

<tr><td>TCELL13:IMUX.IMUX.33.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH0_FS5</td></tr>

<tr><td>TCELL13:IMUX.IMUX.37.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH0_FS2</td></tr>

<tr><td>TCELL13:IMUX.IMUX.38.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH0_FS18</td></tr>

<tr><td>TCELL13:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH0_FS1</td></tr>

<tr><td>TCELL13:IMUX.IMUX.43.DELAY</td><td>GTM_DUAL.RX_PMA_RESETMASK_CH0_FS1</td></tr>

<tr><td>TCELL13:IMUX.IMUX.44.DELAY</td><td>GTM_DUAL.RX_PMA_RESETMASK_CH0_FS0</td></tr>

<tr><td>TCELL14:OUT.0.TMIN</td><td>GTM_DUAL.ST_RX_LN0_BIT_ERR_1TO0_INC_SF0</td></tr>

<tr><td>TCELL14:OUT.1.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF115</td></tr>

<tr><td>TCELL14:OUT.2.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF122</td></tr>

<tr><td>TCELL14:OUT.3.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF117</td></tr>

<tr><td>TCELL14:OUT.4.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF125</td></tr>

<tr><td>TCELL14:OUT.5.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF112</td></tr>

<tr><td>TCELL14:OUT.6.TMIN</td><td>GTM_DUAL.ST_RX_LN0_BIT_ERR_1TO0_INC_SF1</td></tr>

<tr><td>TCELL14:OUT.7.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF121</td></tr>

<tr><td>TCELL14:OUT.9.TMIN</td><td>GTM_DUAL.ST_RX_LN0_ERR_CNT_INC_SF2</td></tr>

<tr><td>TCELL14:OUT.10.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF116</td></tr>

<tr><td>TCELL14:OUT.11.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF114</td></tr>

<tr><td>TCELL14:OUT.12.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF110</td></tr>

<tr><td>TCELL14:OUT.13.TMIN</td><td>GTM_DUAL.ST_RX_LN0_BIT_ERR_1TO0_INC_SF2</td></tr>

<tr><td>TCELL14:OUT.14.TMIN</td><td>GTM_DUAL.ST_RX_LN0_BIT_ERR_1TO0_INC_SF3</td></tr>

<tr><td>TCELL14:OUT.15.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF111</td></tr>

<tr><td>TCELL14:OUT.17.TMIN</td><td>GTM_DUAL.ST_RX_LN0_BIT_ERR_1TO0_INC_SF4</td></tr>

<tr><td>TCELL14:OUT.18.TMIN</td><td>GTM_DUAL.ST_RX_LN0_BIT_ERR_1TO0_INC_SF5</td></tr>

<tr><td>TCELL14:OUT.20.TMIN</td><td>GTM_DUAL.ST_RX_LN0_ERR_CNT_INC_SF3</td></tr>

<tr><td>TCELL14:OUT.21.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF124</td></tr>

<tr><td>TCELL14:OUT.22.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF120</td></tr>

<tr><td>TCELL14:OUT.23.TMIN</td><td>GTM_DUAL.ST_RX_LN0_BIT_ERR_1TO0_INC_SF6</td></tr>

<tr><td>TCELL14:OUT.24.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH0_SF8</td></tr>

<tr><td>TCELL14:OUT.25.TMIN</td><td>GTM_DUAL.ST_RX_LN0_BIT_ERR_1TO0_INC_SF7</td></tr>

<tr><td>TCELL14:OUT.26.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF109</td></tr>

<tr><td>TCELL14:OUT.27.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF118</td></tr>

<tr><td>TCELL14:OUT.28.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF119</td></tr>

<tr><td>TCELL14:OUT.29.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF113</td></tr>

<tr><td>TCELL14:OUT.30.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF123</td></tr>

<tr><td>TCELL14:IMUX.CTRL.3</td><td>GTM_DUAL.PCS_SCANRSTB_CH0_FS</td></tr>

<tr><td>TCELL14:IMUX.IMUX.1.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH0_FS7</td></tr>

<tr><td>TCELL14:IMUX.IMUX.3.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS115</td></tr>

<tr><td>TCELL14:IMUX.IMUX.4.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH0_FS4</td></tr>

<tr><td>TCELL14:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH0_FS23</td></tr>

<tr><td>TCELL14:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.BSR_SERIAL_CH0_FS</td></tr>

<tr><td>TCELL14:IMUX.IMUX.19.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH0_FS5</td></tr>

<tr><td>TCELL14:IMUX.IMUX.20.DELAY</td><td>GTM_DUAL.RX_RESETMODE_CH0_FS0</td></tr>

<tr><td>TCELL14:IMUX.IMUX.23.DELAY</td><td>GTM_DUAL.RXUSRRDY_CH0_FS</td></tr>

<tr><td>TCELL14:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH0_FS0</td></tr>

<tr><td>TCELL14:IMUX.IMUX.30.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH0_FS1</td></tr>

<tr><td>TCELL14:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS116</td></tr>

<tr><td>TCELL14:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH0_FS22</td></tr>

<tr><td>TCELL14:IMUX.IMUX.39.DELAY</td><td>GTM_DUAL.RX_PMA_RESETMASK_CH0_FS3</td></tr>

<tr><td>TCELL14:IMUX.IMUX.43.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS117</td></tr>

<tr><td>TCELL14:IMUX.IMUX.45.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH0_FS21</td></tr>

<tr><td>TCELL15:OUT.0.TMIN</td><td>GTM_DUAL.ST_RX_LN1_BIT_ERR_0TO1_INC_SF0</td></tr>

<tr><td>TCELL15:OUT.1.TMIN</td><td>GTM_DUAL.ST_RX_LN1_BIT_ERR_0TO1_INC_SF1</td></tr>

<tr><td>TCELL15:OUT.2.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF142</td></tr>

<tr><td>TCELL15:OUT.3.TMIN</td><td>GTM_DUAL.ST_RX_LN1_ERR_CNT_INC_SF0</td></tr>

<tr><td>TCELL15:OUT.4.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF127</td></tr>

<tr><td>TCELL15:OUT.5.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF141</td></tr>

<tr><td>TCELL15:OUT.7.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF139</td></tr>

<tr><td>TCELL15:OUT.8.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF131</td></tr>

<tr><td>TCELL15:OUT.9.TMIN</td><td>GTM_DUAL.ST_RX_LN1_BIT_ERR_0TO1_INC_SF2</td></tr>

<tr><td>TCELL15:OUT.10.TMIN</td><td>GTM_DUAL.ST_RX_LN1_BIT_ERR_0TO1_INC_SF3</td></tr>

<tr><td>TCELL15:OUT.11.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF137</td></tr>

<tr><td>TCELL15:OUT.13.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF132</td></tr>

<tr><td>TCELL15:OUT.14.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF128</td></tr>

<tr><td>TCELL15:OUT.15.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF129</td></tr>

<tr><td>TCELL15:OUT.16.TMIN</td><td>GTM_DUAL.ST_RX_LN1_ERR_CNT_INC_SF1</td></tr>

<tr><td>TCELL15:OUT.17.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF130</td></tr>

<tr><td>TCELL15:OUT.18.TMIN</td><td>GTM_DUAL.ST_RX_LN1_BIT_ERR_0TO1_INC_SF4</td></tr>

<tr><td>TCELL15:OUT.19.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF138</td></tr>

<tr><td>TCELL15:OUT.20.TMIN</td><td>GTM_DUAL.ST_RX_LN1_BIT_ERR_0TO1_INC_SF5</td></tr>

<tr><td>TCELL15:OUT.21.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF135</td></tr>

<tr><td>TCELL15:OUT.23.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF134</td></tr>

<tr><td>TCELL15:OUT.24.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF133</td></tr>

<tr><td>TCELL15:OUT.25.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF126</td></tr>

<tr><td>TCELL15:OUT.26.TMIN</td><td>GTM_DUAL.ST_RX_LN1_BIT_ERR_0TO1_INC_SF6</td></tr>

<tr><td>TCELL15:OUT.27.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF136</td></tr>

<tr><td>TCELL15:OUT.28.TMIN</td><td>GTM_DUAL.ST_RX_LN1_ERR_CNT_INC_SF2</td></tr>

<tr><td>TCELL15:OUT.29.TMIN</td><td>GTM_DUAL.ST_RX_LN1_BIT_ERR_0TO1_INC_SF7</td></tr>

<tr><td>TCELL15:OUT.30.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF140</td></tr>

<tr><td>TCELL15:IMUX.CTRL.3</td><td>GTM_DUAL.RXUSRCLK_CH0_FS</td></tr>

<tr><td>TCELL15:IMUX.CTRL.4</td><td>GTM_DUAL.DCLK_FS</td></tr>

<tr><td>TCELL15:IMUX.IMUX.1.DELAY</td><td>GTM_DUAL.RX_PMA_RESETMASK_CH0_FS4</td></tr>

<tr><td>TCELL15:IMUX.IMUX.6.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH0_FS2</td></tr>

<tr><td>TCELL15:IMUX.IMUX.7.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH0_FS5</td></tr>

<tr><td>TCELL15:IMUX.IMUX.13.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH0_FS8</td></tr>

<tr><td>TCELL15:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH0_FS8</td></tr>

<tr><td>TCELL15:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.RX_PMA_RESETMASK_CH0_FS5</td></tr>

<tr><td>TCELL15:IMUX.IMUX.20.DELAY</td><td>GTM_DUAL.DI_FS0</td></tr>

<tr><td>TCELL15:IMUX.IMUX.26.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH0_FS3</td></tr>

<tr><td>TCELL15:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.DI_FS1</td></tr>

<tr><td>TCELL15:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH0_FS7</td></tr>

<tr><td>TCELL15:IMUX.IMUX.33.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH0_FS7</td></tr>

<tr><td>TCELL15:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.RX_PMA_RESETMASK_CH0_FS6</td></tr>

<tr><td>TCELL15:IMUX.IMUX.37.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH0_FS4</td></tr>

<tr><td>TCELL15:IMUX.IMUX.39.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH0_FS6</td></tr>

<tr><td>TCELL15:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.DI_FS2</td></tr>

<tr><td>TCELL15:IMUX.IMUX.45.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH0_FS9</td></tr>

<tr><td>TCELL15:IMUX.IMUX.47.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH0_FS6</td></tr>

<tr><td>TCELL16:OUT.0.TMIN</td><td>GTM_DUAL.ST_RX_LN1_DELAY_SF0</td></tr>

<tr><td>TCELL16:OUT.1.TMIN</td><td>GTM_DUAL.ST_RX_LN1_DELAY_SF1</td></tr>

<tr><td>TCELL16:OUT.2.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF149</td></tr>

<tr><td>TCELL16:OUT.3.TMIN</td><td>GTM_DUAL.ST_RX_LN1_DELAY_SF2</td></tr>

<tr><td>TCELL16:OUT.4.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF148</td></tr>

<tr><td>TCELL16:OUT.5.TMIN</td><td>GTM_DUAL.ST_RX_LN1_DELAY_SF3</td></tr>

<tr><td>TCELL16:OUT.6.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF151</td></tr>

<tr><td>TCELL16:OUT.7.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF153</td></tr>

<tr><td>TCELL16:OUT.9.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF152</td></tr>

<tr><td>TCELL16:OUT.10.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF146</td></tr>

<tr><td>TCELL16:OUT.11.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF145</td></tr>

<tr><td>TCELL16:OUT.12.TMIN</td><td>GTM_DUAL.ST_RX_LN1_DELAY_SF4</td></tr>

<tr><td>TCELL16:OUT.13.TMIN</td><td>GTM_DUAL.ST_RX_LN1_DELAY_SF5</td></tr>

<tr><td>TCELL16:OUT.14.TMIN</td><td>GTM_DUAL.ST_RX_LN1_DELAY_SF6</td></tr>

<tr><td>TCELL16:OUT.15.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF143</td></tr>

<tr><td>TCELL16:OUT.16.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF147</td></tr>

<tr><td>TCELL16:OUT.17.TMIN</td><td>GTM_DUAL.ST_RX_LN1_DELAY_SF7</td></tr>

<tr><td>TCELL16:OUT.19.TMIN</td><td>GTM_DUAL.ST_RX_LN1_ERR_CNT_INC_SF3</td></tr>

<tr><td>TCELL16:OUT.20.TMIN</td><td>GTM_DUAL.ST_RX_LN1_DELAY_SF8</td></tr>

<tr><td>TCELL16:OUT.21.TMIN</td><td>GTM_DUAL.ST_RX_LN1_DELAY_SF9</td></tr>

<tr><td>TCELL16:OUT.22.TMIN</td><td>GTM_DUAL.ST_RX_LN1_DELAY_SF10</td></tr>

<tr><td>TCELL16:OUT.23.TMIN</td><td>GTM_DUAL.ST_RX_LN1_DELAY_SF11</td></tr>

<tr><td>TCELL16:OUT.25.TMIN</td><td>GTM_DUAL.ST_RX_LN1_DELAY_SF12</td></tr>

<tr><td>TCELL16:OUT.26.TMIN</td><td>GTM_DUAL.ST_RX_LN1_DELAY_SF13</td></tr>

<tr><td>TCELL16:OUT.27.TMIN</td><td>GTM_DUAL.ST_RX_LN1_DELAY_SF14</td></tr>

<tr><td>TCELL16:OUT.28.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF154</td></tr>

<tr><td>TCELL16:OUT.29.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF150</td></tr>

<tr><td>TCELL16:OUT.31.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF144</td></tr>

<tr><td>TCELL16:IMUX.IMUX.0.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH0_FS10</td></tr>

<tr><td>TCELL16:IMUX.IMUX.4.DELAY</td><td>GTM_DUAL.DI_FS3</td></tr>

<tr><td>TCELL16:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.RX_RESETMODE_CH0_FS1</td></tr>

<tr><td>TCELL16:IMUX.IMUX.13.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH0_FS8</td></tr>

<tr><td>TCELL16:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH0_FS10</td></tr>

<tr><td>TCELL16:IMUX.IMUX.18.DELAY</td><td>GTM_DUAL.RXPOLARITY_CH0_FS</td></tr>

<tr><td>TCELL16:IMUX.IMUX.19.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH0_FS9</td></tr>

<tr><td>TCELL16:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH0_FS11</td></tr>

<tr><td>TCELL16:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH0_FS9</td></tr>

<tr><td>TCELL16:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH0_FS12</td></tr>

<tr><td>TCELL16:IMUX.IMUX.30.DELAY</td><td>GTM_DUAL.RXQPRBS_ENA_CH0_FS</td></tr>

<tr><td>TCELL16:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.RX_FECRESET_CH0_FS</td></tr>

<tr><td>TCELL16:IMUX.IMUX.37.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH0_FS11</td></tr>

<tr><td>TCELL16:IMUX.IMUX.39.DELAY</td><td>GTM_DUAL.DI_FS4</td></tr>

<tr><td>TCELL16:IMUX.IMUX.43.DELAY</td><td>GTM_DUAL.LOOPBACK_CH0_FS0</td></tr>

<tr><td>TCELL17:OUT.0.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF168</td></tr>

<tr><td>TCELL17:OUT.1.TMIN</td><td>GTM_DUAL.ST_RX_LN1_BIT_ERR_1TO0_INC_SF0</td></tr>

<tr><td>TCELL17:OUT.2.TMIN</td><td>GTM_DUAL.ST_RX_LN1_BIT_ERR_1TO0_INC_SF1</td></tr>

<tr><td>TCELL17:OUT.4.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF172</td></tr>

<tr><td>TCELL17:OUT.5.TMIN</td><td>GTM_DUAL.ST_RX_LN1_BIT_ERR_1TO0_INC_SF2</td></tr>

<tr><td>TCELL17:OUT.6.TMIN</td><td>GTM_DUAL.ST_RX_LN1_BIT_ERR_1TO0_INC_SF3</td></tr>

<tr><td>TCELL17:OUT.7.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF170</td></tr>

<tr><td>TCELL17:OUT.8.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF165</td></tr>

<tr><td>TCELL17:OUT.9.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF167</td></tr>

<tr><td>TCELL17:OUT.11.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF162</td></tr>

<tr><td>TCELL17:OUT.12.TMIN</td><td>GTM_DUAL.ST_RX_LN1_BIT_ERR_1TO0_INC_SF4</td></tr>

<tr><td>TCELL17:OUT.13.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF159</td></tr>

<tr><td>TCELL17:OUT.14.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF157</td></tr>

<tr><td>TCELL17:OUT.15.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF163</td></tr>

<tr><td>TCELL17:OUT.16.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF169</td></tr>

<tr><td>TCELL17:OUT.17.TMIN</td><td>GTM_DUAL.ST_RX_LN1_FEC_LOCK_SF</td></tr>

<tr><td>TCELL17:OUT.18.TMIN</td><td>GTM_DUAL.ST_RX_LN1_BIT_ERR_1TO0_INC_SF5</td></tr>

<tr><td>TCELL17:OUT.19.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF160</td></tr>

<tr><td>TCELL17:OUT.20.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF164</td></tr>

<tr><td>TCELL17:OUT.21.TMIN</td><td>GTM_DUAL.ST_RX_LN1_BIT_ERR_1TO0_INC_SF6</td></tr>

<tr><td>TCELL17:OUT.23.TMIN</td><td>GTM_DUAL.ST_RX_LN1_BIT_ERR_1TO0_INC_SF7</td></tr>

<tr><td>TCELL17:OUT.24.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF155</td></tr>

<tr><td>TCELL17:OUT.25.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF158</td></tr>

<tr><td>TCELL17:OUT.26.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF161</td></tr>

<tr><td>TCELL17:OUT.28.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF156</td></tr>

<tr><td>TCELL17:OUT.29.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF173</td></tr>

<tr><td>TCELL17:OUT.30.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF171</td></tr>

<tr><td>TCELL17:OUT.31.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF166</td></tr>

<tr><td>TCELL17:IMUX.CTRL.0</td><td>GTM_DUAL.RXUSRCLK2_CH0_FS</td></tr>

<tr><td>TCELL17:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.AXIS_TREADY_CH0_FS</td></tr>

<tr><td>TCELL17:IMUX.IMUX.5.DELAY</td><td>GTM_DUAL.RX_PCS_SEQ_ADVANCE_CH0_FS</td></tr>

<tr><td>TCELL17:IMUX.IMUX.7.DELAY</td><td>GTM_DUAL.PCS_SCANCLK_CH0_FS1</td></tr>

<tr><td>TCELL17:IMUX.IMUX.8.DELAY</td><td>GTM_DUAL.PCS_SCANENB_CH0_FS</td></tr>

<tr><td>TCELL17:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.RX_CDRPHRESET_CH0_FS</td></tr>

<tr><td>TCELL17:IMUX.IMUX.10.DELAY</td><td>GTM_DUAL.CDR_INCPCTRL_CH0_FS</td></tr>

<tr><td>TCELL17:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH0_FS24</td></tr>

<tr><td>TCELL17:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.CDR_EXHOLD_CH0_FS</td></tr>

<tr><td>TCELL17:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.DADDR_FS0</td></tr>

<tr><td>TCELL17:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH0_FS13</td></tr>

<tr><td>TCELL17:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.DADDR_FS1</td></tr>

<tr><td>TCELL17:IMUX.IMUX.38.DELAY</td><td>GTM_DUAL.PCS_SCANCLK_CH0_FS0</td></tr>

<tr><td>TCELL17:IMUX.IMUX.42.DELAY</td><td>GTM_DUAL.DADDR_FS2</td></tr>

<tr><td>TCELL17:IMUX.IMUX.43.DELAY</td><td>GTM_DUAL.RX_USRSTOP_CH0_FS</td></tr>

<tr><td>TCELL17:IMUX.IMUX.46.DELAY</td><td>GTM_DUAL.GTTXRESET_CH0_FS</td></tr>

<tr><td>TCELL18:OUT.1.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF184</td></tr>

<tr><td>TCELL18:OUT.2.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF191</td></tr>

<tr><td>TCELL18:OUT.3.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF200</td></tr>

<tr><td>TCELL18:OUT.5.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF188</td></tr>

<tr><td>TCELL18:OUT.6.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF186</td></tr>

<tr><td>TCELL18:OUT.7.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF176</td></tr>

<tr><td>TCELL18:OUT.8.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF196</td></tr>

<tr><td>TCELL18:OUT.9.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF177</td></tr>

<tr><td>TCELL18:OUT.10.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF183</td></tr>

<tr><td>TCELL18:OUT.11.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF199</td></tr>

<tr><td>TCELL18:OUT.12.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF194</td></tr>

<tr><td>TCELL18:OUT.13.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF189</td></tr>

<tr><td>TCELL18:OUT.14.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF175</td></tr>

<tr><td>TCELL18:OUT.15.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF174</td></tr>

<tr><td>TCELL18:OUT.16.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF182</td></tr>

<tr><td>TCELL18:OUT.17.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF192</td></tr>

<tr><td>TCELL18:OUT.18.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF197</td></tr>

<tr><td>TCELL18:OUT.19.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF187</td></tr>

<tr><td>TCELL18:OUT.20.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF178</td></tr>

<tr><td>TCELL18:OUT.21.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF180</td></tr>

<tr><td>TCELL18:OUT.22.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF185</td></tr>

<tr><td>TCELL18:OUT.23.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF198</td></tr>

<tr><td>TCELL18:OUT.24.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF179</td></tr>

<tr><td>TCELL18:OUT.26.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF181</td></tr>

<tr><td>TCELL18:OUT.27.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF190</td></tr>

<tr><td>TCELL18:OUT.28.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF201</td></tr>

<tr><td>TCELL18:OUT.29.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF193</td></tr>

<tr><td>TCELL18:OUT.30.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF195</td></tr>

<tr><td>TCELL18:IMUX.IMUX.6.DELAY</td><td>GTM_DUAL.PMA_SCANCLK_CH0_FS2</td></tr>

<tr><td>TCELL18:IMUX.IMUX.8.DELAY</td><td>GTM_DUAL.DRSTB_FS</td></tr>

<tr><td>TCELL18:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.DADDR_FS6</td></tr>

<tr><td>TCELL18:IMUX.IMUX.13.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH0_FS11</td></tr>

<tr><td>TCELL18:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.LOOPBACK_CH0_FS1</td></tr>

<tr><td>TCELL18:IMUX.IMUX.18.DELAY</td><td>GTM_DUAL.DADDR_FS3</td></tr>

<tr><td>TCELL18:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.DEN_FS</td></tr>

<tr><td>TCELL18:IMUX.IMUX.23.DELAY</td><td>GTM_DUAL.DADDR_FS4</td></tr>

<tr><td>TCELL18:IMUX.IMUX.24.DELAY</td><td>GTM_DUAL.PMA_SCANCLK_CH0_FS3</td></tr>

<tr><td>TCELL18:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.DADDR_FS5</td></tr>

<tr><td>TCELL18:IMUX.IMUX.38.DELAY</td><td>GTM_DUAL.DADDR_FS7</td></tr>

<tr><td>TCELL18:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.RXPRBSCNTRST_CH0_FS</td></tr>

<tr><td>TCELL18:IMUX.IMUX.42.DELAY</td><td>GTM_DUAL.DWE_FS</td></tr>

<tr><td>TCELL18:IMUX.IMUX.44.DELAY</td><td>GTM_DUAL.DADDR_FS8</td></tr>

<tr><td>TCELL18:IMUX.IMUX.45.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH0_FS10</td></tr>

<tr><td>TCELL19:OUT.0.TMIN</td><td>GTM_DUAL.DRPDO_SF0</td></tr>

<tr><td>TCELL19:OUT.1.TMIN</td><td>GTM_DUAL.DRPDO_SF1</td></tr>

<tr><td>TCELL19:OUT.2.TMIN</td><td>GTM_DUAL.RXDATA_START_CH0_SF</td></tr>

<tr><td>TCELL19:OUT.3.TMIN</td><td>GTM_DUAL.DRPDO_SF2</td></tr>

<tr><td>TCELL19:OUT.5.TMIN</td><td>GTM_DUAL.DRPDO_SF3</td></tr>

<tr><td>TCELL19:OUT.6.TMIN</td><td>GTM_DUAL.DRPDO_SF4</td></tr>

<tr><td>TCELL19:OUT.7.TMIN</td><td>GTM_DUAL.DRPDO_SF5</td></tr>

<tr><td>TCELL19:OUT.9.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF26</td></tr>

<tr><td>TCELL19:OUT.10.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH0_SF10</td></tr>

<tr><td>TCELL19:OUT.11.TMIN</td><td>GTM_DUAL.DRPDO_SF6</td></tr>

<tr><td>TCELL19:OUT.12.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH0_SF9</td></tr>

<tr><td>TCELL19:OUT.13.TMIN</td><td>GTM_DUAL.DRPDO_SF7</td></tr>

<tr><td>TCELL19:OUT.15.TMIN</td><td>GTM_DUAL.DRPDO_SF8</td></tr>

<tr><td>TCELL19:OUT.16.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF27</td></tr>

<tr><td>TCELL19:OUT.17.TMIN</td><td>GTM_DUAL.DRPDO_SF9</td></tr>

<tr><td>TCELL19:OUT.18.TMIN</td><td>GTM_DUAL.DRPDO_SF10</td></tr>

<tr><td>TCELL19:OUT.19.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF25</td></tr>

<tr><td>TCELL19:OUT.20.TMIN</td><td>GTM_DUAL.RXDATA_IS_AM_CH0_SF</td></tr>

<tr><td>TCELL19:OUT.21.TMIN</td><td>GTM_DUAL.RXPROGDIVRESETDONE_CH0_SF</td></tr>

<tr><td>TCELL19:OUT.22.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF202</td></tr>

<tr><td>TCELL19:OUT.23.TMIN</td><td>GTM_DUAL.DRDY_SF</td></tr>

<tr><td>TCELL19:OUT.24.TMIN</td><td>GTM_DUAL.AXIS_TLAST_CH0_SF</td></tr>

<tr><td>TCELL19:OUT.25.TMIN</td><td>GTM_DUAL.DRPDO_SF11</td></tr>

<tr><td>TCELL19:OUT.26.TMIN</td><td>GTM_DUAL.DRPDO_SF12</td></tr>

<tr><td>TCELL19:OUT.27.TMIN</td><td>GTM_DUAL.DRPDO_SF13</td></tr>

<tr><td>TCELL19:OUT.29.TMIN</td><td>GTM_DUAL.DRPDO_SF14</td></tr>

<tr><td>TCELL19:OUT.30.TMIN</td><td>GTM_DUAL.DRPDO_SF15</td></tr>

<tr><td>TCELL19:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.DI_FS6</td></tr>

<tr><td>TCELL19:IMUX.IMUX.5.DELAY</td><td>GTM_DUAL.PMA_SCANCLK_CH0_FS4</td></tr>

<tr><td>TCELL19:IMUX.IMUX.7.DELAY</td><td>GTM_DUAL.DI_FS9</td></tr>

<tr><td>TCELL19:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.DI_FS13</td></tr>

<tr><td>TCELL19:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.DI_FS15</td></tr>

<tr><td>TCELL19:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.DI_FS5</td></tr>

<tr><td>TCELL19:IMUX.IMUX.18.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH0_FS14</td></tr>

<tr><td>TCELL19:IMUX.IMUX.19.DELAY</td><td>GTM_DUAL.DMONFIFORESET_CH0_FS</td></tr>

<tr><td>TCELL19:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.DI_FS7</td></tr>

<tr><td>TCELL19:IMUX.IMUX.24.DELAY</td><td>GTM_DUAL.PMA_SCANCLK_CH0_FS5</td></tr>

<tr><td>TCELL19:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.DADDR_FS9</td></tr>

<tr><td>TCELL19:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.DI_FS8</td></tr>

<tr><td>TCELL19:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.DI_FS10</td></tr>

<tr><td>TCELL19:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.DI_FS11</td></tr>

<tr><td>TCELL19:IMUX.IMUX.37.DELAY</td><td>GTM_DUAL.DI_FS12</td></tr>

<tr><td>TCELL19:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.DADDR_FS10</td></tr>

<tr><td>TCELL19:IMUX.IMUX.43.DELAY</td><td>GTM_DUAL.DI_FS14</td></tr>

<tr><td>TCELL20:OUT.0.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF208</td></tr>

<tr><td>TCELL20:OUT.2.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH0_SF15</td></tr>

<tr><td>TCELL20:OUT.4.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF204</td></tr>

<tr><td>TCELL20:OUT.6.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH0_SF13</td></tr>

<tr><td>TCELL20:OUT.7.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH0_SF12</td></tr>

<tr><td>TCELL20:OUT.15.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF203</td></tr>

<tr><td>TCELL20:OUT.17.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH0_SF9</td></tr>

<tr><td>TCELL20:OUT.18.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF207</td></tr>

<tr><td>TCELL20:OUT.19.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF206</td></tr>

<tr><td>TCELL20:OUT.20.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF205</td></tr>

<tr><td>TCELL20:OUT.24.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF209</td></tr>

<tr><td>TCELL20:OUT.26.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH0_SF11</td></tr>

<tr><td>TCELL20:OUT.28.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH0_SF14</td></tr>

<tr><td>TCELL20:IMUX.IMUX.0.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH0_FS13</td></tr>

<tr><td>TCELL20:IMUX.IMUX.3.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH0_FS12</td></tr>

<tr><td>TCELL20:IMUX.IMUX.11.DELAY</td><td>GTM_DUAL.PMA_SCANCLK_CH0_FS6</td></tr>

<tr><td>TCELL20:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.RX_USRSTART_CH0_FS</td></tr>

<tr><td>TCELL20:IMUX.IMUX.18.DELAY</td><td>GTM_DUAL.PMA_SCANRSTEN_CH0_FS</td></tr>

<tr><td>TCELL20:IMUX.IMUX.19.DELAY</td><td>GTM_DUAL.PMA_SCANMODEB_CH0_FS</td></tr>

<tr><td>TCELL20:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.RXOUTCKCTL_CH0_FS2</td></tr>

<tr><td>TCELL20:IMUX.IMUX.26.DELAY</td><td>GTM_DUAL.PCS_SCANMODEB_CH0_FS</td></tr>

<tr><td>TCELL20:IMUX.IMUX.28.DELAY</td><td>GTM_DUAL.PMA_SCANCLK_CH0_FS7</td></tr>

<tr><td>TCELL20:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.RX_ADC_CLKGENRESET_CH0_FS</td></tr>

<tr><td>TCELL20:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.RX_PROGDIVRESET_CH0_FS</td></tr>

<tr><td>TCELL20:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.RXOUTCKCTL_CH0_FS1</td></tr>

<tr><td>TCELL20:IMUX.IMUX.36.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH0_FS14</td></tr>

<tr><td>TCELL20:IMUX.IMUX.39.DELAY</td><td>GTM_DUAL.RX_DFERESET_CH0_FS</td></tr>

<tr><td>TCELL20:IMUX.IMUX.44.DELAY</td><td>GTM_DUAL.RXOUTCKCTL_CH0_FS0</td></tr>

<tr><td>TCELL21:OUT.1.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF217</td></tr>

<tr><td>TCELL21:OUT.2.TMIN</td><td>GTM_DUAL.RXDATA_FLAGS_CH0_SF2</td></tr>

<tr><td>TCELL21:OUT.4.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF229</td></tr>

<tr><td>TCELL21:OUT.5.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF219</td></tr>

<tr><td>TCELL21:OUT.6.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF228</td></tr>

<tr><td>TCELL21:OUT.7.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF227</td></tr>

<tr><td>TCELL21:OUT.8.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF226</td></tr>

<tr><td>TCELL21:OUT.10.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF212</td></tr>

<tr><td>TCELL21:OUT.12.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF216</td></tr>

<tr><td>TCELL21:OUT.13.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF28</td></tr>

<tr><td>TCELL21:OUT.14.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF210</td></tr>

<tr><td>TCELL21:OUT.15.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF211</td></tr>

<tr><td>TCELL21:OUT.17.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF218</td></tr>

<tr><td>TCELL21:OUT.18.TMIN</td><td>GTM_DUAL.RXDATA_FLAGS_CH0_SF1</td></tr>

<tr><td>TCELL21:OUT.19.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF222</td></tr>

<tr><td>TCELL21:OUT.20.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF214</td></tr>

<tr><td>TCELL21:OUT.21.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF224</td></tr>

<tr><td>TCELL21:OUT.22.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH0_SF10</td></tr>

<tr><td>TCELL21:OUT.25.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF213</td></tr>

<tr><td>TCELL21:OUT.27.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF215</td></tr>

<tr><td>TCELL21:OUT.28.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF220</td></tr>

<tr><td>TCELL21:OUT.29.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF225</td></tr>

<tr><td>TCELL21:OUT.30.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF223</td></tr>

<tr><td>TCELL21:OUT.31.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF221</td></tr>

<tr><td>TCELL21:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.RX_PCS_RESETMASK_CH0_FS2</td></tr>

<tr><td>TCELL21:IMUX.IMUX.10.DELAY</td><td>GTM_DUAL.RX_DSPRESET_CH0_FS</td></tr>

<tr><td>TCELL21:IMUX.IMUX.13.DELAY</td><td>GTM_DUAL.RX_ADAPTRESET_CH0_FS</td></tr>

<tr><td>TCELL21:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.RX_PMARESET_CH0_FS</td></tr>

<tr><td>TCELL21:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.RXPRBSPTN_CH0_FS1</td></tr>

<tr><td>TCELL21:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH0_FS12</td></tr>

<tr><td>TCELL21:IMUX.IMUX.19.DELAY</td><td>GTM_DUAL.CDR_FREQOS_CH0_FS</td></tr>

<tr><td>TCELL21:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.RX_PCS_RESETMASK_CH0_FS0</td></tr>

<tr><td>TCELL21:IMUX.IMUX.26.DELAY</td><td>GTM_DUAL.RX_PMA_RESETMASK_CH0_FS7</td></tr>

<tr><td>TCELL21:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.RX_PCSRESET_CH0_FS</td></tr>

<tr><td>TCELL21:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.RXPRBSPTN_CH0_FS2</td></tr>

<tr><td>TCELL21:IMUX.IMUX.33.DELAY</td><td>GTM_DUAL.LOOPBACK_CH0_FS2</td></tr>

<tr><td>TCELL21:IMUX.IMUX.37.DELAY</td><td>GTM_DUAL.RX_PCS_RESETMASK_CH0_FS1</td></tr>

<tr><td>TCELL21:IMUX.IMUX.38.DELAY</td><td>GTM_DUAL.RESETOVRD_CH0_FS</td></tr>

<tr><td>TCELL21:IMUX.IMUX.42.DELAY</td><td>GTM_DUAL.GTRXRESET_CH0_FS</td></tr>

<tr><td>TCELL22:OUT.0.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF244</td></tr>

<tr><td>TCELL22:OUT.1.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF233</td></tr>

<tr><td>TCELL22:OUT.2.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF251</td></tr>

<tr><td>TCELL22:OUT.3.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF232</td></tr>

<tr><td>TCELL22:OUT.5.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF242</td></tr>

<tr><td>TCELL22:OUT.6.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF237</td></tr>

<tr><td>TCELL22:OUT.7.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF230</td></tr>

<tr><td>TCELL22:OUT.8.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF235</td></tr>

<tr><td>TCELL22:OUT.9.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF239</td></tr>

<tr><td>TCELL22:OUT.10.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF243</td></tr>

<tr><td>TCELL22:OUT.11.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF231</td></tr>

<tr><td>TCELL22:OUT.12.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF255</td></tr>

<tr><td>TCELL22:OUT.13.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF250</td></tr>

<tr><td>TCELL22:OUT.14.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF247</td></tr>

<tr><td>TCELL22:OUT.15.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF234</td></tr>

<tr><td>TCELL22:OUT.16.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF240</td></tr>

<tr><td>TCELL22:OUT.18.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF252</td></tr>

<tr><td>TCELL22:OUT.20.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF249</td></tr>

<tr><td>TCELL22:OUT.22.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF254</td></tr>

<tr><td>TCELL22:OUT.23.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF253</td></tr>

<tr><td>TCELL22:OUT.24.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF241</td></tr>

<tr><td>TCELL22:OUT.25.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF245</td></tr>

<tr><td>TCELL22:OUT.26.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF246</td></tr>

<tr><td>TCELL22:OUT.27.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF236</td></tr>

<tr><td>TCELL22:OUT.28.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF248</td></tr>

<tr><td>TCELL22:OUT.29.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH0_SF16</td></tr>

<tr><td>TCELL22:OUT.30.TMIN</td><td>GTM_DUAL.RXDATA_FLAGS_CH0_SF3</td></tr>

<tr><td>TCELL22:OUT.31.TMIN</td><td>GTM_DUAL.RXDATA_CH0_SF238</td></tr>

<tr><td>TCELL22:IMUX.IMUX.0.DELAY</td><td>GTM_DUAL.CFGRESET_CH0_FS</td></tr>

<tr><td>TCELL22:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH0_FS13</td></tr>

<tr><td>TCELL22:IMUX.IMUX.3.DELAY</td><td>GTM_DUAL.RXEQTRAINING_CH0_FS</td></tr>

<tr><td>TCELL22:IMUX.IMUX.5.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH0_FS14</td></tr>

<tr><td>TCELL22:IMUX.IMUX.7.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH0_FS15</td></tr>

<tr><td>TCELL22:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.DMONCLK_CH0_FS</td></tr>

<tr><td>TCELL22:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.PCS_SCANRSTEN_CH0_FS</td></tr>

<tr><td>TCELL22:IMUX.IMUX.18.DELAY</td><td>GTM_DUAL.PMA_SCANENB_CH0_FS</td></tr>

<tr><td>TCELL22:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.RX_ISCANRESET_CH0_FS</td></tr>

<tr><td>TCELL22:IMUX.IMUX.23.DELAY</td><td>GTM_DUAL.RX_PCS_RESETMASK_CH0_FS3</td></tr>

<tr><td>TCELL22:IMUX.IMUX.24.DELAY</td><td>GTM_DUAL.CDR_OVWREN_CH0_FS</td></tr>

<tr><td>TCELL22:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.RX_ADC_CALRESET_CH0_FS</td></tr>

<tr><td>TCELL22:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.RXPRBS_CNT_STOP_CH0_FS</td></tr>

<tr><td>TCELL22:IMUX.IMUX.41.DELAY</td><td>GTM_DUAL.RXPRBSPTN_CH0_FS3</td></tr>

<tr><td>TCELL22:IMUX.IMUX.46.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH0_FS15</td></tr>

<tr><td>TCELL23:OUT.1.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF6</td></tr>

<tr><td>TCELL23:OUT.2.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF0</td></tr>

<tr><td>TCELL23:OUT.4.TMIN</td><td>GTM_DUAL.RXPRBSERR_CH0_SF</td></tr>

<tr><td>TCELL23:OUT.6.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF4</td></tr>

<tr><td>TCELL23:OUT.8.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF7</td></tr>

<tr><td>TCELL23:OUT.10.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH0_SF3</td></tr>

<tr><td>TCELL23:OUT.18.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF1</td></tr>

<tr><td>TCELL23:OUT.20.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF5</td></tr>

<tr><td>TCELL23:OUT.22.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH0_SF17</td></tr>

<tr><td>TCELL23:OUT.24.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF3</td></tr>

<tr><td>TCELL23:OUT.25.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH0_SF5</td></tr>

<tr><td>TCELL23:OUT.28.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF2</td></tr>

<tr><td>TCELL23:OUT.29.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH0_SF4</td></tr>

<tr><td>TCELL23:OUT.31.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH0_SF2</td></tr>

<tr><td>TCELL23:IMUX.CTRL.1</td><td>GTM_DUAL.TXUSRCLK2_CH0_FS</td></tr>

<tr><td>TCELL23:IMUX.CTRL.5</td><td>GTM_DUAL.TXUSRCLK_CH0_FS</td></tr>

<tr><td>TCELL23:IMUX.IMUX.4.DELAY</td><td>GTM_DUAL.TXEMPMAIN_CH0_FS2</td></tr>

<tr><td>TCELL23:IMUX.IMUX.11.DELAY</td><td>GTM_DUAL.TXCTLFIRDAT_CH0_FS2</td></tr>

<tr><td>TCELL23:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.TX_PCS_SEQ_ADVANCE_CH0_FS</td></tr>

<tr><td>TCELL23:IMUX.IMUX.19.DELAY</td><td>GTM_DUAL.TXEMPMAIN_CH0_FS0</td></tr>

<tr><td>TCELL23:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.TXCTLFIRDAT_CH0_FS5</td></tr>

<tr><td>TCELL23:IMUX.IMUX.23.DELAY</td><td>GTM_DUAL.TXDRVAMP_CH0_FS0</td></tr>

<tr><td>TCELL23:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.TXEMPMAIN_CH0_FS1</td></tr>

<tr><td>TCELL23:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.TXEMPPOS_CH0_FS0</td></tr>

<tr><td>TCELL23:IMUX.IMUX.30.DELAY</td><td>GTM_DUAL.TXCTLFIRDAT_CH0_FS0</td></tr>

<tr><td>TCELL23:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.TXEMPPOS_CH0_FS1</td></tr>

<tr><td>TCELL23:IMUX.IMUX.36.DELAY</td><td>GTM_DUAL.TXCTLFIRDAT_CH0_FS4</td></tr>

<tr><td>TCELL23:IMUX.IMUX.39.DELAY</td><td>GTM_DUAL.TXCTLFIRDAT_CH0_FS3</td></tr>

<tr><td>TCELL23:IMUX.IMUX.41.DELAY</td><td>GTM_DUAL.TXEMPPOS_CH0_FS2</td></tr>

<tr><td>TCELL23:IMUX.IMUX.45.DELAY</td><td>GTM_DUAL.TXEMPPRE2_CH0_FS0</td></tr>

<tr><td>TCELL23:IMUX.IMUX.46.DELAY</td><td>GTM_DUAL.TXCTLFIRDAT_CH0_FS1</td></tr>

<tr><td>TCELL24:OUT.0.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH0_SF7</td></tr>

<tr><td>TCELL24:OUT.4.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH0_SF10</td></tr>

<tr><td>TCELL24:OUT.12.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH0_SF11</td></tr>

<tr><td>TCELL24:OUT.13.TMIN</td><td>GTM_DUAL.ST_RX_LN2_MAPPING_SF0</td></tr>

<tr><td>TCELL24:OUT.14.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH0_SF9</td></tr>

<tr><td>TCELL24:OUT.16.TMIN</td><td>GTM_DUAL.TXRESETDONE_CH0_SF</td></tr>

<tr><td>TCELL24:OUT.19.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH0_SF8</td></tr>

<tr><td>TCELL24:OUT.20.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH0_SF11</td></tr>

<tr><td>TCELL24:OUT.22.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH0_SF18</td></tr>

<tr><td>TCELL24:OUT.24.TMIN</td><td>GTM_DUAL.TXBUFSTATUS_CH0_SF0</td></tr>

<tr><td>TCELL24:OUT.25.TMIN</td><td>GTM_DUAL.RXPRBSLOCKED_CH0_SF</td></tr>

<tr><td>TCELL24:OUT.30.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH0_SF6</td></tr>

<tr><td>TCELL24:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.TXPRBSPTN_CH0_FS1</td></tr>

<tr><td>TCELL24:IMUX.IMUX.5.DELAY</td><td>GTM_DUAL.TXDRVAMP_CH0_FS1</td></tr>

<tr><td>TCELL24:IMUX.IMUX.8.DELAY</td><td>GTM_DUAL.TX_RESETMODE_CH0_FS1</td></tr>

<tr><td>TCELL24:IMUX.IMUX.11.DELAY</td><td>GTM_DUAL.TXPRBSPTN_CH0_FS0</td></tr>

<tr><td>TCELL24:IMUX.IMUX.13.DELAY</td><td>GTM_DUAL.TXEMPPOS_CH0_FS3</td></tr>

<tr><td>TCELL24:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.TXEMPPRE_CH0_FS1</td></tr>

<tr><td>TCELL24:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.TX_PMA_RESETMASK_CH0_FS1</td></tr>

<tr><td>TCELL24:IMUX.IMUX.24.DELAY</td><td>GTM_DUAL.TX_RESETMODE_CH0_FS0</td></tr>

<tr><td>TCELL24:IMUX.IMUX.26.DELAY</td><td>GTM_DUAL.TXEMPPRE_CH0_FS0</td></tr>

<tr><td>TCELL24:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.TXOUTCKCTL_CH0_FS0</td></tr>

<tr><td>TCELL24:IMUX.IMUX.36.DELAY</td><td>GTM_DUAL.TXDRVAMP_CH0_FS2</td></tr>

<tr><td>TCELL24:IMUX.IMUX.37.DELAY</td><td>GTM_DUAL.TX_PMA_RESETMASK_CH0_FS0</td></tr>

<tr><td>TCELL24:IMUX.IMUX.41.DELAY</td><td>GTM_DUAL.TXPRBSPTN_CH0_FS2</td></tr>

<tr><td>TCELL24:IMUX.IMUX.45.DELAY</td><td>GTM_DUAL.TXEMPPOS_CH0_FS4</td></tr>

<tr><td>TCELL24:IMUX.IMUX.47.DELAY</td><td>GTM_DUAL.TXPRBSPTN_CH0_FS3</td></tr>

<tr><td>TCELL25:OUT.4.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH0_SF12</td></tr>

<tr><td>TCELL25:OUT.7.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH0_SF21</td></tr>

<tr><td>TCELL25:OUT.9.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH0_SF23</td></tr>

<tr><td>TCELL25:OUT.14.TMIN</td><td>GTM_DUAL.ST_RX_LN3_MAPPING_SF0</td></tr>

<tr><td>TCELL25:OUT.17.TMIN</td><td>GTM_DUAL.TXPROGDIVRESETDONE_CH0_SF</td></tr>

<tr><td>TCELL25:OUT.18.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH0_SF22</td></tr>

<tr><td>TCELL25:OUT.21.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH0_SF11</td></tr>

<tr><td>TCELL25:OUT.24.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH0_SF19</td></tr>

<tr><td>TCELL25:OUT.26.TMIN</td><td>GTM_DUAL.TXPMARESETDONE_CH0_SF</td></tr>

<tr><td>TCELL25:OUT.28.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH0_SF10</td></tr>

<tr><td>TCELL25:OUT.31.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH0_SF20</td></tr>

<tr><td>TCELL25:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.TXEMPPRE_CH0_FS2</td></tr>

<tr><td>TCELL25:IMUX.IMUX.6.DELAY</td><td>GTM_DUAL.TXEMPPRE_CH0_FS3</td></tr>

<tr><td>TCELL25:IMUX.IMUX.7.DELAY</td><td>GTM_DUAL.TX_PCS_RESETMASK_CH0_FS0</td></tr>

<tr><td>TCELL25:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.TXMUXDCDORWREN_CH0_FS</td></tr>

<tr><td>TCELL25:IMUX.IMUX.13.DELAY</td><td>GTM_DUAL.TXDRVAMP_CH0_FS3</td></tr>

<tr><td>TCELL25:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.TXDRVAMP_CH0_FS4</td></tr>

<tr><td>TCELL25:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.TXUSRRDY_CH0_FS</td></tr>

<tr><td>TCELL25:IMUX.IMUX.28.DELAY</td><td>GTM_DUAL.TX_PCSRESET_CH0_FS</td></tr>

<tr><td>TCELL25:IMUX.IMUX.30.DELAY</td><td>GTM_DUAL.TXPOLARITY_CH0_FS</td></tr>

<tr><td>TCELL25:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.TXOUTCKCTL_CH0_FS1</td></tr>

<tr><td>TCELL25:IMUX.IMUX.35.DELAY</td><td>GTM_DUAL.TX_CKALRESET_CH0_FS</td></tr>

<tr><td>TCELL25:IMUX.IMUX.39.DELAY</td><td>GTM_DUAL.TX_FECRESET_CH0_FS</td></tr>

<tr><td>TCELL25:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.TXPRBSINERR_CH0_FS</td></tr>

<tr><td>TCELL25:IMUX.IMUX.42.DELAY</td><td>GTM_DUAL.TX_PROGDIVRESET_CH0_FS</td></tr>

<tr><td>TCELL25:IMUX.IMUX.47.DELAY</td><td>GTM_DUAL.TX_PMARESET_CH0_FS</td></tr>

<tr><td>TCELL26:OUT.3.TMIN</td><td>GTM_DUAL.RXBUFSTATUS_CH0_SF2</td></tr>

<tr><td>TCELL26:OUT.8.TMIN</td><td>GTM_DUAL.TXBUFSTATUS_CH0_SF1</td></tr>

<tr><td>TCELL26:OUT.9.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH0_SF13</td></tr>

<tr><td>TCELL26:OUT.11.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH0_SF12</td></tr>

<tr><td>TCELL26:OUT.16.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH0_SF24</td></tr>

<tr><td>TCELL26:OUT.18.TMIN</td><td>GTM_DUAL.RXPMARESETDONE_CH0_SF</td></tr>

<tr><td>TCELL26:OUT.19.TMIN</td><td>GTM_DUAL.RXBUFSTATUS_CH0_SF1</td></tr>

<tr><td>TCELL26:OUT.20.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH0_SF12</td></tr>

<tr><td>TCELL26:OUT.21.TMIN</td><td>GTM_DUAL.AXIS_TVALID_CH0_SF</td></tr>

<tr><td>TCELL26:OUT.28.TMIN</td><td>GTM_DUAL.RXBUFSTATUS_CH0_SF0</td></tr>

<tr><td>TCELL26:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.TXEMPPRE_CH0_FS4</td></tr>

<tr><td>TCELL26:IMUX.IMUX.4.DELAY</td><td>GTM_DUAL.TXMUXDCDEXHOLD_CH0_FS</td></tr>

<tr><td>TCELL26:IMUX.IMUX.5.DELAY</td><td>GTM_DUAL.TXEMPPRE2_CH0_FS1</td></tr>

<tr><td>TCELL26:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.TXEMPPRE2_CH0_FS3</td></tr>

<tr><td>TCELL26:IMUX.IMUX.11.DELAY</td><td>GTM_DUAL.TXQPRBS_ENA_CH0_FS</td></tr>

<tr><td>TCELL26:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.RX_CDRFRRESET_CH0_FS</td></tr>

<tr><td>TCELL26:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.RX_BUFRESET_CH0_FS</td></tr>

<tr><td>TCELL26:IMUX.IMUX.19.DELAY</td><td>GTM_DUAL.PMA_SCANCLK_CH0_FS8</td></tr>

<tr><td>TCELL26:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.TXEMPMAIN_CH0_FS5</td></tr>

<tr><td>TCELL26:IMUX.IMUX.23.DELAY</td><td>GTM_DUAL.TX_PCS_RESETMASK_CH0_FS1</td></tr>

<tr><td>TCELL26:IMUX.IMUX.30.DELAY</td><td>GTM_DUAL.TXOUTCKCTL_CH0_FS2</td></tr>

<tr><td>TCELL26:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.TXEMPMAIN_CH0_FS3</td></tr>

<tr><td>TCELL26:IMUX.IMUX.41.DELAY</td><td>GTM_DUAL.TXEMPPRE2_CH0_FS2</td></tr>

<tr><td>TCELL26:IMUX.IMUX.45.DELAY</td><td>GTM_DUAL.TXINHIBIT_CH0_FS</td></tr>

<tr><td>TCELL26:IMUX.IMUX.46.DELAY</td><td>GTM_DUAL.TXEMPMAIN_CH0_FS4</td></tr>

<tr><td>TCELL27:OUT.0.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF11</td></tr>

<tr><td>TCELL27:OUT.2.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF14</td></tr>

<tr><td>TCELL27:OUT.3.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH0_SF14</td></tr>

<tr><td>TCELL27:OUT.4.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF13</td></tr>

<tr><td>TCELL27:OUT.5.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF15</td></tr>

<tr><td>TCELL27:OUT.7.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF18</td></tr>

<tr><td>TCELL27:OUT.9.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF30</td></tr>

<tr><td>TCELL27:OUT.10.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF16</td></tr>

<tr><td>TCELL27:OUT.11.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF9</td></tr>

<tr><td>TCELL27:OUT.14.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF17</td></tr>

<tr><td>TCELL27:OUT.15.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF10</td></tr>

<tr><td>TCELL27:OUT.16.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF19</td></tr>

<tr><td>TCELL27:OUT.18.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF12</td></tr>

<tr><td>TCELL27:OUT.19.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF8</td></tr>

<tr><td>TCELL27:OUT.23.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH0_SF13</td></tr>

<tr><td>TCELL27:OUT.24.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH0_SF14</td></tr>

<tr><td>TCELL27:OUT.30.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF29</td></tr>

<tr><td>TCELL27:IMUX.IMUX.0.DELAY</td><td>BUFG_GT0.DIV0</td></tr>

<tr><td>TCELL27:IMUX.IMUX.1.DELAY</td><td>BUFG_GT0.CEMASK</td></tr>

<tr><td>TCELL27:IMUX.IMUX.2.DELAY</td><td>BUFG_GT1.DIV1</td></tr>

<tr><td>TCELL27:IMUX.IMUX.3.DELAY</td><td>BUFG_GT1.CEMASK</td></tr>

<tr><td>TCELL27:IMUX.IMUX.4.DELAY</td><td>BUFG_GT2.DIV1</td></tr>

<tr><td>TCELL27:IMUX.IMUX.6.DELAY</td><td>BUFG_GT3.DIV1</td></tr>

<tr><td>TCELL27:IMUX.IMUX.7.DELAY</td><td>BUFG_GT4.DIV0</td></tr>

<tr><td>TCELL27:IMUX.IMUX.8.DELAY</td><td>BUFG_GT_SYNC0.RST_IN</td></tr>

<tr><td>TCELL27:IMUX.IMUX.9.DELAY</td><td>BUFG_GT_SYNC4.CE_IN</td></tr>

<tr><td>TCELL27:IMUX.IMUX.10.DELAY</td><td>BUFG_GT4.CEMASK</td></tr>

<tr><td>TCELL27:IMUX.IMUX.11.DELAY</td><td>BUFG_GT6.DIV0</td></tr>

<tr><td>TCELL27:IMUX.IMUX.12.DELAY</td><td>BUFG_GT6.DIV2</td></tr>

<tr><td>TCELL27:IMUX.IMUX.13.DELAY</td><td>BUFG_GT_SYNC6.CE_IN</td></tr>

<tr><td>TCELL27:IMUX.IMUX.14.DELAY</td><td>BUFG_GT8.DIV0</td></tr>

<tr><td>TCELL27:IMUX.IMUX.15.DELAY</td><td>BUFG_GT_SYNC7.CE_IN</td></tr>

<tr><td>TCELL27:IMUX.IMUX.16.DELAY</td><td>BUFG_GT0.DIV1</td></tr>

<tr><td>TCELL27:IMUX.IMUX.17.DELAY</td><td>BUFG_GT_SYNC0.CE_IN</td></tr>

<tr><td>TCELL27:IMUX.IMUX.18.DELAY</td><td>BUFG_GT0.DIV2</td></tr>

<tr><td>TCELL27:IMUX.IMUX.19.DELAY</td><td>BUFG_GT1.DIV0</td></tr>

<tr><td>TCELL27:IMUX.IMUX.20.DELAY</td><td>BUFG_GT_SYNC1.CE_IN</td></tr>

<tr><td>TCELL27:IMUX.IMUX.21.DELAY</td><td>BUFG_GT1.DIV2</td></tr>

<tr><td>TCELL27:IMUX.IMUX.22.DELAY</td><td>BUFG_GT2.DIV0</td></tr>

<tr><td>TCELL27:IMUX.IMUX.23.DELAY</td><td>BUFG_GT0.RSTMASK</td></tr>

<tr><td>TCELL27:IMUX.IMUX.24.DELAY</td><td>BUFG_GT2.DIV2</td></tr>

<tr><td>TCELL27:IMUX.IMUX.25.DELAY</td><td>BUFG_GT_SYNC2.CE_IN</td></tr>

<tr><td>TCELL27:IMUX.IMUX.26.DELAY</td><td>BUFG_GT2.CEMASK</td></tr>

<tr><td>TCELL27:IMUX.IMUX.27.DELAY</td><td>BUFG_GT3.DIV0</td></tr>

<tr><td>TCELL27:IMUX.IMUX.28.DELAY</td><td>BUFG_GT3.DIV2</td></tr>

<tr><td>TCELL27:IMUX.IMUX.29.DELAY</td><td>BUFG_GT_SYNC3.CE_IN</td></tr>

<tr><td>TCELL27:IMUX.IMUX.30.DELAY</td><td>BUFG_GT4.DIV1</td></tr>

<tr><td>TCELL27:IMUX.IMUX.31.DELAY</td><td>BUFG_GT3.CEMASK</td></tr>

<tr><td>TCELL27:IMUX.IMUX.32.DELAY</td><td>BUFG_GT4.DIV2</td></tr>

<tr><td>TCELL27:IMUX.IMUX.33.DELAY</td><td>BUFG_GT5.DIV0</td></tr>

<tr><td>TCELL27:IMUX.IMUX.34.DELAY</td><td>BUFG_GT5.DIV1</td></tr>

<tr><td>TCELL27:IMUX.IMUX.35.DELAY</td><td>BUFG_GT5.DIV2</td></tr>

<tr><td>TCELL27:IMUX.IMUX.37.DELAY</td><td>BUFG_GT_SYNC5.CE_IN</td></tr>

<tr><td>TCELL27:IMUX.IMUX.38.DELAY</td><td>BUFG_GT6.DIV1</td></tr>

<tr><td>TCELL27:IMUX.IMUX.39.DELAY</td><td>BUFG_GT1.RSTMASK</td></tr>

<tr><td>TCELL27:IMUX.IMUX.40.DELAY</td><td>BUFG_GT7.DIV0</td></tr>

<tr><td>TCELL27:IMUX.IMUX.41.DELAY</td><td>BUFG_GT5.CEMASK</td></tr>

<tr><td>TCELL27:IMUX.IMUX.42.DELAY</td><td>BUFG_GT7.DIV1</td></tr>

<tr><td>TCELL27:IMUX.IMUX.43.DELAY</td><td>BUFG_GT7.DIV2</td></tr>

<tr><td>TCELL27:IMUX.IMUX.44.DELAY</td><td>BUFG_GT8.DIV1</td></tr>

<tr><td>TCELL27:IMUX.IMUX.45.DELAY</td><td>BUFG_GT6.CEMASK</td></tr>

<tr><td>TCELL27:IMUX.IMUX.46.DELAY</td><td>BUFG_GT8.DIV2</td></tr>

<tr><td>TCELL28:OUT.2.TMIN</td><td>GTM_DUAL.PLL_RSVDOUT_SF0</td></tr>

<tr><td>TCELL28:OUT.3.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF23</td></tr>

<tr><td>TCELL28:OUT.8.TMIN</td><td>GTM_DUAL.PLL_RSVDOUT_SF1</td></tr>

<tr><td>TCELL28:OUT.11.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF20</td></tr>

<tr><td>TCELL28:OUT.12.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF21</td></tr>

<tr><td>TCELL28:OUT.15.TMIN</td><td>GTM_DUAL.PLL_RSVDOUT_SF2</td></tr>

<tr><td>TCELL28:OUT.17.TMIN</td><td>GTM_DUAL.PLL_SCANOUT_SF0</td></tr>

<tr><td>TCELL28:OUT.18.TMIN</td><td>GTM_DUAL.PLL_REFLOSS_SF</td></tr>

<tr><td>TCELL28:OUT.22.TMIN</td><td>GTM_DUAL.PLL_RSVDOUT_SF3</td></tr>

<tr><td>TCELL28:OUT.23.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF22</td></tr>

<tr><td>TCELL28:OUT.28.TMIN</td><td>GTM_DUAL.PLL_RSVDOUT_SF4</td></tr>

<tr><td>TCELL28:IMUX.CTRL.0</td><td>GTM_DUAL.PLL_SCANRSTEN_FS</td></tr>

<tr><td>TCELL28:IMUX.CTRL.4</td><td>GTM_DUAL.PLL_MONCLK_FS</td></tr>

<tr><td>TCELL28:IMUX.CTRL.6</td><td>GTM_DUAL.PLL_RESET_FS</td></tr>

<tr><td>TCELL28:IMUX.IMUX.0.DELAY</td><td>BUFG_GT9.DIV0</td></tr>

<tr><td>TCELL28:IMUX.IMUX.1.DELAY</td><td>BUFG_GT9.DIV1</td></tr>

<tr><td>TCELL28:IMUX.IMUX.2.DELAY</td><td>BUFG_GT9.DIV2</td></tr>

<tr><td>TCELL28:IMUX.IMUX.3.DELAY</td><td>BUFG_GT4.RSTMASK</td></tr>

<tr><td>TCELL28:IMUX.IMUX.4.DELAY</td><td>BUFG_GT10.DIV1</td></tr>

<tr><td>TCELL28:IMUX.IMUX.5.DELAY</td><td>BUFG_GT10.DIV2</td></tr>

<tr><td>TCELL28:IMUX.IMUX.6.DELAY</td><td>BUFG_GT11.DIV0</td></tr>

<tr><td>TCELL28:IMUX.IMUX.7.DELAY</td><td>BUFG_GT7.RSTMASK</td></tr>

<tr><td>TCELL28:IMUX.IMUX.8.DELAY</td><td>BUFG_GT_SYNC8.CE_IN</td></tr>

<tr><td>TCELL28:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.SDM_DATA_FS6</td></tr>

<tr><td>TCELL28:IMUX.IMUX.10.DELAY</td><td>GTM_DUAL.SDM_DATA_FS7</td></tr>

<tr><td>TCELL28:IMUX.IMUX.11.DELAY</td><td>BUFG_GT12.DIV2</td></tr>

<tr><td>TCELL28:IMUX.IMUX.12.DELAY</td><td>BUFG_GT10.RSTMASK</td></tr>

<tr><td>TCELL28:IMUX.IMUX.13.DELAY</td><td>BUFG_GT_SYNC3.RST_IN</td></tr>

<tr><td>TCELL28:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.SDM_DATA_FS10</td></tr>

<tr><td>TCELL28:IMUX.IMUX.15.DELAY</td><td>BUFG_GT12.RSTMASK</td></tr>

<tr><td>TCELL28:IMUX.IMUX.16.DELAY</td><td>BUFG_GT2.RSTMASK</td></tr>

<tr><td>TCELL28:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.SDM_DATA_FS0</td></tr>

<tr><td>TCELL28:IMUX.IMUX.18.DELAY</td><td>BUFG_GT3.RSTMASK</td></tr>

<tr><td>TCELL28:IMUX.IMUX.19.DELAY</td><td>GTM_DUAL.SDM_DATA_FS1</td></tr>

<tr><td>TCELL28:IMUX.IMUX.20.DELAY</td><td>BUFG_GT_SYNC1.RST_IN</td></tr>

<tr><td>TCELL28:IMUX.IMUX.21.DELAY</td><td>BUFG_GT10.DIV0</td></tr>

<tr><td>TCELL28:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.SDM_DATA_FS2</td></tr>

<tr><td>TCELL28:IMUX.IMUX.24.DELAY</td><td>BUFG_GT5.RSTMASK</td></tr>

<tr><td>TCELL28:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.SDM_DATA_FS3</td></tr>

<tr><td>TCELL28:IMUX.IMUX.26.DELAY</td><td>GTM_DUAL.SDM_DATA_FS4</td></tr>

<tr><td>TCELL28:IMUX.IMUX.27.DELAY</td><td>BUFG_GT6.RSTMASK</td></tr>

<tr><td>TCELL28:IMUX.IMUX.28.DELAY</td><td>BUFG_GT11.DIV1</td></tr>

<tr><td>TCELL28:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.SDM_DATA_FS5</td></tr>

<tr><td>TCELL28:IMUX.IMUX.30.DELAY</td><td>BUFG_GT_SYNC2.RST_IN</td></tr>

<tr><td>TCELL28:IMUX.IMUX.31.DELAY</td><td>BUFG_GT7.CEMASK</td></tr>

<tr><td>TCELL28:IMUX.IMUX.33.DELAY</td><td>BUFG_GT11.DIV2</td></tr>

<tr><td>TCELL28:IMUX.IMUX.34.DELAY</td><td>BUFG_GT8.RSTMASK</td></tr>

<tr><td>TCELL28:IMUX.IMUX.35.DELAY</td><td>BUFG_GT12.DIV0</td></tr>

<tr><td>TCELL28:IMUX.IMUX.36.DELAY</td><td>BUFG_GT12.DIV1</td></tr>

<tr><td>TCELL28:IMUX.IMUX.37.DELAY</td><td>BUFG_GT9.RSTMASK</td></tr>

<tr><td>TCELL28:IMUX.IMUX.38.DELAY</td><td>GTM_DUAL.SDM_DATA_FS8</td></tr>

<tr><td>TCELL28:IMUX.IMUX.40.DELAY</td><td>BUFG_GT13.DIV0</td></tr>

<tr><td>TCELL28:IMUX.IMUX.41.DELAY</td><td>GTM_DUAL.SDM_DATA_FS9</td></tr>

<tr><td>TCELL28:IMUX.IMUX.42.DELAY</td><td>BUFG_GT13.DIV1</td></tr>

<tr><td>TCELL28:IMUX.IMUX.43.DELAY</td><td>BUFG_GT11.RSTMASK</td></tr>

<tr><td>TCELL28:IMUX.IMUX.44.DELAY</td><td>BUFG_GT13.DIV2</td></tr>

<tr><td>TCELL28:IMUX.IMUX.45.DELAY</td><td>BUFG_GT14.DIV0</td></tr>

<tr><td>TCELL28:IMUX.IMUX.46.DELAY</td><td>GTM_DUAL.SDM_DATA_FS11</td></tr>

<tr><td>TCELL29:OUT.0.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF26</td></tr>

<tr><td>TCELL29:OUT.1.TMIN</td><td>GTM_DUAL.DMONOUT_CH0_SF31</td></tr>

<tr><td>TCELL29:OUT.8.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH0_SF13</td></tr>

<tr><td>TCELL29:OUT.11.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF24</td></tr>

<tr><td>TCELL29:OUT.12.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH0_SF15</td></tr>

<tr><td>TCELL29:OUT.13.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF27</td></tr>

<tr><td>TCELL29:OUT.17.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH0_SF14</td></tr>

<tr><td>TCELL29:OUT.18.TMIN</td><td>GTM_DUAL.MGTREFCLKFA_SF</td></tr>

<tr><td>TCELL29:OUT.24.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH0_SF15</td></tr>

<tr><td>TCELL29:OUT.28.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH0_SF25</td></tr>

<tr><td>TCELL29:IMUX.CTRL.4</td><td>GTM_DUAL.HROW_TEST_CK_FS</td></tr>

<tr><td>TCELL29:IMUX.IMUX.0.DELAY</td><td>BUFG_GT8.CEMASK</td></tr>

<tr><td>TCELL29:IMUX.IMUX.1.DELAY</td><td>BUFG_GT9.CEMASK</td></tr>

<tr><td>TCELL29:IMUX.IMUX.2.DELAY</td><td>BUFG_GT10.CEMASK</td></tr>

<tr><td>TCELL29:IMUX.IMUX.4.DELAY</td><td>BUFG_GT15.RSTMASK</td></tr>

<tr><td>TCELL29:IMUX.IMUX.5.DELAY</td><td>BUFG_GT15.DIV1</td></tr>

<tr><td>TCELL29:IMUX.IMUX.6.DELAY</td><td>GTM_DUAL.CTRL_RX0_BITSLIP_FS</td></tr>

<tr><td>TCELL29:IMUX.IMUX.7.DELAY</td><td>BUFG_GT_SYNC11.CE_IN</td></tr>

<tr><td>TCELL29:IMUX.IMUX.8.DELAY</td><td>ABUS_SWITCH_GT0.TEST_ANALOGBUS_SEL_B, ABUS_SWITCH_GT1.TEST_ANALOGBUS_SEL_B, ABUS_SWITCH_GT2.TEST_ANALOGBUS_SEL_B, ABUS_SWITCH_GT3.TEST_ANALOGBUS_SEL_B</td></tr>

<tr><td>TCELL29:IMUX.IMUX.9.DELAY</td><td>BUFG_GT15.CEMASK</td></tr>

<tr><td>TCELL29:IMUX.IMUX.10.DELAY</td><td>BUFG_GT18.RSTMASK</td></tr>

<tr><td>TCELL29:IMUX.IMUX.11.DELAY</td><td>BUFG_GT17.CEMASK</td></tr>

<tr><td>TCELL29:IMUX.IMUX.12.DELAY</td><td>BUFG_GT16.DIV2</td></tr>

<tr><td>TCELL29:IMUX.IMUX.13.DELAY</td><td>BUFG_GT20.RSTMASK</td></tr>

<tr><td>TCELL29:IMUX.IMUX.14.DELAY</td><td>BUFG_GT19.CEMASK</td></tr>

<tr><td>TCELL29:IMUX.IMUX.15.DELAY</td><td>BUFG_GT21.RSTMASK</td></tr>

<tr><td>TCELL29:IMUX.IMUX.16.DELAY</td><td>BUFG_GT14.DIV1</td></tr>

<tr><td>TCELL29:IMUX.IMUX.17.DELAY</td><td>BUFG_GT13.RSTMASK</td></tr>

<tr><td>TCELL29:IMUX.IMUX.18.DELAY</td><td>BUFG_GT_SYNC9.CE_IN</td></tr>

<tr><td>TCELL29:IMUX.IMUX.19.DELAY</td><td>BUFG_GT14.DIV2</td></tr>

<tr><td>TCELL29:IMUX.IMUX.20.DELAY</td><td>BUFG_GT_SYNC4.RST_IN</td></tr>

<tr><td>TCELL29:IMUX.IMUX.21.DELAY</td><td>BUFG_GT14.RSTMASK</td></tr>

<tr><td>TCELL29:IMUX.IMUX.22.DELAY</td><td>BUFG_GT15.DIV0</td></tr>

<tr><td>TCELL29:IMUX.IMUX.23.DELAY</td><td>BUFG_GT11.CEMASK</td></tr>

<tr><td>TCELL29:IMUX.IMUX.24.DELAY</td><td>BUFG_GT_SYNC10.CE_IN</td></tr>

<tr><td>TCELL29:IMUX.IMUX.25.DELAY</td><td>BUFG_GT12.CEMASK</td></tr>

<tr><td>TCELL29:IMUX.IMUX.26.DELAY</td><td>BUFG_GT13.CEMASK</td></tr>

<tr><td>TCELL29:IMUX.IMUX.27.DELAY</td><td>BUFG_GT16.RSTMASK</td></tr>

<tr><td>TCELL29:IMUX.IMUX.28.DELAY</td><td>BUFG_GT15.DIV2</td></tr>

<tr><td>TCELL29:IMUX.IMUX.29.DELAY</td><td>BUFG_GT14.CEMASK</td></tr>

<tr><td>TCELL29:IMUX.IMUX.30.DELAY</td><td>BUFG_GT_SYNC5.RST_IN</td></tr>

<tr><td>TCELL29:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.PLL_FBDIV_FS0</td></tr>

<tr><td>TCELL29:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.PLL_SCANIN_FS0</td></tr>

<tr><td>TCELL29:IMUX.IMUX.33.DELAY</td><td>BUFG_GT17.RSTMASK</td></tr>

<tr><td>TCELL29:IMUX.IMUX.34.DELAY</td><td>BUFG_GT16.DIV0</td></tr>

<tr><td>TCELL29:IMUX.IMUX.36.DELAY</td><td>BUFG_GT16.DIV1</td></tr>

<tr><td>TCELL29:IMUX.IMUX.37.DELAY</td><td>BUFG_GT16.CEMASK</td></tr>

<tr><td>TCELL29:IMUX.IMUX.38.DELAY</td><td>BUFG_GT_SYNC12.CE_IN</td></tr>

<tr><td>TCELL29:IMUX.IMUX.39.DELAY</td><td>BUFG_GT19.RSTMASK</td></tr>

<tr><td>TCELL29:IMUX.IMUX.40.DELAY</td><td>BUFG_GT18.CEMASK</td></tr>

<tr><td>TCELL29:IMUX.IMUX.41.DELAY</td><td>GTM_DUAL.SDM_TOGGLE_FS</td></tr>

<tr><td>TCELL29:IMUX.IMUX.42.DELAY</td><td>BUFG_GT_SYNC6.RST_IN</td></tr>

<tr><td>TCELL29:IMUX.IMUX.43.DELAY</td><td>BUFG_GT17.DIV0</td></tr>

<tr><td>TCELL29:IMUX.IMUX.44.DELAY</td><td>BUFG_GT_SYNC13.CE_IN</td></tr>

<tr><td>TCELL29:IMUX.IMUX.45.DELAY</td><td>BUFG_GT20.CEMASK</td></tr>

<tr><td>TCELL29:IMUX.IMUX.46.DELAY</td><td>BUFG_GT17.DIV1</td></tr>

<tr><td>TCELL30:OUT.1.TMIN</td><td>GTM_DUAL.PLL_RSVDOUT_SF5</td></tr>

<tr><td>TCELL30:OUT.3.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF25</td></tr>

<tr><td>TCELL30:OUT.4.TMIN</td><td>GTM_DUAL.PLL_RSVDOUT_SF6</td></tr>

<tr><td>TCELL30:OUT.6.TMIN</td><td>GTM_DUAL.PLL_RSVDOUT_SF7</td></tr>

<tr><td>TCELL30:OUT.7.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH1_SF15</td></tr>

<tr><td>TCELL30:OUT.9.TMIN</td><td>GTM_DUAL.PLL_RSVDOUT_SF8</td></tr>

<tr><td>TCELL30:OUT.11.TMIN</td><td>GTM_DUAL.PLL_RSVDOUT_SF9</td></tr>

<tr><td>TCELL30:OUT.13.TMIN</td><td>GTM_DUAL.PLL_SCANOUT_SF1</td></tr>

<tr><td>TCELL30:OUT.14.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH1_SF14</td></tr>

<tr><td>TCELL30:OUT.15.TMIN</td><td>GTM_DUAL.PLL_RSVDOUT_SF10</td></tr>

<tr><td>TCELL30:OUT.17.TMIN</td><td>GTM_DUAL.PLL_RSVDOUT_SF11</td></tr>

<tr><td>TCELL30:OUT.18.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF27</td></tr>

<tr><td>TCELL30:OUT.19.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH1_SF15</td></tr>

<tr><td>TCELL30:OUT.20.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF24</td></tr>

<tr><td>TCELL30:OUT.22.TMIN</td><td>GTM_DUAL.PLL_RSVDOUT_SF12</td></tr>

<tr><td>TCELL30:OUT.23.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH1_SF13</td></tr>

<tr><td>TCELL30:OUT.25.TMIN</td><td>GTM_DUAL.PLL_RSVDOUT_SF13</td></tr>

<tr><td>TCELL30:OUT.27.TMIN</td><td>GTM_DUAL.PLL_RSVDOUT_SF14</td></tr>

<tr><td>TCELL30:OUT.29.TMIN</td><td>GTM_DUAL.PLL_RSVDOUT_SF15</td></tr>

<tr><td>TCELL30:OUT.30.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF31</td></tr>

<tr><td>TCELL30:OUT.31.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF26</td></tr>

<tr><td>TCELL30:IMUX.CTRL.4</td><td>GTM_DUAL.COREREFCLK_FS</td></tr>

<tr><td>TCELL30:IMUX.IMUX.1.DELAY</td><td>BUFG_GT_SYNC7.RST_IN</td></tr>

<tr><td>TCELL30:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.PLL_RSVDIN_FS0</td></tr>

<tr><td>TCELL30:IMUX.IMUX.3.DELAY</td><td>GTM_DUAL.PLL_SCANMODEB_FS</td></tr>

<tr><td>TCELL30:IMUX.IMUX.4.DELAY</td><td>BUFG_GT_SYNC8.RST_IN</td></tr>

<tr><td>TCELL30:IMUX.IMUX.5.DELAY</td><td>BUFG_GT18.DIV1</td></tr>

<tr><td>TCELL30:IMUX.IMUX.6.DELAY</td><td>GTM_DUAL.SDM_DATA_FS16</td></tr>

<tr><td>TCELL30:IMUX.IMUX.7.DELAY</td><td>GTM_DUAL.PLLRESET_MASK_FS0</td></tr>

<tr><td>TCELL30:IMUX.IMUX.8.DELAY</td><td>ABUS_SWITCH_GT4.TEST_ANALOGBUS_SEL_B</td></tr>

<tr><td>TCELL30:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.PLL_SCANIN_FS2</td></tr>

<tr><td>TCELL30:IMUX.IMUX.10.DELAY</td><td>GTM_DUAL.REFCLKPD_FS</td></tr>

<tr><td>TCELL30:IMUX.IMUX.11.DELAY</td><td>BUFG_GT19.DIV0</td></tr>

<tr><td>TCELL30:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.SDM_DATA_FS18</td></tr>

<tr><td>TCELL30:IMUX.IMUX.13.DELAY</td><td>GTM_DUAL.SDM_DATA_FS19</td></tr>

<tr><td>TCELL30:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.PLL_REFDYN_FS2</td></tr>

<tr><td>TCELL30:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.SDM_DATA_FS20</td></tr>

<tr><td>TCELL30:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.SDM_DATA_FS12</td></tr>

<tr><td>TCELL30:IMUX.IMUX.17.DELAY</td><td>BUFG_GT17.DIV2</td></tr>

<tr><td>TCELL30:IMUX.IMUX.19.DELAY</td><td>GTM_DUAL.SDM_DATA_FS13</td></tr>

<tr><td>TCELL30:IMUX.IMUX.20.DELAY</td><td>GTM_DUAL.PLL_SCANIN_FS1</td></tr>

<tr><td>TCELL30:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.PLL_REFDYN_FS0</td></tr>

<tr><td>TCELL30:IMUX.IMUX.22.DELAY</td><td>BUFG_GT18.DIV0</td></tr>

<tr><td>TCELL30:IMUX.IMUX.23.DELAY</td><td>GTM_DUAL.SDM_DATA_FS14</td></tr>

<tr><td>TCELL30:IMUX.IMUX.26.DELAY</td><td>GTM_DUAL.SDM_DATA_FS15</td></tr>

<tr><td>TCELL30:IMUX.IMUX.28.DELAY</td><td>BUFG_GT_SYNC9.RST_IN</td></tr>

<tr><td>TCELL30:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.PLL_RSVDIN_FS1</td></tr>

<tr><td>TCELL30:IMUX.IMUX.30.DELAY</td><td>BUFG_GT_SYNC14.CE_IN</td></tr>

<tr><td>TCELL30:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.PLL_FBDIV_FS1</td></tr>

<tr><td>TCELL30:IMUX.IMUX.32.DELAY</td><td>BUFG_GT22.RSTMASK</td></tr>

<tr><td>TCELL30:IMUX.IMUX.33.DELAY</td><td>BUFG_GT21.CEMASK</td></tr>

<tr><td>TCELL30:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.PLL_REFDYN_FS1</td></tr>

<tr><td>TCELL30:IMUX.IMUX.35.DELAY</td><td>BUFG_GT18.DIV2</td></tr>

<tr><td>TCELL30:IMUX.IMUX.36.DELAY</td><td>GTM_DUAL.SDM_DATA_FS17</td></tr>

<tr><td>TCELL30:IMUX.IMUX.38.DELAY</td><td>BUFG_GT_SYNC10.RST_IN</td></tr>

<tr><td>TCELL30:IMUX.IMUX.41.DELAY</td><td>BUFG_GT19.DIV1</td></tr>

<tr><td>TCELL30:IMUX.IMUX.42.DELAY</td><td>GTM_DUAL.PLL_RSVDIN_FS2</td></tr>

<tr><td>TCELL30:IMUX.IMUX.43.DELAY</td><td>GTM_DUAL.PLL_SCANIN_FS3</td></tr>

<tr><td>TCELL30:IMUX.IMUX.44.DELAY</td><td>GTM_DUAL.RESET_BYPASS_MODE_FS</td></tr>

<tr><td>TCELL30:IMUX.IMUX.45.DELAY</td><td>BUFG_GT_SYNC11.RST_IN</td></tr>

<tr><td>TCELL30:IMUX.IMUX.46.DELAY</td><td>BUFG_GT19.DIV2</td></tr>

<tr><td>TCELL30:RCLK.IMUX.17</td><td>BUFG_GT_SYNC14.CLK_IN</td></tr>

<tr><td>TCELL31:OUT.2.TMIN</td><td>GTM_DUAL.PLL_SCANOUT_SF2</td></tr>

<tr><td>TCELL31:OUT.4.TMIN</td><td>GTM_DUAL.PLL_FBLOSS_SF</td></tr>

<tr><td>TCELL31:OUT.6.TMIN</td><td>GTM_DUAL.PLL_SCANOUT_SF3</td></tr>

<tr><td>TCELL31:OUT.8.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF22</td></tr>

<tr><td>TCELL31:OUT.12.TMIN</td><td>GTM_DUAL.PLL_SCANOUT_SF4</td></tr>

<tr><td>TCELL31:OUT.14.TMIN</td><td>GTM_DUAL.PLL_FREQLOCK_SF</td></tr>

<tr><td>TCELL31:OUT.17.TMIN</td><td>GTM_DUAL.PLL_SCANOUT_SF5</td></tr>

<tr><td>TCELL31:OUT.19.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF21</td></tr>

<tr><td>TCELL31:OUT.20.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF20</td></tr>

<tr><td>TCELL31:OUT.23.TMIN</td><td>GTM_DUAL.PLL_SCANOUT_SF6</td></tr>

<tr><td>TCELL31:OUT.25.TMIN</td><td>GTM_DUAL.PLL_RESETDONE_SF</td></tr>

<tr><td>TCELL31:OUT.28.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF23</td></tr>

<tr><td>TCELL31:OUT.29.TMIN</td><td>GTM_DUAL.PLL_SCANOUT_SF7</td></tr>

<tr><td>TCELL31:IMUX.CTRL.1</td><td>GTM_DUAL.PLL_SCANCLK_FS0</td></tr>

<tr><td>TCELL31:IMUX.CTRL.3</td><td>GTM_DUAL.PLL_SCANCLK_FS1</td></tr>

<tr><td>TCELL31:IMUX.CTRL.5</td><td>GTM_DUAL.PLL_SCANCLK_FS2</td></tr>

<tr><td>TCELL31:IMUX.CTRL.7</td><td>GTM_DUAL.PLL_SCANCLK_FS3</td></tr>

<tr><td>TCELL31:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.PLL_RSVDIN_FS4</td></tr>

<tr><td>TCELL31:IMUX.IMUX.3.DELAY</td><td>GTM_DUAL.PLL_RSVDIN_FS5</td></tr>

<tr><td>TCELL31:IMUX.IMUX.4.DELAY</td><td>GTM_DUAL.PLL_RSVDIN_FS6</td></tr>

<tr><td>TCELL31:IMUX.IMUX.5.DELAY</td><td>GTM_DUAL.PLL_RSVDIN_FS7</td></tr>

<tr><td>TCELL31:IMUX.IMUX.6.DELAY</td><td>GTM_DUAL.PLL_FBDIV_FS4</td></tr>

<tr><td>TCELL31:IMUX.IMUX.7.DELAY</td><td>GTM_DUAL.PLL_PWRDN_FS</td></tr>

<tr><td>TCELL31:IMUX.IMUX.8.DELAY</td><td>GTM_DUAL.PLLRESET_MASK_FS1</td></tr>

<tr><td>TCELL31:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.PLL_FBDIV_FS5</td></tr>

<tr><td>TCELL31:IMUX.IMUX.10.DELAY</td><td>GTM_DUAL.PLL_SCANIN_FS6</td></tr>

<tr><td>TCELL31:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.PLL_RSVDIN_FS12</td></tr>

<tr><td>TCELL31:IMUX.IMUX.13.DELAY</td><td>BUFG_GT_SYNC14.RST_IN</td></tr>

<tr><td>TCELL31:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.PLL_SCANIN_FS7</td></tr>

<tr><td>TCELL31:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.PLL_RSVDIN_FS3</td></tr>

<tr><td>TCELL31:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.PLL_FBDIV_FS2</td></tr>

<tr><td>TCELL31:IMUX.IMUX.18.DELAY</td><td>GTM_DUAL.SDM_DATA_FS21</td></tr>

<tr><td>TCELL31:IMUX.IMUX.19.DELAY</td><td>GTM_DUAL.PLL_SCANIN_FS4</td></tr>

<tr><td>TCELL31:IMUX.IMUX.20.DELAY</td><td>BUFG_GT_SYNC12.RST_IN</td></tr>

<tr><td>TCELL31:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.CTRL_RX1_BITSLIP_FS</td></tr>

<tr><td>TCELL31:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.PLL_FBDIV_FS3</td></tr>

<tr><td>TCELL31:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.SDM_DATA_FS22</td></tr>

<tr><td>TCELL31:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.PLL_SCANIN_FS5</td></tr>

<tr><td>TCELL31:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.PLL_RSVDIN_FS8</td></tr>

<tr><td>TCELL31:IMUX.IMUX.30.DELAY</td><td>BUFG_GT_SYNC13.RST_IN</td></tr>

<tr><td>TCELL31:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.PLL_RSVDIN_FS9</td></tr>

<tr><td>TCELL31:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.SDM_DATA_FS23</td></tr>

<tr><td>TCELL31:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.PLL_RSVDIN_FS10</td></tr>

<tr><td>TCELL31:IMUX.IMUX.36.DELAY</td><td>GTM_DUAL.PLL_RSVDIN_FS11</td></tr>

<tr><td>TCELL31:IMUX.IMUX.38.DELAY</td><td>GTM_DUAL.SDM_DATA_FS24</td></tr>

<tr><td>TCELL31:IMUX.IMUX.39.DELAY</td><td>GTM_DUAL.PLL_FBDIV_FS6</td></tr>

<tr><td>TCELL31:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.PLL_SCANENB_FS</td></tr>

<tr><td>TCELL31:IMUX.IMUX.41.DELAY</td><td>GTM_DUAL.PLL_RSVDIN_FS13</td></tr>

<tr><td>TCELL31:IMUX.IMUX.43.DELAY</td><td>GTM_DUAL.PLL_RSVDIN_FS14</td></tr>

<tr><td>TCELL31:IMUX.IMUX.44.DELAY</td><td>GTM_DUAL.PLL_FBDIV_FS7</td></tr>

<tr><td>TCELL31:IMUX.IMUX.45.DELAY</td><td>GTM_DUAL.SDM_DATA_FS25</td></tr>

<tr><td>TCELL31:IMUX.IMUX.46.DELAY</td><td>GTM_DUAL.PLL_RSVDIN_FS15</td></tr>

<tr><td>TCELL32:OUT.1.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF29</td></tr>

<tr><td>TCELL32:OUT.7.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH1_SF14</td></tr>

<tr><td>TCELL32:OUT.8.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH1_SF13</td></tr>

<tr><td>TCELL32:OUT.10.TMIN</td><td>GTM_DUAL.ST_RX_LN1_MAPPING_SF0</td></tr>

<tr><td>TCELL32:OUT.12.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF8</td></tr>

<tr><td>TCELL32:OUT.13.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF12</td></tr>

<tr><td>TCELL32:OUT.15.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF19</td></tr>

<tr><td>TCELL32:OUT.16.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF10</td></tr>

<tr><td>TCELL32:OUT.17.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF17</td></tr>

<tr><td>TCELL32:OUT.20.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF9</td></tr>

<tr><td>TCELL32:OUT.21.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF16</td></tr>

<tr><td>TCELL32:OUT.22.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF30</td></tr>

<tr><td>TCELL32:OUT.24.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF18</td></tr>

<tr><td>TCELL32:OUT.26.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF15</td></tr>

<tr><td>TCELL32:OUT.27.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF13</td></tr>

<tr><td>TCELL32:OUT.28.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH1_SF14</td></tr>

<tr><td>TCELL32:OUT.29.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF14</td></tr>

<tr><td>TCELL32:OUT.31.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF11</td></tr>

<tr><td>TCELL32:IMUX.IMUX.8.DELAY</td><td>BUFG_GT23.RSTMASK</td></tr>

<tr><td>TCELL32:IMUX.IMUX.11.DELAY</td><td>BUFG_GT22.DIV2</td></tr>

<tr><td>TCELL32:IMUX.IMUX.15.DELAY</td><td>BUFG_GT23.DIV2</td></tr>

<tr><td>TCELL32:IMUX.IMUX.16.DELAY</td><td>BUFG_GT20.DIV0</td></tr>

<tr><td>TCELL32:IMUX.IMUX.18.DELAY</td><td>BUFG_GT20.DIV1</td></tr>

<tr><td>TCELL32:IMUX.IMUX.21.DELAY</td><td>BUFG_GT20.DIV2</td></tr>

<tr><td>TCELL32:IMUX.IMUX.23.DELAY</td><td>BUFG_GT22.CEMASK</td></tr>

<tr><td>TCELL32:IMUX.IMUX.24.DELAY</td><td>BUFG_GT21.DIV0</td></tr>

<tr><td>TCELL32:IMUX.IMUX.27.DELAY</td><td>BUFG_GT21.DIV1</td></tr>

<tr><td>TCELL32:IMUX.IMUX.29.DELAY</td><td>BUFG_GT21.DIV2</td></tr>

<tr><td>TCELL32:IMUX.IMUX.32.DELAY</td><td>BUFG_GT22.DIV0</td></tr>

<tr><td>TCELL32:IMUX.IMUX.35.DELAY</td><td>BUFG_GT22.DIV1</td></tr>

<tr><td>TCELL32:IMUX.IMUX.39.DELAY</td><td>BUFG_GT23.CEMASK</td></tr>

<tr><td>TCELL32:IMUX.IMUX.40.DELAY</td><td>BUFG_GT23.DIV0</td></tr>

<tr><td>TCELL32:IMUX.IMUX.43.DELAY</td><td>BUFG_GT23.DIV1</td></tr>

<tr><td>TCELL33:OUT.3.TMIN</td><td>GTM_DUAL.RXBUFSTATUS_CH1_SF0</td></tr>

<tr><td>TCELL33:OUT.10.TMIN</td><td>GTM_DUAL.AXIS_TVALID_CH1_SF</td></tr>

<tr><td>TCELL33:OUT.11.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH1_SF12</td></tr>

<tr><td>TCELL33:OUT.12.TMIN</td><td>GTM_DUAL.RXBUFSTATUS_CH1_SF1</td></tr>

<tr><td>TCELL33:OUT.13.TMIN</td><td>GTM_DUAL.RXPMARESETDONE_CH1_SF</td></tr>

<tr><td>TCELL33:OUT.15.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH1_SF24</td></tr>

<tr><td>TCELL33:OUT.20.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH1_SF12</td></tr>

<tr><td>TCELL33:OUT.22.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH1_SF13</td></tr>

<tr><td>TCELL33:OUT.23.TMIN</td><td>GTM_DUAL.TXBUFSTATUS_CH1_SF1</td></tr>

<tr><td>TCELL33:OUT.28.TMIN</td><td>GTM_DUAL.RXBUFSTATUS_CH1_SF2</td></tr>

<tr><td>TCELL33:IMUX.IMUX.1.DELAY</td><td>GTM_DUAL.TXINHIBIT_CH1_FS</td></tr>

<tr><td>TCELL33:IMUX.IMUX.3.DELAY</td><td>GTM_DUAL.TXEMPPRE2_CH1_FS2</td></tr>

<tr><td>TCELL33:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.TX_PCS_RESETMASK_CH1_FS1</td></tr>

<tr><td>TCELL33:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.PMA_SCANCLK_CH1_FS8</td></tr>

<tr><td>TCELL33:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.RX_BUFRESET_CH1_FS</td></tr>

<tr><td>TCELL33:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.TXEMPMAIN_CH1_FS4</td></tr>

<tr><td>TCELL33:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.RX_CDRFRRESET_CH1_FS</td></tr>

<tr><td>TCELL33:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.TXEMPMAIN_CH1_FS3</td></tr>

<tr><td>TCELL33:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.TXQPRBS_ENA_CH1_FS</td></tr>

<tr><td>TCELL33:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.TXEMPPRE2_CH1_FS3</td></tr>

<tr><td>TCELL33:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.TXOUTCKCTL_CH1_FS2</td></tr>

<tr><td>TCELL33:IMUX.IMUX.37.DELAY</td><td>GTM_DUAL.TXEMPPRE2_CH1_FS1</td></tr>

<tr><td>TCELL33:IMUX.IMUX.39.DELAY</td><td>GTM_DUAL.TXMUXDCDEXHOLD_CH1_FS</td></tr>

<tr><td>TCELL33:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.TXEMPMAIN_CH1_FS5</td></tr>

<tr><td>TCELL33:IMUX.IMUX.43.DELAY</td><td>GTM_DUAL.TXEMPPRE_CH1_FS4</td></tr>

<tr><td>TCELL34:OUT.0.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH1_SF20</td></tr>

<tr><td>TCELL34:OUT.3.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH1_SF10</td></tr>

<tr><td>TCELL34:OUT.5.TMIN</td><td>GTM_DUAL.TXPMARESETDONE_CH1_SF</td></tr>

<tr><td>TCELL34:OUT.7.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH1_SF19</td></tr>

<tr><td>TCELL34:OUT.10.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH1_SF11</td></tr>

<tr><td>TCELL34:OUT.13.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH1_SF22</td></tr>

<tr><td>TCELL34:OUT.14.TMIN</td><td>GTM_DUAL.TXPROGDIVRESETDONE_CH1_SF</td></tr>

<tr><td>TCELL34:OUT.22.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH1_SF23</td></tr>

<tr><td>TCELL34:OUT.24.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH1_SF21</td></tr>

<tr><td>TCELL34:OUT.27.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH1_SF12</td></tr>

<tr><td>TCELL34:IMUX.IMUX.0.DELAY</td><td>GTM_DUAL.TX_PMARESET_CH1_FS</td></tr>

<tr><td>TCELL34:IMUX.IMUX.4.DELAY</td><td>GTM_DUAL.TX_FECRESET_CH1_FS</td></tr>

<tr><td>TCELL34:IMUX.IMUX.6.DELAY</td><td>GTM_DUAL.TX_CKALRESET_CH1_FS</td></tr>

<tr><td>TCELL34:IMUX.IMUX.10.DELAY</td><td>GTM_DUAL.TXUSRRDY_CH1_FS</td></tr>

<tr><td>TCELL34:IMUX.IMUX.20.DELAY</td><td>GTM_DUAL.TX_PROGDIVRESET_CH1_FS</td></tr>

<tr><td>TCELL34:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.TXDRVAMP_CH1_FS3</td></tr>

<tr><td>TCELL34:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.TXPRBSINERR_CH1_FS</td></tr>

<tr><td>TCELL34:IMUX.IMUX.23.DELAY</td><td>GTM_DUAL.TXMUXDCDORWREN_CH1_FS</td></tr>

<tr><td>TCELL34:IMUX.IMUX.28.DELAY</td><td>GTM_DUAL.TXOUTCKCTL_CH1_FS1</td></tr>

<tr><td>TCELL34:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.TXPOLARITY_CH1_FS</td></tr>

<tr><td>TCELL34:IMUX.IMUX.33.DELAY</td><td>GTM_DUAL.TX_PCS_RESETMASK_CH1_FS0</td></tr>

<tr><td>TCELL34:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.TX_PCSRESET_CH1_FS</td></tr>

<tr><td>TCELL34:IMUX.IMUX.35.DELAY</td><td>GTM_DUAL.TXEMPPRE_CH1_FS3</td></tr>

<tr><td>TCELL34:IMUX.IMUX.43.DELAY</td><td>GTM_DUAL.TXEMPPRE_CH1_FS2</td></tr>

<tr><td>TCELL34:IMUX.IMUX.46.DELAY</td><td>GTM_DUAL.TXDRVAMP_CH1_FS4</td></tr>

<tr><td>TCELL35:OUT.1.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH1_SF6</td></tr>

<tr><td>TCELL35:OUT.6.TMIN</td><td>GTM_DUAL.RXPRBSLOCKED_CH1_SF</td></tr>

<tr><td>TCELL35:OUT.7.TMIN</td><td>GTM_DUAL.TXBUFSTATUS_CH1_SF0</td></tr>

<tr><td>TCELL35:OUT.9.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH1_SF18</td></tr>

<tr><td>TCELL35:OUT.11.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH1_SF11</td></tr>

<tr><td>TCELL35:OUT.12.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH1_SF8</td></tr>

<tr><td>TCELL35:OUT.15.TMIN</td><td>GTM_DUAL.TXRESETDONE_CH1_SF</td></tr>

<tr><td>TCELL35:OUT.17.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH1_SF9</td></tr>

<tr><td>TCELL35:OUT.18.TMIN</td><td>GTM_DUAL.ST_RX_LN1_MAPPING_SF1</td></tr>

<tr><td>TCELL35:OUT.19.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH1_SF11</td></tr>

<tr><td>TCELL35:OUT.27.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH1_SF10</td></tr>

<tr><td>TCELL35:OUT.31.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH1_SF7</td></tr>

<tr><td>TCELL35:IMUX.IMUX.0.DELAY</td><td>GTM_DUAL.TXPRBSPTN_CH1_FS3</td></tr>

<tr><td>TCELL35:IMUX.IMUX.1.DELAY</td><td>GTM_DUAL.TXEMPPOS_CH1_FS4</td></tr>

<tr><td>TCELL35:IMUX.IMUX.3.DELAY</td><td>GTM_DUAL.TXPRBSPTN_CH1_FS2</td></tr>

<tr><td>TCELL35:IMUX.IMUX.5.DELAY</td><td>GTM_DUAL.TX_PMA_RESETMASK_CH1_FS0</td></tr>

<tr><td>TCELL35:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.TXEMPPRE_CH1_FS1</td></tr>

<tr><td>TCELL35:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.TXEMPPOS_CH1_FS3</td></tr>

<tr><td>TCELL35:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.TXPRBSPTN_CH1_FS0</td></tr>

<tr><td>TCELL35:IMUX.IMUX.26.DELAY</td><td>GTM_DUAL.TXDRVAMP_CH1_FS2</td></tr>

<tr><td>TCELL35:IMUX.IMUX.28.DELAY</td><td>GTM_DUAL.TXOUTCKCTL_CH1_FS0</td></tr>

<tr><td>TCELL35:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.TX_RESETMODE_CH1_FS1</td></tr>

<tr><td>TCELL35:IMUX.IMUX.36.DELAY</td><td>GTM_DUAL.TXEMPPRE_CH1_FS0</td></tr>

<tr><td>TCELL35:IMUX.IMUX.37.DELAY</td><td>GTM_DUAL.TXDRVAMP_CH1_FS1</td></tr>

<tr><td>TCELL35:IMUX.IMUX.38.DELAY</td><td>GTM_DUAL.TX_RESETMODE_CH1_FS0</td></tr>

<tr><td>TCELL35:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.TX_PMA_RESETMASK_CH1_FS1</td></tr>

<tr><td>TCELL35:IMUX.IMUX.43.DELAY</td><td>GTM_DUAL.TXPRBSPTN_CH1_FS1</td></tr>

<tr><td>TCELL36:OUT.0.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH1_SF2</td></tr>

<tr><td>TCELL36:OUT.2.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH1_SF4</td></tr>

<tr><td>TCELL36:OUT.3.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF2</td></tr>

<tr><td>TCELL36:OUT.6.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH1_SF5</td></tr>

<tr><td>TCELL36:OUT.7.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF3</td></tr>

<tr><td>TCELL36:OUT.9.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH1_SF17</td></tr>

<tr><td>TCELL36:OUT.11.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF5</td></tr>

<tr><td>TCELL36:OUT.13.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF1</td></tr>

<tr><td>TCELL36:OUT.21.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH1_SF3</td></tr>

<tr><td>TCELL36:OUT.23.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF7</td></tr>

<tr><td>TCELL36:OUT.25.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF4</td></tr>

<tr><td>TCELL36:OUT.27.TMIN</td><td>GTM_DUAL.RXPRBSERR_CH1_SF</td></tr>

<tr><td>TCELL36:OUT.29.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF0</td></tr>

<tr><td>TCELL36:OUT.30.TMIN</td><td>GTM_DUAL.AXIS_TDATA_CH1_SF6</td></tr>

<tr><td>TCELL36:IMUX.CTRL.2</td><td>GTM_DUAL.TXUSRCLK_CH1_FS</td></tr>

<tr><td>TCELL36:IMUX.CTRL.6</td><td>GTM_DUAL.TXUSRCLK2_CH1_FS</td></tr>

<tr><td>TCELL36:IMUX.IMUX.1.DELAY</td><td>GTM_DUAL.TXEMPPRE2_CH1_FS0</td></tr>

<tr><td>TCELL36:IMUX.IMUX.3.DELAY</td><td>GTM_DUAL.TXEMPPOS_CH1_FS2</td></tr>

<tr><td>TCELL36:IMUX.IMUX.4.DELAY</td><td>GTM_DUAL.TXCTLFIRDAT_CH1_FS3</td></tr>

<tr><td>TCELL36:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.TXEMPPOS_CH1_FS0</td></tr>

<tr><td>TCELL36:IMUX.IMUX.11.DELAY</td><td>GTM_DUAL.TXEMPMAIN_CH1_FS1</td></tr>

<tr><td>TCELL36:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.TXDRVAMP_CH1_FS0</td></tr>

<tr><td>TCELL36:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.TXEMPMAIN_CH1_FS0</td></tr>

<tr><td>TCELL36:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.TX_PCS_SEQ_ADVANCE_CH1_FS</td></tr>

<tr><td>TCELL36:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.TXCTLFIRDAT_CH1_FS1</td></tr>

<tr><td>TCELL36:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.TXCTLFIRDAT_CH1_FS2</td></tr>

<tr><td>TCELL36:IMUX.IMUX.26.DELAY</td><td>GTM_DUAL.TXCTLFIRDAT_CH1_FS4</td></tr>

<tr><td>TCELL36:IMUX.IMUX.28.DELAY</td><td>GTM_DUAL.TXEMPPOS_CH1_FS1</td></tr>

<tr><td>TCELL36:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.TXCTLFIRDAT_CH1_FS0</td></tr>

<tr><td>TCELL36:IMUX.IMUX.39.DELAY</td><td>GTM_DUAL.TXEMPMAIN_CH1_FS2</td></tr>

<tr><td>TCELL36:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.TXCTLFIRDAT_CH1_FS5</td></tr>

<tr><td>TCELL37:OUT.0.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF238</td></tr>

<tr><td>TCELL37:OUT.1.TMIN</td><td>GTM_DUAL.RXDATA_FLAGS_CH1_SF3</td></tr>

<tr><td>TCELL37:OUT.2.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH1_SF16</td></tr>

<tr><td>TCELL37:OUT.3.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF248</td></tr>

<tr><td>TCELL37:OUT.4.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF236</td></tr>

<tr><td>TCELL37:OUT.5.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF246</td></tr>

<tr><td>TCELL37:OUT.6.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF245</td></tr>

<tr><td>TCELL37:OUT.7.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF241</td></tr>

<tr><td>TCELL37:OUT.8.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF253</td></tr>

<tr><td>TCELL37:OUT.9.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF254</td></tr>

<tr><td>TCELL37:OUT.11.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF249</td></tr>

<tr><td>TCELL37:OUT.13.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF252</td></tr>

<tr><td>TCELL37:OUT.15.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF240</td></tr>

<tr><td>TCELL37:OUT.16.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF234</td></tr>

<tr><td>TCELL37:OUT.17.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF247</td></tr>

<tr><td>TCELL37:OUT.18.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF250</td></tr>

<tr><td>TCELL37:OUT.19.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF255</td></tr>

<tr><td>TCELL37:OUT.20.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF231</td></tr>

<tr><td>TCELL37:OUT.21.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF243</td></tr>

<tr><td>TCELL37:OUT.22.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF239</td></tr>

<tr><td>TCELL37:OUT.23.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF235</td></tr>

<tr><td>TCELL37:OUT.24.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF230</td></tr>

<tr><td>TCELL37:OUT.25.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF237</td></tr>

<tr><td>TCELL37:OUT.26.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF242</td></tr>

<tr><td>TCELL37:OUT.28.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF232</td></tr>

<tr><td>TCELL37:OUT.29.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF251</td></tr>

<tr><td>TCELL37:OUT.30.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF233</td></tr>

<tr><td>TCELL37:OUT.31.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF244</td></tr>

<tr><td>TCELL37:IMUX.IMUX.3.DELAY</td><td>GTM_DUAL.RXPRBSPTN_CH1_FS3</td></tr>

<tr><td>TCELL37:IMUX.IMUX.8.DELAY</td><td>GTM_DUAL.RXPRBS_CNT_STOP_CH1_FS</td></tr>

<tr><td>TCELL37:IMUX.IMUX.10.DELAY</td><td>GTM_DUAL.RX_ADC_CALRESET_CH1_FS</td></tr>

<tr><td>TCELL37:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.RX_PCS_RESETMASK_CH1_FS3</td></tr>

<tr><td>TCELL37:IMUX.IMUX.13.DELAY</td><td>GTM_DUAL.RX_ISCANRESET_CH1_FS</td></tr>

<tr><td>TCELL37:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.PCS_SCANRSTEN_CH1_FS</td></tr>

<tr><td>TCELL37:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH1_FS15</td></tr>

<tr><td>TCELL37:IMUX.IMUX.23.DELAY</td><td>GTM_DUAL.DMONCLK_CH1_FS</td></tr>

<tr><td>TCELL37:IMUX.IMUX.33.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH1_FS15</td></tr>

<tr><td>TCELL37:IMUX.IMUX.37.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH1_FS14</td></tr>

<tr><td>TCELL37:IMUX.IMUX.38.DELAY</td><td>GTM_DUAL.CDR_OVWREN_CH1_FS</td></tr>

<tr><td>TCELL37:IMUX.IMUX.41.DELAY</td><td>GTM_DUAL.RXEQTRAINING_CH1_FS</td></tr>

<tr><td>TCELL37:IMUX.IMUX.43.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH1_FS13</td></tr>

<tr><td>TCELL37:IMUX.IMUX.44.DELAY</td><td>GTM_DUAL.PMA_SCANENB_CH1_FS</td></tr>

<tr><td>TCELL37:IMUX.IMUX.47.DELAY</td><td>GTM_DUAL.CFGRESET_CH1_FS</td></tr>

<tr><td>TCELL38:OUT.0.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF221</td></tr>

<tr><td>TCELL38:OUT.1.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF223</td></tr>

<tr><td>TCELL38:OUT.2.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF225</td></tr>

<tr><td>TCELL38:OUT.3.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF220</td></tr>

<tr><td>TCELL38:OUT.4.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF215</td></tr>

<tr><td>TCELL38:OUT.6.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF213</td></tr>

<tr><td>TCELL38:OUT.9.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH1_SF10</td></tr>

<tr><td>TCELL38:OUT.10.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF224</td></tr>

<tr><td>TCELL38:OUT.11.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF214</td></tr>

<tr><td>TCELL38:OUT.12.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF222</td></tr>

<tr><td>TCELL38:OUT.13.TMIN</td><td>GTM_DUAL.RXDATA_FLAGS_CH1_SF1</td></tr>

<tr><td>TCELL38:OUT.14.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF218</td></tr>

<tr><td>TCELL38:OUT.16.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF211</td></tr>

<tr><td>TCELL38:OUT.17.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF210</td></tr>

<tr><td>TCELL38:OUT.18.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF28</td></tr>

<tr><td>TCELL38:OUT.19.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF216</td></tr>

<tr><td>TCELL38:OUT.21.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF212</td></tr>

<tr><td>TCELL38:OUT.23.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF226</td></tr>

<tr><td>TCELL38:OUT.24.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF227</td></tr>

<tr><td>TCELL38:OUT.25.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF228</td></tr>

<tr><td>TCELL38:OUT.26.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF219</td></tr>

<tr><td>TCELL38:OUT.27.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF229</td></tr>

<tr><td>TCELL38:OUT.29.TMIN</td><td>GTM_DUAL.RXDATA_FLAGS_CH1_SF2</td></tr>

<tr><td>TCELL38:OUT.30.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF217</td></tr>

<tr><td>TCELL38:IMUX.IMUX.5.DELAY</td><td>GTM_DUAL.RX_PCS_RESETMASK_CH1_FS1</td></tr>

<tr><td>TCELL38:IMUX.IMUX.7.DELAY</td><td>GTM_DUAL.LOOPBACK_CH1_FS2</td></tr>

<tr><td>TCELL38:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.RX_PCSRESET_CH1_FS</td></tr>

<tr><td>TCELL38:IMUX.IMUX.11.DELAY</td><td>GTM_DUAL.RX_PCS_RESETMASK_CH1_FS0</td></tr>

<tr><td>TCELL38:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.CDR_FREQOS_CH1_FS</td></tr>

<tr><td>TCELL38:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.RXPRBSPTN_CH1_FS1</td></tr>

<tr><td>TCELL38:IMUX.IMUX.19.DELAY</td><td>GTM_DUAL.RX_PMARESET_CH1_FS</td></tr>

<tr><td>TCELL38:IMUX.IMUX.20.DELAY</td><td>GTM_DUAL.GTRXRESET_CH1_FS</td></tr>

<tr><td>TCELL38:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.RX_ADAPTRESET_CH1_FS</td></tr>

<tr><td>TCELL38:IMUX.IMUX.24.DELAY</td><td>GTM_DUAL.RESETOVRD_CH1_FS</td></tr>

<tr><td>TCELL38:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.RX_DSPRESET_CH1_FS</td></tr>

<tr><td>TCELL38:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.RX_PCS_RESETMASK_CH1_FS2</td></tr>

<tr><td>TCELL38:IMUX.IMUX.30.DELAY</td><td>GTM_DUAL.RXPRBSPTN_CH1_FS2</td></tr>

<tr><td>TCELL38:IMUX.IMUX.36.DELAY</td><td>GTM_DUAL.RX_PMA_RESETMASK_CH1_FS7</td></tr>

<tr><td>TCELL38:IMUX.IMUX.46.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH1_FS12</td></tr>

<tr><td>TCELL39:OUT.3.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH1_SF14</td></tr>

<tr><td>TCELL39:OUT.5.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH1_SF11</td></tr>

<tr><td>TCELL39:OUT.7.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF209</td></tr>

<tr><td>TCELL39:OUT.11.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF205</td></tr>

<tr><td>TCELL39:OUT.12.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF206</td></tr>

<tr><td>TCELL39:OUT.13.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF207</td></tr>

<tr><td>TCELL39:OUT.14.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH1_SF9</td></tr>

<tr><td>TCELL39:OUT.16.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF203</td></tr>

<tr><td>TCELL39:OUT.24.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH1_SF12</td></tr>

<tr><td>TCELL39:OUT.25.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH1_SF13</td></tr>

<tr><td>TCELL39:OUT.27.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF204</td></tr>

<tr><td>TCELL39:OUT.29.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH1_SF15</td></tr>

<tr><td>TCELL39:OUT.31.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF208</td></tr>

<tr><td>TCELL39:IMUX.IMUX.4.DELAY</td><td>GTM_DUAL.RX_DFERESET_CH1_FS</td></tr>

<tr><td>TCELL39:IMUX.IMUX.8.DELAY</td><td>GTM_DUAL.RX_PROGDIVRESET_CH1_FS</td></tr>

<tr><td>TCELL39:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.RX_ADC_CLKGENRESET_CH1_FS</td></tr>

<tr><td>TCELL39:IMUX.IMUX.11.DELAY</td><td>GTM_DUAL.RXOUTCKCTL_CH1_FS2</td></tr>

<tr><td>TCELL39:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.PMA_SCANMODEB_CH1_FS</td></tr>

<tr><td>TCELL39:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.RX_USRSTART_CH1_FS</td></tr>

<tr><td>TCELL39:IMUX.IMUX.18.DELAY</td><td>GTM_DUAL.RXOUTCKCTL_CH1_FS0</td></tr>

<tr><td>TCELL39:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.PMA_SCANCLK_CH1_FS6</td></tr>

<tr><td>TCELL39:IMUX.IMUX.26.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH1_FS14</td></tr>

<tr><td>TCELL39:IMUX.IMUX.30.DELAY</td><td>GTM_DUAL.RXOUTCKCTL_CH1_FS1</td></tr>

<tr><td>TCELL39:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.PMA_SCANCLK_CH1_FS7</td></tr>

<tr><td>TCELL39:IMUX.IMUX.36.DELAY</td><td>GTM_DUAL.PCS_SCANMODEB_CH1_FS</td></tr>

<tr><td>TCELL39:IMUX.IMUX.41.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH1_FS12</td></tr>

<tr><td>TCELL39:IMUX.IMUX.44.DELAY</td><td>GTM_DUAL.PMA_SCANRSTEN_CH1_FS</td></tr>

<tr><td>TCELL39:IMUX.IMUX.47.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH1_FS13</td></tr>

<tr><td>TCELL40:OUT.7.TMIN</td><td>GTM_DUAL.AXIS_TLAST_CH1_SF</td></tr>

<tr><td>TCELL40:OUT.9.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF202</td></tr>

<tr><td>TCELL40:OUT.10.TMIN</td><td>GTM_DUAL.RXPROGDIVRESETDONE_CH1_SF</td></tr>

<tr><td>TCELL40:OUT.11.TMIN</td><td>GTM_DUAL.RXDATA_IS_AM_CH1_SF</td></tr>

<tr><td>TCELL40:OUT.12.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF25</td></tr>

<tr><td>TCELL40:OUT.15.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF27</td></tr>

<tr><td>TCELL40:OUT.19.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH1_SF9</td></tr>

<tr><td>TCELL40:OUT.21.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH1_SF10</td></tr>

<tr><td>TCELL40:OUT.22.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF26</td></tr>

<tr><td>TCELL40:OUT.29.TMIN</td><td>GTM_DUAL.RXDATA_START_CH1_SF</td></tr>

<tr><td>TCELL40:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS119</td></tr>

<tr><td>TCELL40:IMUX.IMUX.6.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS122</td></tr>

<tr><td>TCELL40:IMUX.IMUX.10.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS125</td></tr>

<tr><td>TCELL40:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS126</td></tr>

<tr><td>TCELL40:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.DMONFIFORESET_CH1_FS</td></tr>

<tr><td>TCELL40:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS118</td></tr>

<tr><td>TCELL40:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS120</td></tr>

<tr><td>TCELL40:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS121</td></tr>

<tr><td>TCELL40:IMUX.IMUX.30.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS123</td></tr>

<tr><td>TCELL40:IMUX.IMUX.33.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS124</td></tr>

<tr><td>TCELL40:IMUX.IMUX.37.DELAY</td><td>GTM_DUAL.PMA_SCANCLK_CH1_FS4</td></tr>

<tr><td>TCELL40:IMUX.IMUX.38.DELAY</td><td>GTM_DUAL.PMA_SCANCLK_CH1_FS5</td></tr>

<tr><td>TCELL40:IMUX.IMUX.42.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS127</td></tr>

<tr><td>TCELL40:IMUX.IMUX.44.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH1_FS14</td></tr>

<tr><td>TCELL40:IMUX.IMUX.46.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS128</td></tr>

<tr><td>TCELL41:OUT.1.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF195</td></tr>

<tr><td>TCELL41:OUT.2.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF193</td></tr>

<tr><td>TCELL41:OUT.3.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF201</td></tr>

<tr><td>TCELL41:OUT.4.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF190</td></tr>

<tr><td>TCELL41:OUT.5.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF181</td></tr>

<tr><td>TCELL41:OUT.7.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF179</td></tr>

<tr><td>TCELL41:OUT.8.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF198</td></tr>

<tr><td>TCELL41:OUT.9.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF185</td></tr>

<tr><td>TCELL41:OUT.10.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF180</td></tr>

<tr><td>TCELL41:OUT.11.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF178</td></tr>

<tr><td>TCELL41:OUT.12.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF187</td></tr>

<tr><td>TCELL41:OUT.13.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF197</td></tr>

<tr><td>TCELL41:OUT.14.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF192</td></tr>

<tr><td>TCELL41:OUT.15.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF182</td></tr>

<tr><td>TCELL41:OUT.16.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF174</td></tr>

<tr><td>TCELL41:OUT.17.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF175</td></tr>

<tr><td>TCELL41:OUT.18.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF189</td></tr>

<tr><td>TCELL41:OUT.19.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF194</td></tr>

<tr><td>TCELL41:OUT.20.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF199</td></tr>

<tr><td>TCELL41:OUT.21.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF183</td></tr>

<tr><td>TCELL41:OUT.22.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF177</td></tr>

<tr><td>TCELL41:OUT.23.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF196</td></tr>

<tr><td>TCELL41:OUT.24.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF176</td></tr>

<tr><td>TCELL41:OUT.25.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF186</td></tr>

<tr><td>TCELL41:OUT.26.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF188</td></tr>

<tr><td>TCELL41:OUT.28.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF200</td></tr>

<tr><td>TCELL41:OUT.29.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF191</td></tr>

<tr><td>TCELL41:OUT.30.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF184</td></tr>

<tr><td>TCELL41:IMUX.IMUX.1.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH1_FS10</td></tr>

<tr><td>TCELL41:IMUX.IMUX.13.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS136</td></tr>

<tr><td>TCELL41:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.LOOPBACK_CH1_FS1</td></tr>

<tr><td>TCELL41:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS129</td></tr>

<tr><td>TCELL41:IMUX.IMUX.20.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS130</td></tr>

<tr><td>TCELL41:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH1_FS11</td></tr>

<tr><td>TCELL41:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.RXPRBSCNTRST_CH1_FS</td></tr>

<tr><td>TCELL41:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS131</td></tr>

<tr><td>TCELL41:IMUX.IMUX.28.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS132</td></tr>

<tr><td>TCELL41:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS133</td></tr>

<tr><td>TCELL41:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS134</td></tr>

<tr><td>TCELL41:IMUX.IMUX.35.DELAY</td><td>GTM_DUAL.PMA_SCANCLK_CH1_FS2</td></tr>

<tr><td>TCELL41:IMUX.IMUX.38.DELAY</td><td>GTM_DUAL.PMA_SCANCLK_CH1_FS3</td></tr>

<tr><td>TCELL41:IMUX.IMUX.39.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS135</td></tr>

<tr><td>TCELL41:IMUX.IMUX.45.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS137</td></tr>

<tr><td>TCELL42:OUT.0.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF166</td></tr>

<tr><td>TCELL42:OUT.1.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF171</td></tr>

<tr><td>TCELL42:OUT.2.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF173</td></tr>

<tr><td>TCELL42:OUT.3.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF156</td></tr>

<tr><td>TCELL42:OUT.4.TMIN</td><td>GTM_DUAL.ST_RX_LN2_BIT_ERR_0TO1_INC_SF0</td></tr>

<tr><td>TCELL42:OUT.5.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF161</td></tr>

<tr><td>TCELL42:OUT.6.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF158</td></tr>

<tr><td>TCELL42:OUT.7.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF155</td></tr>

<tr><td>TCELL42:OUT.8.TMIN</td><td>GTM_DUAL.ST_RX_LN2_BIT_ERR_0TO1_INC_SF1</td></tr>

<tr><td>TCELL42:OUT.10.TMIN</td><td>GTM_DUAL.ST_RX_LN2_BIT_ERR_0TO1_INC_SF2</td></tr>

<tr><td>TCELL42:OUT.11.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF164</td></tr>

<tr><td>TCELL42:OUT.12.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF160</td></tr>

<tr><td>TCELL42:OUT.13.TMIN</td><td>GTM_DUAL.ST_RX_LN2_BIT_ERR_0TO1_INC_SF3</td></tr>

<tr><td>TCELL42:OUT.15.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF169</td></tr>

<tr><td>TCELL42:OUT.16.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF163</td></tr>

<tr><td>TCELL42:OUT.17.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF157</td></tr>

<tr><td>TCELL42:OUT.18.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF159</td></tr>

<tr><td>TCELL42:OUT.19.TMIN</td><td>GTM_DUAL.ST_RX_LN2_BIT_ERR_0TO1_INC_SF4</td></tr>

<tr><td>TCELL42:OUT.20.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF162</td></tr>

<tr><td>TCELL42:OUT.21.TMIN</td><td>GTM_DUAL.ST_RX_LN2_FEC_LOCK_SF</td></tr>

<tr><td>TCELL42:OUT.22.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF167</td></tr>

<tr><td>TCELL42:OUT.23.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF165</td></tr>

<tr><td>TCELL42:OUT.24.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF170</td></tr>

<tr><td>TCELL42:OUT.25.TMIN</td><td>GTM_DUAL.ST_RX_LN2_BIT_ERR_0TO1_INC_SF5</td></tr>

<tr><td>TCELL42:OUT.26.TMIN</td><td>GTM_DUAL.ST_RX_LN2_BIT_ERR_0TO1_INC_SF6</td></tr>

<tr><td>TCELL42:OUT.27.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF172</td></tr>

<tr><td>TCELL42:OUT.29.TMIN</td><td>GTM_DUAL.ST_RX_LN2_BIT_ERR_0TO1_INC_SF7</td></tr>

<tr><td>TCELL42:OUT.31.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF168</td></tr>

<tr><td>TCELL42:IMUX.CTRL.7</td><td>GTM_DUAL.RXUSRCLK2_CH1_FS</td></tr>

<tr><td>TCELL42:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.RX_USRSTOP_CH1_FS</td></tr>

<tr><td>TCELL42:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH1_FS13</td></tr>

<tr><td>TCELL42:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.GTTXRESET_CH1_FS</td></tr>

<tr><td>TCELL42:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS138</td></tr>

<tr><td>TCELL42:IMUX.IMUX.23.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH1_FS24</td></tr>

<tr><td>TCELL42:IMUX.IMUX.24.DELAY</td><td>GTM_DUAL.PCS_SCANCLK_CH1_FS0</td></tr>

<tr><td>TCELL42:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.CDR_INCPCTRL_CH1_FS</td></tr>

<tr><td>TCELL42:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.RX_CDRPHRESET_CH1_FS</td></tr>

<tr><td>TCELL42:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.PCS_SCANENB_CH1_FS</td></tr>

<tr><td>TCELL42:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS139</td></tr>

<tr><td>TCELL42:IMUX.IMUX.33.DELAY</td><td>GTM_DUAL.PCS_SCANCLK_CH1_FS1</td></tr>

<tr><td>TCELL42:IMUX.IMUX.37.DELAY</td><td>GTM_DUAL.RX_PCS_SEQ_ADVANCE_CH1_FS</td></tr>

<tr><td>TCELL42:IMUX.IMUX.42.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS140</td></tr>

<tr><td>TCELL42:IMUX.IMUX.43.DELAY</td><td>GTM_DUAL.AXIS_TREADY_CH1_FS</td></tr>

<tr><td>TCELL42:IMUX.IMUX.46.DELAY</td><td>GTM_DUAL.CDR_EXHOLD_CH1_FS</td></tr>

<tr><td>TCELL43:OUT.0.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF144</td></tr>

<tr><td>TCELL43:OUT.1.TMIN</td><td>GTM_DUAL.ST_RX_LN2_DELAY_SF0</td></tr>

<tr><td>TCELL43:OUT.2.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF150</td></tr>

<tr><td>TCELL43:OUT.3.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF154</td></tr>

<tr><td>TCELL43:OUT.4.TMIN</td><td>GTM_DUAL.ST_RX_LN2_DELAY_SF1</td></tr>

<tr><td>TCELL43:OUT.5.TMIN</td><td>GTM_DUAL.ST_RX_LN2_DELAY_SF2</td></tr>

<tr><td>TCELL43:OUT.6.TMIN</td><td>GTM_DUAL.ST_RX_LN2_DELAY_SF3</td></tr>

<tr><td>TCELL43:OUT.8.TMIN</td><td>GTM_DUAL.ST_RX_LN2_DELAY_SF4</td></tr>

<tr><td>TCELL43:OUT.9.TMIN</td><td>GTM_DUAL.ST_RX_LN2_DELAY_SF5</td></tr>

<tr><td>TCELL43:OUT.10.TMIN</td><td>GTM_DUAL.ST_RX_LN2_DELAY_SF6</td></tr>

<tr><td>TCELL43:OUT.11.TMIN</td><td>GTM_DUAL.ST_RX_LN2_DELAY_SF7</td></tr>

<tr><td>TCELL43:OUT.13.TMIN</td><td>GTM_DUAL.ST_RX_LN2_ERR_CNT_INC_SF0</td></tr>

<tr><td>TCELL43:OUT.14.TMIN</td><td>GTM_DUAL.ST_RX_LN2_DELAY_SF8</td></tr>

<tr><td>TCELL43:OUT.15.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF147</td></tr>

<tr><td>TCELL43:OUT.16.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF143</td></tr>

<tr><td>TCELL43:OUT.17.TMIN</td><td>GTM_DUAL.ST_RX_LN2_DELAY_SF9</td></tr>

<tr><td>TCELL43:OUT.18.TMIN</td><td>GTM_DUAL.ST_RX_LN2_DELAY_SF10</td></tr>

<tr><td>TCELL43:OUT.19.TMIN</td><td>GTM_DUAL.ST_RX_LN2_DELAY_SF11</td></tr>

<tr><td>TCELL43:OUT.20.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF145</td></tr>

<tr><td>TCELL43:OUT.21.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF146</td></tr>

<tr><td>TCELL43:OUT.22.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF152</td></tr>

<tr><td>TCELL43:OUT.24.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF153</td></tr>

<tr><td>TCELL43:OUT.25.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF151</td></tr>

<tr><td>TCELL43:OUT.26.TMIN</td><td>GTM_DUAL.ST_RX_LN2_DELAY_SF12</td></tr>

<tr><td>TCELL43:OUT.27.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF148</td></tr>

<tr><td>TCELL43:OUT.28.TMIN</td><td>GTM_DUAL.ST_RX_LN2_DELAY_SF13</td></tr>

<tr><td>TCELL43:OUT.29.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF149</td></tr>

<tr><td>TCELL43:OUT.30.TMIN</td><td>GTM_DUAL.ST_RX_LN2_DELAY_SF14</td></tr>

<tr><td>TCELL43:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.LOOPBACK_CH1_FS0</td></tr>

<tr><td>TCELL43:IMUX.IMUX.5.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH1_FS11</td></tr>

<tr><td>TCELL43:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH1_FS12</td></tr>

<tr><td>TCELL43:IMUX.IMUX.11.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH1_FS9</td></tr>

<tr><td>TCELL43:IMUX.IMUX.13.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH1_FS11</td></tr>

<tr><td>TCELL43:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH1_FS9</td></tr>

<tr><td>TCELL43:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH1_FS10</td></tr>

<tr><td>TCELL43:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH1_FS8</td></tr>

<tr><td>TCELL43:IMUX.IMUX.23.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS141</td></tr>

<tr><td>TCELL43:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.RX_RESETMODE_CH1_FS1</td></tr>

<tr><td>TCELL43:IMUX.IMUX.30.DELAY</td><td>GTM_DUAL.RX_FECRESET_CH1_FS</td></tr>

<tr><td>TCELL43:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.RXQPRBS_ENA_CH1_FS</td></tr>

<tr><td>TCELL43:IMUX.IMUX.38.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS142</td></tr>

<tr><td>TCELL43:IMUX.IMUX.44.DELAY</td><td>GTM_DUAL.RXPOLARITY_CH1_FS</td></tr>

<tr><td>TCELL43:IMUX.IMUX.47.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH1_FS10</td></tr>

<tr><td>TCELL44:OUT.0.TMIN</td><td>GTM_DUAL.ST_RX_LN2_BIT_ERR_1TO0_INC_SF0</td></tr>

<tr><td>TCELL44:OUT.1.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF140</td></tr>

<tr><td>TCELL44:OUT.2.TMIN</td><td>GTM_DUAL.ST_RX_LN2_BIT_ERR_1TO0_INC_SF1</td></tr>

<tr><td>TCELL44:OUT.3.TMIN</td><td>GTM_DUAL.ST_RX_LN2_ERR_CNT_INC_SF1</td></tr>

<tr><td>TCELL44:OUT.4.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF136</td></tr>

<tr><td>TCELL44:OUT.6.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF126</td></tr>

<tr><td>TCELL44:OUT.7.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF133</td></tr>

<tr><td>TCELL44:OUT.8.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF134</td></tr>

<tr><td>TCELL44:OUT.9.TMIN</td><td>GTM_DUAL.ST_RX_LN2_BIT_ERR_1TO0_INC_SF2</td></tr>

<tr><td>TCELL44:OUT.10.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF135</td></tr>

<tr><td>TCELL44:OUT.11.TMIN</td><td>GTM_DUAL.ST_RX_LN2_BIT_ERR_1TO0_INC_SF3</td></tr>

<tr><td>TCELL44:OUT.12.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF138</td></tr>

<tr><td>TCELL44:OUT.14.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF130</td></tr>

<tr><td>TCELL44:OUT.15.TMIN</td><td>GTM_DUAL.ST_RX_LN2_ERR_CNT_INC_SF2</td></tr>

<tr><td>TCELL44:OUT.16.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF129</td></tr>

<tr><td>TCELL44:OUT.17.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF128</td></tr>

<tr><td>TCELL44:OUT.18.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF132</td></tr>

<tr><td>TCELL44:OUT.19.TMIN</td><td>GTM_DUAL.ST_RX_LN2_BIT_ERR_1TO0_INC_SF4</td></tr>

<tr><td>TCELL44:OUT.20.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF137</td></tr>

<tr><td>TCELL44:OUT.21.TMIN</td><td>GTM_DUAL.ST_RX_LN2_BIT_ERR_1TO0_INC_SF5</td></tr>

<tr><td>TCELL44:OUT.23.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF131</td></tr>

<tr><td>TCELL44:OUT.24.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF139</td></tr>

<tr><td>TCELL44:OUT.25.TMIN</td><td>GTM_DUAL.ST_RX_LN2_BIT_ERR_1TO0_INC_SF6</td></tr>

<tr><td>TCELL44:OUT.26.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF141</td></tr>

<tr><td>TCELL44:OUT.27.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF127</td></tr>

<tr><td>TCELL44:OUT.28.TMIN</td><td>GTM_DUAL.ST_RX_LN2_ERR_CNT_INC_SF3</td></tr>

<tr><td>TCELL44:OUT.29.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF142</td></tr>

<tr><td>TCELL44:OUT.30.TMIN</td><td>GTM_DUAL.ST_RX_LN2_BIT_ERR_1TO0_INC_SF7</td></tr>

<tr><td>TCELL44:IMUX.CTRL.4</td><td>GTM_DUAL.RXUSRCLK_CH1_FS</td></tr>

<tr><td>TCELL44:IMUX.IMUX.0.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH1_FS6</td></tr>

<tr><td>TCELL44:IMUX.IMUX.1.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH1_FS9</td></tr>

<tr><td>TCELL44:IMUX.IMUX.4.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH1_FS6</td></tr>

<tr><td>TCELL44:IMUX.IMUX.5.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH1_FS4</td></tr>

<tr><td>TCELL44:IMUX.IMUX.7.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH1_FS7</td></tr>

<tr><td>TCELL44:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.FEC_SCANENB_FS</td></tr>

<tr><td>TCELL44:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.RX_PMA_RESETMASK_CH1_FS5</td></tr>

<tr><td>TCELL44:IMUX.IMUX.19.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH1_FS8</td></tr>

<tr><td>TCELL44:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH1_FS8</td></tr>

<tr><td>TCELL44:IMUX.IMUX.28.DELAY</td><td>GTM_DUAL.RX_PMA_RESETMASK_CH1_FS6</td></tr>

<tr><td>TCELL44:IMUX.IMUX.30.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH1_FS7</td></tr>

<tr><td>TCELL44:IMUX.IMUX.33.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH1_FS5</td></tr>

<tr><td>TCELL44:IMUX.IMUX.35.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH1_FS2</td></tr>

<tr><td>TCELL44:IMUX.IMUX.36.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH1_FS3</td></tr>

<tr><td>TCELL44:IMUX.IMUX.45.DELAY</td><td>GTM_DUAL.RX_PMA_RESETMASK_CH1_FS4</td></tr>

<tr><td>TCELL45:OUT.0.TMIN</td><td>GTM_DUAL.ST_RX_LN3_BIT_ERR_0TO1_INC_SF0</td></tr>

<tr><td>TCELL45:OUT.1.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF123</td></tr>

<tr><td>TCELL45:OUT.2.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF113</td></tr>

<tr><td>TCELL45:OUT.3.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF119</td></tr>

<tr><td>TCELL45:OUT.4.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF118</td></tr>

<tr><td>TCELL45:OUT.5.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF109</td></tr>

<tr><td>TCELL45:OUT.6.TMIN</td><td>GTM_DUAL.ST_RX_LN3_BIT_ERR_0TO1_INC_SF1</td></tr>

<tr><td>TCELL45:OUT.7.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH1_SF8</td></tr>

<tr><td>TCELL45:OUT.9.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF120</td></tr>

<tr><td>TCELL45:OUT.10.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF124</td></tr>

<tr><td>TCELL45:OUT.11.TMIN</td><td>GTM_DUAL.ST_RX_LN3_ERR_CNT_INC_SF0</td></tr>

<tr><td>TCELL45:OUT.12.TMIN</td><td>GTM_DUAL.ST_RX_LN3_BIT_ERR_0TO1_INC_SF2</td></tr>

<tr><td>TCELL45:OUT.13.TMIN</td><td>GTM_DUAL.ST_RX_LN3_BIT_ERR_0TO1_INC_SF3</td></tr>

<tr><td>TCELL45:OUT.15.TMIN</td><td>GTM_DUAL.ST_RX_LN3_BIT_ERR_0TO1_INC_SF4</td></tr>

<tr><td>TCELL45:OUT.16.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF111</td></tr>

<tr><td>TCELL45:OUT.17.TMIN</td><td>GTM_DUAL.ST_RX_LN3_BIT_ERR_0TO1_INC_SF5</td></tr>

<tr><td>TCELL45:OUT.19.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF110</td></tr>

<tr><td>TCELL45:OUT.20.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF114</td></tr>

<tr><td>TCELL45:OUT.21.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF116</td></tr>

<tr><td>TCELL45:OUT.22.TMIN</td><td>GTM_DUAL.ST_RX_LN3_ERR_CNT_INC_SF1</td></tr>

<tr><td>TCELL45:OUT.23.TMIN</td><td>GTM_DUAL.ST_RX_LN3_BIT_ERR_0TO1_INC_SF6</td></tr>

<tr><td>TCELL45:OUT.24.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF121</td></tr>

<tr><td>TCELL45:OUT.25.TMIN</td><td>GTM_DUAL.ST_RX_LN3_BIT_ERR_0TO1_INC_SF7</td></tr>

<tr><td>TCELL45:OUT.26.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF112</td></tr>

<tr><td>TCELL45:OUT.27.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF125</td></tr>

<tr><td>TCELL45:OUT.28.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF117</td></tr>

<tr><td>TCELL45:OUT.29.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF122</td></tr>

<tr><td>TCELL45:OUT.30.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF115</td></tr>

<tr><td>TCELL45:IMUX.CTRL.4</td><td>GTM_DUAL.PCS_SCANRSTB_CH1_FS</td></tr>

<tr><td>TCELL45:IMUX.IMUX.1.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH1_FS21</td></tr>

<tr><td>TCELL45:IMUX.IMUX.4.DELAY</td><td>GTM_DUAL.RX_PMA_RESETMASK_CH1_FS3</td></tr>

<tr><td>TCELL45:IMUX.IMUX.10.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH1_FS0</td></tr>

<tr><td>TCELL45:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.RXUSRRDY_CH1_FS</td></tr>

<tr><td>TCELL45:IMUX.IMUX.13.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS145</td></tr>

<tr><td>TCELL45:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH1_FS5</td></tr>

<tr><td>TCELL45:IMUX.IMUX.20.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS143</td></tr>

<tr><td>TCELL45:IMUX.IMUX.23.DELAY</td><td>GTM_DUAL.BSR_SERIAL_CH1_FS</td></tr>

<tr><td>TCELL45:IMUX.IMUX.28.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH1_FS22</td></tr>

<tr><td>TCELL45:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH1_FS23</td></tr>

<tr><td>TCELL45:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS144</td></tr>

<tr><td>TCELL45:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.PCS_SCANIN_CH1_FS1</td></tr>

<tr><td>TCELL45:IMUX.IMUX.39.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH1_FS4</td></tr>

<tr><td>TCELL45:IMUX.IMUX.42.DELAY</td><td>GTM_DUAL.RX_RESETMODE_CH1_FS0</td></tr>

<tr><td>TCELL45:IMUX.IMUX.45.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH1_FS7</td></tr>

<tr><td>TCELL46:OUT.0.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF97</td></tr>

<tr><td>TCELL46:OUT.1.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF96</td></tr>

<tr><td>TCELL46:OUT.2.TMIN</td><td>GTM_DUAL.ST_RX_LN3_DELAY_SF0</td></tr>

<tr><td>TCELL46:OUT.3.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF108</td></tr>

<tr><td>TCELL46:OUT.4.TMIN</td><td>GTM_DUAL.ST_RX_LN3_DELAY_SF1</td></tr>

<tr><td>TCELL46:OUT.5.TMIN</td><td>GTM_DUAL.ST_RX_LN3_DELAY_SF2</td></tr>

<tr><td>TCELL46:OUT.6.TMIN</td><td>GTM_DUAL.ST_RX_LN3_DELAY_SF3</td></tr>

<tr><td>TCELL46:OUT.8.TMIN</td><td>GTM_DUAL.ST_RX_LN3_DELAY_SF4</td></tr>

<tr><td>TCELL46:OUT.9.TMIN</td><td>GTM_DUAL.ST_RX_LN3_DELAY_SF5</td></tr>

<tr><td>TCELL46:OUT.10.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF101</td></tr>

<tr><td>TCELL46:OUT.11.TMIN</td><td>GTM_DUAL.ST_RX_LN3_DELAY_SF6</td></tr>

<tr><td>TCELL46:OUT.12.TMIN</td><td>GTM_DUAL.ST_RX_LN3_DELAY_SF7</td></tr>

<tr><td>TCELL46:OUT.13.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF98</td></tr>

<tr><td>TCELL46:OUT.15.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF99</td></tr>

<tr><td>TCELL46:OUT.16.TMIN</td><td>GTM_DUAL.ST_RX_LN3_DELAY_SF8</td></tr>

<tr><td>TCELL46:OUT.17.TMIN</td><td>GTM_DUAL.ST_RX_LN3_DELAY_SF9</td></tr>

<tr><td>TCELL46:OUT.18.TMIN</td><td>GTM_DUAL.ST_RX_LN3_DELAY_SF10</td></tr>

<tr><td>TCELL46:OUT.19.TMIN</td><td>GTM_DUAL.ST_RX_LN3_DELAY_SF11</td></tr>

<tr><td>TCELL46:OUT.20.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF100</td></tr>

<tr><td>TCELL46:OUT.21.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF105</td></tr>

<tr><td>TCELL46:OUT.22.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF107</td></tr>

<tr><td>TCELL46:OUT.24.TMIN</td><td>GTM_DUAL.ST_RX_LN3_DELAY_SF12</td></tr>

<tr><td>TCELL46:OUT.25.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF106</td></tr>

<tr><td>TCELL46:OUT.26.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF104</td></tr>

<tr><td>TCELL46:OUT.27.TMIN</td><td>GTM_DUAL.ST_RX_LN3_DELAY_SF13</td></tr>

<tr><td>TCELL46:OUT.28.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF102</td></tr>

<tr><td>TCELL46:OUT.29.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF103</td></tr>

<tr><td>TCELL46:OUT.30.TMIN</td><td>GTM_DUAL.ST_RX_LN3_DELAY_SF14</td></tr>

<tr><td>TCELL46:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.RX_PMA_RESETMASK_CH1_FS1</td></tr>

<tr><td>TCELL46:IMUX.IMUX.5.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH1_FS2</td></tr>

<tr><td>TCELL46:IMUX.IMUX.7.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH1_FS5</td></tr>

<tr><td>TCELL46:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH1_FS3</td></tr>

<tr><td>TCELL46:IMUX.IMUX.10.DELAY</td><td>GTM_DUAL.RXPRBSPTN_CH1_FS0</td></tr>

<tr><td>TCELL46:IMUX.IMUX.11.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH1_FS6</td></tr>

<tr><td>TCELL46:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH1_FS0</td></tr>

<tr><td>TCELL46:IMUX.IMUX.18.DELAY</td><td>GTM_DUAL.RX_PMA_RESETMASK_CH1_FS0</td></tr>

<tr><td>TCELL46:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH1_FS1</td></tr>

<tr><td>TCELL46:IMUX.IMUX.24.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH1_FS18</td></tr>

<tr><td>TCELL46:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH1_FS20</td></tr>

<tr><td>TCELL46:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.AXIS_STREAMEN_CH1_FS</td></tr>

<tr><td>TCELL46:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH1_FS19</td></tr>

<tr><td>TCELL46:IMUX.IMUX.37.DELAY</td><td>GTM_DUAL.PCS_RSVDIN_CH1_FS4</td></tr>

<tr><td>TCELL46:IMUX.IMUX.46.DELAY</td><td>GTM_DUAL.RX_PMA_RESETMASK_CH1_FS2</td></tr>

<tr><td>TCELL47:OUT.0.TMIN</td><td>GTM_DUAL.ST_RX_LN3_BIT_ERR_1TO0_INC_SF0</td></tr>

<tr><td>TCELL47:OUT.1.TMIN</td><td>GTM_DUAL.ST_RX_LN3_BIT_ERR_1TO0_INC_SF1</td></tr>

<tr><td>TCELL47:OUT.3.TMIN</td><td>GTM_DUAL.ST_RX_LN3_ERR_CNT_INC_SF2</td></tr>

<tr><td>TCELL47:OUT.4.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF87</td></tr>

<tr><td>TCELL47:OUT.5.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF94</td></tr>

<tr><td>TCELL47:OUT.6.TMIN</td><td>GTM_DUAL.ST_RX_LN3_BIT_ERR_1TO0_INC_SF2</td></tr>

<tr><td>TCELL47:OUT.7.TMIN</td><td>GTM_DUAL.ST_RX_LN3_BIT_ERR_1TO0_INC_SF3</td></tr>

<tr><td>TCELL47:OUT.9.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF88</td></tr>

<tr><td>TCELL47:OUT.10.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF90</td></tr>

<tr><td>TCELL47:OUT.11.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF82</td></tr>

<tr><td>TCELL47:OUT.12.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF85</td></tr>

<tr><td>TCELL47:OUT.13.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF84</td></tr>

<tr><td>TCELL47:OUT.14.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF91</td></tr>

<tr><td>TCELL47:OUT.15.TMIN</td><td>GTM_DUAL.ST_RX_LN3_BIT_ERR_1TO0_INC_SF4</td></tr>

<tr><td>TCELL47:OUT.16.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF89</td></tr>

<tr><td>TCELL47:OUT.17.TMIN</td><td>GTM_DUAL.ST_RX_LN3_FEC_LOCK_SF</td></tr>

<tr><td>TCELL47:OUT.18.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF80</td></tr>

<tr><td>TCELL47:OUT.19.TMIN</td><td>GTM_DUAL.ST_RX_LN3_BIT_ERR_1TO0_INC_SF5</td></tr>

<tr><td>TCELL47:OUT.20.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF92</td></tr>

<tr><td>TCELL47:OUT.21.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF86</td></tr>

<tr><td>TCELL47:OUT.22.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF81</td></tr>

<tr><td>TCELL47:OUT.23.TMIN</td><td>GTM_DUAL.ST_RX_LN3_ERR_CNT_INC_SF3</td></tr>

<tr><td>TCELL47:OUT.24.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF93</td></tr>

<tr><td>TCELL47:OUT.25.TMIN</td><td>GTM_DUAL.ST_RX_LN3_BIT_ERR_1TO0_INC_SF6</td></tr>

<tr><td>TCELL47:OUT.26.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF95</td></tr>

<tr><td>TCELL47:OUT.28.TMIN</td><td>GTM_DUAL.ST_RX_LN3_BIT_ERR_1TO0_INC_SF7</td></tr>

<tr><td>TCELL47:OUT.30.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF83</td></tr>

<tr><td>TCELL47:OUT.31.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF79</td></tr>

<tr><td>TCELL47:IMUX.IMUX.1.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS146</td></tr>

<tr><td>TCELL47:IMUX.IMUX.13.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH1_FS14</td></tr>

<tr><td>TCELL47:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS152</td></tr>

<tr><td>TCELL47:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH1_FS15</td></tr>

<tr><td>TCELL47:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS147</td></tr>

<tr><td>TCELL47:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH1_FS17</td></tr>

<tr><td>TCELL47:IMUX.IMUX.23.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH1_FS16</td></tr>

<tr><td>TCELL47:IMUX.IMUX.26.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS148</td></tr>

<tr><td>TCELL47:IMUX.IMUX.30.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS149</td></tr>

<tr><td>TCELL47:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH1_FS12</td></tr>

<tr><td>TCELL47:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS150</td></tr>

<tr><td>TCELL47:IMUX.IMUX.38.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS151</td></tr>

<tr><td>TCELL47:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH1_FS2</td></tr>

<tr><td>TCELL47:IMUX.IMUX.44.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH1_FS13</td></tr>

<tr><td>TCELL47:IMUX.IMUX.46.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH1_FS3</td></tr>

<tr><td>TCELL48:OUT.0.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF76</td></tr>

<tr><td>TCELL48:OUT.1.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF67</td></tr>

<tr><td>TCELL48:OUT.2.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF69</td></tr>

<tr><td>TCELL48:OUT.4.TMIN</td><td>GTM_DUAL.ST_RX1_CORR_CW_INC_SF</td></tr>

<tr><td>TCELL48:OUT.6.TMIN</td><td>GTM_DUAL.ST_RX1_CW_INC_SF</td></tr>

<tr><td>TCELL48:OUT.8.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF75</td></tr>

<tr><td>TCELL48:OUT.9.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF55</td></tr>

<tr><td>TCELL48:OUT.10.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF68</td></tr>

<tr><td>TCELL48:OUT.11.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF56</td></tr>

<tr><td>TCELL48:OUT.12.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF64</td></tr>

<tr><td>TCELL48:OUT.13.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF70</td></tr>

<tr><td>TCELL48:OUT.14.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF77</td></tr>

<tr><td>TCELL48:OUT.15.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF60</td></tr>

<tr><td>TCELL48:OUT.16.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF74</td></tr>

<tr><td>TCELL48:OUT.17.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF78</td></tr>

<tr><td>TCELL48:OUT.18.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF66</td></tr>

<tr><td>TCELL48:OUT.19.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF61</td></tr>

<tr><td>TCELL48:OUT.20.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF63</td></tr>

<tr><td>TCELL48:OUT.21.TMIN</td><td>GTM_DUAL.ST_RX1_FEC_ALIGNED_SF</td></tr>

<tr><td>TCELL48:OUT.22.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF65</td></tr>

<tr><td>TCELL48:OUT.23.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF62</td></tr>

<tr><td>TCELL48:OUT.24.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF59</td></tr>

<tr><td>TCELL48:OUT.25.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF73</td></tr>

<tr><td>TCELL48:OUT.27.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF72</td></tr>

<tr><td>TCELL48:OUT.28.TMIN</td><td>GTM_DUAL.ST_RX1_UNCORR_CW_INC_SF</td></tr>

<tr><td>TCELL48:OUT.29.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF71</td></tr>

<tr><td>TCELL48:OUT.30.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF57</td></tr>

<tr><td>TCELL48:OUT.31.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF58</td></tr>

<tr><td>TCELL48:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS240</td></tr>

<tr><td>TCELL48:IMUX.IMUX.3.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS233</td></tr>

<tr><td>TCELL48:IMUX.IMUX.4.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS221</td></tr>

<tr><td>TCELL48:IMUX.IMUX.5.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS236</td></tr>

<tr><td>TCELL48:IMUX.IMUX.7.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS241</td></tr>

<tr><td>TCELL48:IMUX.IMUX.8.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS219</td></tr>

<tr><td>TCELL48:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS254</td></tr>

<tr><td>TCELL48:IMUX.IMUX.10.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS227</td></tr>

<tr><td>TCELL48:IMUX.IMUX.11.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS255</td></tr>

<tr><td>TCELL48:IMUX.IMUX.13.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS243</td></tr>

<tr><td>TCELL48:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS230</td></tr>

<tr><td>TCELL48:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS224</td></tr>

<tr><td>TCELL48:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS252</td></tr>

<tr><td>TCELL48:IMUX.IMUX.18.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS223</td></tr>

<tr><td>TCELL48:IMUX.IMUX.19.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS247</td></tr>

<tr><td>TCELL48:IMUX.IMUX.20.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS245</td></tr>

<tr><td>TCELL48:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS235</td></tr>

<tr><td>TCELL48:IMUX.IMUX.23.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS246</td></tr>

<tr><td>TCELL48:IMUX.IMUX.24.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS238</td></tr>

<tr><td>TCELL48:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS231</td></tr>

<tr><td>TCELL48:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS218</td></tr>

<tr><td>TCELL48:IMUX.IMUX.30.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS251</td></tr>

<tr><td>TCELL48:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS228</td></tr>

<tr><td>TCELL48:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS234</td></tr>

<tr><td>TCELL48:IMUX.IMUX.33.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS244</td></tr>

<tr><td>TCELL48:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS237</td></tr>

<tr><td>TCELL48:IMUX.IMUX.36.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS250</td></tr>

<tr><td>TCELL48:IMUX.IMUX.37.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS253</td></tr>

<tr><td>TCELL48:IMUX.IMUX.38.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS242</td></tr>

<tr><td>TCELL48:IMUX.IMUX.39.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS220</td></tr>

<tr><td>TCELL48:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS248</td></tr>

<tr><td>TCELL48:IMUX.IMUX.41.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS222</td></tr>

<tr><td>TCELL48:IMUX.IMUX.42.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS239</td></tr>

<tr><td>TCELL48:IMUX.IMUX.43.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS226</td></tr>

<tr><td>TCELL48:IMUX.IMUX.44.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS232</td></tr>

<tr><td>TCELL48:IMUX.IMUX.45.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS249</td></tr>

<tr><td>TCELL48:IMUX.IMUX.46.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS229</td></tr>

<tr><td>TCELL48:IMUX.IMUX.47.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS225</td></tr>

<tr><td>TCELL49:OUT.1.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF49</td></tr>

<tr><td>TCELL49:OUT.2.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF47</td></tr>

<tr><td>TCELL49:OUT.3.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF52</td></tr>

<tr><td>TCELL49:OUT.4.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF34</td></tr>

<tr><td>TCELL49:OUT.5.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF40</td></tr>

<tr><td>TCELL49:OUT.6.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF46</td></tr>

<tr><td>TCELL49:OUT.7.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF50</td></tr>

<tr><td>TCELL49:OUT.8.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF43</td></tr>

<tr><td>TCELL49:OUT.9.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF38</td></tr>

<tr><td>TCELL49:OUT.10.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF33</td></tr>

<tr><td>TCELL49:OUT.12.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF32</td></tr>

<tr><td>TCELL49:OUT.13.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF31</td></tr>

<tr><td>TCELL49:OUT.14.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF30</td></tr>

<tr><td>TCELL49:OUT.16.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF28</td></tr>

<tr><td>TCELL49:OUT.17.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF53</td></tr>

<tr><td>TCELL49:OUT.19.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF51</td></tr>

<tr><td>TCELL49:OUT.20.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF44</td></tr>

<tr><td>TCELL49:OUT.21.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF35</td></tr>

<tr><td>TCELL49:OUT.22.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF45</td></tr>

<tr><td>TCELL49:OUT.23.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF54</td></tr>

<tr><td>TCELL49:OUT.24.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF48</td></tr>

<tr><td>TCELL49:OUT.25.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF39</td></tr>

<tr><td>TCELL49:OUT.26.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF36</td></tr>

<tr><td>TCELL49:OUT.27.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF29</td></tr>

<tr><td>TCELL49:OUT.28.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF27</td></tr>

<tr><td>TCELL49:OUT.29.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF37</td></tr>

<tr><td>TCELL49:OUT.30.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF42</td></tr>

<tr><td>TCELL49:OUT.31.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF41</td></tr>

<tr><td>TCELL49:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS210</td></tr>

<tr><td>TCELL49:IMUX.IMUX.3.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS194</td></tr>

<tr><td>TCELL49:IMUX.IMUX.6.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS204</td></tr>

<tr><td>TCELL49:IMUX.IMUX.7.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS196</td></tr>

<tr><td>TCELL49:IMUX.IMUX.8.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS184</td></tr>

<tr><td>TCELL49:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS201</td></tr>

<tr><td>TCELL49:IMUX.IMUX.10.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS195</td></tr>

<tr><td>TCELL49:IMUX.IMUX.11.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS211</td></tr>

<tr><td>TCELL49:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS193</td></tr>

<tr><td>TCELL49:IMUX.IMUX.13.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS187</td></tr>

<tr><td>TCELL49:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS209</td></tr>

<tr><td>TCELL49:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS208</td></tr>

<tr><td>TCELL49:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS217</td></tr>

<tr><td>TCELL49:IMUX.IMUX.18.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS206</td></tr>

<tr><td>TCELL49:IMUX.IMUX.19.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS213</td></tr>

<tr><td>TCELL49:IMUX.IMUX.20.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS214</td></tr>

<tr><td>TCELL49:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS188</td></tr>

<tr><td>TCELL49:IMUX.IMUX.23.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS215</td></tr>

<tr><td>TCELL49:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS199</td></tr>

<tr><td>TCELL49:IMUX.IMUX.28.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS197</td></tr>

<tr><td>TCELL49:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS198</td></tr>

<tr><td>TCELL49:IMUX.IMUX.30.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS200</td></tr>

<tr><td>TCELL49:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS205</td></tr>

<tr><td>TCELL49:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS186</td></tr>

<tr><td>TCELL49:IMUX.IMUX.33.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS216</td></tr>

<tr><td>TCELL49:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS207</td></tr>

<tr><td>TCELL49:IMUX.IMUX.35.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS191</td></tr>

<tr><td>TCELL49:IMUX.IMUX.36.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS212</td></tr>

<tr><td>TCELL49:IMUX.IMUX.37.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS183</td></tr>

<tr><td>TCELL49:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS192</td></tr>

<tr><td>TCELL49:IMUX.IMUX.42.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS185</td></tr>

<tr><td>TCELL49:IMUX.IMUX.43.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS189</td></tr>

<tr><td>TCELL49:IMUX.IMUX.45.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS203</td></tr>

<tr><td>TCELL49:IMUX.IMUX.46.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS190</td></tr>

<tr><td>TCELL49:IMUX.IMUX.47.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS202</td></tr>

<tr><td>TCELL50:OUT.0.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF19</td></tr>

<tr><td>TCELL50:OUT.1.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF2</td></tr>

<tr><td>TCELL50:OUT.2.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF14</td></tr>

<tr><td>TCELL50:OUT.3.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF12</td></tr>

<tr><td>TCELL50:OUT.5.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF15</td></tr>

<tr><td>TCELL50:OUT.6.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF24</td></tr>

<tr><td>TCELL50:OUT.7.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF17</td></tr>

<tr><td>TCELL50:OUT.8.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF20</td></tr>

<tr><td>TCELL50:OUT.9.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF0</td></tr>

<tr><td>TCELL50:OUT.11.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF11</td></tr>

<tr><td>TCELL50:OUT.12.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF5</td></tr>

<tr><td>TCELL50:OUT.13.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF13</td></tr>

<tr><td>TCELL50:OUT.14.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF23</td></tr>

<tr><td>TCELL50:OUT.15.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF18</td></tr>

<tr><td>TCELL50:OUT.16.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF3</td></tr>

<tr><td>TCELL50:OUT.17.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF4</td></tr>

<tr><td>TCELL50:OUT.18.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF7</td></tr>

<tr><td>TCELL50:OUT.19.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF1</td></tr>

<tr><td>TCELL50:OUT.20.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF10</td></tr>

<tr><td>TCELL50:OUT.21.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF8</td></tr>

<tr><td>TCELL50:OUT.23.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF6</td></tr>

<tr><td>TCELL50:OUT.24.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF21</td></tr>

<tr><td>TCELL50:OUT.25.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF16</td></tr>

<tr><td>TCELL50:OUT.26.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF9</td></tr>

<tr><td>TCELL50:OUT.27.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF26</td></tr>

<tr><td>TCELL50:OUT.28.TMIN</td><td>GTM_DUAL.RXDATA_FLAGS_CH1_SF0</td></tr>

<tr><td>TCELL50:OUT.29.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF25</td></tr>

<tr><td>TCELL50:OUT.30.TMIN</td><td>GTM_DUAL.RXDATA_CH1_SF22</td></tr>

<tr><td>TCELL50:IMUX.IMUX.0.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS167</td></tr>

<tr><td>TCELL50:IMUX.IMUX.1.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS152</td></tr>

<tr><td>TCELL50:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS175</td></tr>

<tr><td>TCELL50:IMUX.IMUX.3.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS160</td></tr>

<tr><td>TCELL50:IMUX.IMUX.4.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS176</td></tr>

<tr><td>TCELL50:IMUX.IMUX.5.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS150</td></tr>

<tr><td>TCELL50:IMUX.IMUX.6.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS164</td></tr>

<tr><td>TCELL50:IMUX.IMUX.7.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS178</td></tr>

<tr><td>TCELL50:IMUX.IMUX.8.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS179</td></tr>

<tr><td>TCELL50:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS153</td></tr>

<tr><td>TCELL50:IMUX.IMUX.10.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS157</td></tr>

<tr><td>TCELL50:IMUX.IMUX.11.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS149</td></tr>

<tr><td>TCELL50:IMUX.IMUX.13.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS168</td></tr>

<tr><td>TCELL50:IMUX.IMUX.19.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS155</td></tr>

<tr><td>TCELL50:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS177</td></tr>

<tr><td>TCELL50:IMUX.IMUX.23.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS163</td></tr>

<tr><td>TCELL50:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS162</td></tr>

<tr><td>TCELL50:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS166</td></tr>

<tr><td>TCELL50:IMUX.IMUX.28.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS170</td></tr>

<tr><td>TCELL50:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS151</td></tr>

<tr><td>TCELL50:IMUX.IMUX.30.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS182</td></tr>

<tr><td>TCELL50:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS165</td></tr>

<tr><td>TCELL50:IMUX.IMUX.33.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS174</td></tr>

<tr><td>TCELL50:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS154</td></tr>

<tr><td>TCELL50:IMUX.IMUX.35.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS173</td></tr>

<tr><td>TCELL50:IMUX.IMUX.36.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS169</td></tr>

<tr><td>TCELL50:IMUX.IMUX.37.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS159</td></tr>

<tr><td>TCELL50:IMUX.IMUX.38.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS172</td></tr>

<tr><td>TCELL50:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS158</td></tr>

<tr><td>TCELL50:IMUX.IMUX.41.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS180</td></tr>

<tr><td>TCELL50:IMUX.IMUX.44.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS181</td></tr>

<tr><td>TCELL50:IMUX.IMUX.45.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS156</td></tr>

<tr><td>TCELL50:IMUX.IMUX.46.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS171</td></tr>

<tr><td>TCELL50:IMUX.IMUX.47.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS161</td></tr>

<tr><td>TCELL51:OUT.0.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH1_SF9</td></tr>

<tr><td>TCELL51:OUT.1.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH1_SF6</td></tr>

<tr><td>TCELL51:OUT.5.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF24</td></tr>

<tr><td>TCELL51:OUT.13.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH1_SF4</td></tr>

<tr><td>TCELL51:OUT.16.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH1_SF8</td></tr>

<tr><td>TCELL51:OUT.18.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH1_SF3</td></tr>

<tr><td>TCELL51:OUT.20.TMIN</td><td>GTM_DUAL.RXRESETDONE_CH1_SF</td></tr>

<tr><td>TCELL51:OUT.23.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH1_SF2</td></tr>

<tr><td>TCELL51:OUT.25.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH1_SF5</td></tr>

<tr><td>TCELL51:OUT.30.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH1_SF7</td></tr>

<tr><td>TCELL51:IMUX.CTRL.4</td><td>GTM_DUAL.TSTCLK1_CH1_FS</td></tr>

<tr><td>TCELL51:IMUX.IMUX.0.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS144</td></tr>

<tr><td>TCELL51:IMUX.IMUX.1.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS145</td></tr>

<tr><td>TCELL51:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS134</td></tr>

<tr><td>TCELL51:IMUX.IMUX.3.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS135</td></tr>

<tr><td>TCELL51:IMUX.IMUX.5.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS141</td></tr>

<tr><td>TCELL51:IMUX.IMUX.7.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS125</td></tr>

<tr><td>TCELL51:IMUX.IMUX.8.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS117</td></tr>

<tr><td>TCELL51:IMUX.IMUX.10.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS115</td></tr>

<tr><td>TCELL51:IMUX.IMUX.11.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS138</td></tr>

<tr><td>TCELL51:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS114</td></tr>

<tr><td>TCELL51:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS112</td></tr>

<tr><td>TCELL51:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS121</td></tr>

<tr><td>TCELL51:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS130</td></tr>

<tr><td>TCELL51:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS131</td></tr>

<tr><td>TCELL51:IMUX.IMUX.18.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS143</td></tr>

<tr><td>TCELL51:IMUX.IMUX.20.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS124</td></tr>

<tr><td>TCELL51:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS127</td></tr>

<tr><td>TCELL51:IMUX.IMUX.23.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS128</td></tr>

<tr><td>TCELL51:IMUX.IMUX.24.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS133</td></tr>

<tr><td>TCELL51:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS120</td></tr>

<tr><td>TCELL51:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS111</td></tr>

<tr><td>TCELL51:IMUX.IMUX.28.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS146</td></tr>

<tr><td>TCELL51:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS119</td></tr>

<tr><td>TCELL51:IMUX.IMUX.30.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS136</td></tr>

<tr><td>TCELL51:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS140</td></tr>

<tr><td>TCELL51:IMUX.IMUX.33.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS148</td></tr>

<tr><td>TCELL51:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS123</td></tr>

<tr><td>TCELL51:IMUX.IMUX.35.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS126</td></tr>

<tr><td>TCELL51:IMUX.IMUX.36.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS147</td></tr>

<tr><td>TCELL51:IMUX.IMUX.38.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS118</td></tr>

<tr><td>TCELL51:IMUX.IMUX.39.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS129</td></tr>

<tr><td>TCELL51:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS139</td></tr>

<tr><td>TCELL51:IMUX.IMUX.41.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS113</td></tr>

<tr><td>TCELL51:IMUX.IMUX.42.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS137</td></tr>

<tr><td>TCELL51:IMUX.IMUX.44.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS142</td></tr>

<tr><td>TCELL51:IMUX.IMUX.45.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS132</td></tr>

<tr><td>TCELL51:IMUX.IMUX.46.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS116</td></tr>

<tr><td>TCELL51:IMUX.IMUX.47.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS122</td></tr>

<tr><td>TCELL52:OUT.0.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH1_SF1</td></tr>

<tr><td>TCELL52:OUT.1.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH1_SF7</td></tr>

<tr><td>TCELL52:OUT.2.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH1_SF2</td></tr>

<tr><td>TCELL52:OUT.3.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF20</td></tr>

<tr><td>TCELL52:OUT.4.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH1_SF7</td></tr>

<tr><td>TCELL52:OUT.11.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH1_SF5</td></tr>

<tr><td>TCELL52:OUT.13.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF21</td></tr>

<tr><td>TCELL52:OUT.16.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH1_SF3</td></tr>

<tr><td>TCELL52:OUT.18.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH1_SF4</td></tr>

<tr><td>TCELL52:OUT.21.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH1_SF6</td></tr>

<tr><td>TCELL52:OUT.22.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH1_SF1</td></tr>

<tr><td>TCELL52:OUT.23.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH1_SF6</td></tr>

<tr><td>TCELL52:OUT.24.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF22</td></tr>

<tr><td>TCELL52:OUT.25.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF23</td></tr>

<tr><td>TCELL52:OUT.30.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH1_SF5</td></tr>

<tr><td>TCELL52:OUT.31.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH1_SF8</td></tr>

<tr><td>TCELL52:IMUX.IMUX.0.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS85</td></tr>

<tr><td>TCELL52:IMUX.IMUX.1.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS103</td></tr>

<tr><td>TCELL52:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS108</td></tr>

<tr><td>TCELL52:IMUX.IMUX.3.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS93</td></tr>

<tr><td>TCELL52:IMUX.IMUX.5.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS73</td></tr>

<tr><td>TCELL52:IMUX.IMUX.6.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS87</td></tr>

<tr><td>TCELL52:IMUX.IMUX.7.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS89</td></tr>

<tr><td>TCELL52:IMUX.IMUX.8.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS82</td></tr>

<tr><td>TCELL52:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS79</td></tr>

<tr><td>TCELL52:IMUX.IMUX.10.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS88</td></tr>

<tr><td>TCELL52:IMUX.IMUX.11.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS86</td></tr>

<tr><td>TCELL52:IMUX.IMUX.13.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS94</td></tr>

<tr><td>TCELL52:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS90</td></tr>

<tr><td>TCELL52:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS97</td></tr>

<tr><td>TCELL52:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS84</td></tr>

<tr><td>TCELL52:IMUX.IMUX.18.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS76</td></tr>

<tr><td>TCELL52:IMUX.IMUX.19.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS105</td></tr>

<tr><td>TCELL52:IMUX.IMUX.20.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS74</td></tr>

<tr><td>TCELL52:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS99</td></tr>

<tr><td>TCELL52:IMUX.IMUX.24.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS106</td></tr>

<tr><td>TCELL52:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS110</td></tr>

<tr><td>TCELL52:IMUX.IMUX.28.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS91</td></tr>

<tr><td>TCELL52:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS101</td></tr>

<tr><td>TCELL52:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS78</td></tr>

<tr><td>TCELL52:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS109</td></tr>

<tr><td>TCELL52:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS75</td></tr>

<tr><td>TCELL52:IMUX.IMUX.35.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS80</td></tr>

<tr><td>TCELL52:IMUX.IMUX.36.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS98</td></tr>

<tr><td>TCELL52:IMUX.IMUX.37.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS100</td></tr>

<tr><td>TCELL52:IMUX.IMUX.38.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS96</td></tr>

<tr><td>TCELL52:IMUX.IMUX.39.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS83</td></tr>

<tr><td>TCELL52:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS95</td></tr>

<tr><td>TCELL52:IMUX.IMUX.41.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS104</td></tr>

<tr><td>TCELL52:IMUX.IMUX.42.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS92</td></tr>

<tr><td>TCELL52:IMUX.IMUX.43.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS107</td></tr>

<tr><td>TCELL52:IMUX.IMUX.44.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS102</td></tr>

<tr><td>TCELL52:IMUX.IMUX.45.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS77</td></tr>

<tr><td>TCELL52:IMUX.IMUX.46.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS81</td></tr>

<tr><td>TCELL53:OUT.4.TMIN</td><td>GTM_DUAL.PMA_RSVDOUT_CH1_SF0</td></tr>

<tr><td>TCELL53:OUT.8.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH1_SF2</td></tr>

<tr><td>TCELL53:OUT.9.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH1_SF4</td></tr>

<tr><td>TCELL53:OUT.14.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF166</td></tr>

<tr><td>TCELL53:OUT.15.TMIN</td><td>GTM_DUAL.ST_RX_LN2_MAPPING_SF1</td></tr>

<tr><td>TCELL53:OUT.18.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF16</td></tr>

<tr><td>TCELL53:OUT.23.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF19</td></tr>

<tr><td>TCELL53:OUT.25.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF17</td></tr>

<tr><td>TCELL53:OUT.28.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF18</td></tr>

<tr><td>TCELL53:OUT.30.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH1_SF3</td></tr>

<tr><td>TCELL53:IMUX.CTRL.0</td><td>GTM_DUAL.TSTCLK0_CH1_FS</td></tr>

<tr><td>TCELL53:IMUX.IMUX.1.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS59</td></tr>

<tr><td>TCELL53:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS70</td></tr>

<tr><td>TCELL53:IMUX.IMUX.4.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS56</td></tr>

<tr><td>TCELL53:IMUX.IMUX.5.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS50</td></tr>

<tr><td>TCELL53:IMUX.IMUX.8.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS69</td></tr>

<tr><td>TCELL53:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS53</td></tr>

<tr><td>TCELL53:IMUX.IMUX.10.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS37</td></tr>

<tr><td>TCELL53:IMUX.IMUX.11.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS47</td></tr>

<tr><td>TCELL53:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS41</td></tr>

<tr><td>TCELL53:IMUX.IMUX.13.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS67</td></tr>

<tr><td>TCELL53:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS71</td></tr>

<tr><td>TCELL53:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS54</td></tr>

<tr><td>TCELL53:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS40</td></tr>

<tr><td>TCELL53:IMUX.IMUX.18.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS49</td></tr>

<tr><td>TCELL53:IMUX.IMUX.20.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS68</td></tr>

<tr><td>TCELL53:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS72</td></tr>

<tr><td>TCELL53:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS45</td></tr>

<tr><td>TCELL53:IMUX.IMUX.24.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS66</td></tr>

<tr><td>TCELL53:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS58</td></tr>

<tr><td>TCELL53:IMUX.IMUX.26.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS63</td></tr>

<tr><td>TCELL53:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS39</td></tr>

<tr><td>TCELL53:IMUX.IMUX.28.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS64</td></tr>

<tr><td>TCELL53:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS55</td></tr>

<tr><td>TCELL53:IMUX.IMUX.30.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS62</td></tr>

<tr><td>TCELL53:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS36</td></tr>

<tr><td>TCELL53:IMUX.IMUX.33.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS43</td></tr>

<tr><td>TCELL53:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS65</td></tr>

<tr><td>TCELL53:IMUX.IMUX.35.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS57</td></tr>

<tr><td>TCELL53:IMUX.IMUX.36.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS52</td></tr>

<tr><td>TCELL53:IMUX.IMUX.37.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS46</td></tr>

<tr><td>TCELL53:IMUX.IMUX.38.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS38</td></tr>

<tr><td>TCELL53:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS44</td></tr>

<tr><td>TCELL53:IMUX.IMUX.42.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS42</td></tr>

<tr><td>TCELL53:IMUX.IMUX.43.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS60</td></tr>

<tr><td>TCELL53:IMUX.IMUX.44.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS48</td></tr>

<tr><td>TCELL53:IMUX.IMUX.45.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS51</td></tr>

<tr><td>TCELL53:IMUX.IMUX.46.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS61</td></tr>

<tr><td>TCELL54:OUT.4.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF167</td></tr>

<tr><td>TCELL54:OUT.6.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF15</td></tr>

<tr><td>TCELL54:OUT.8.TMIN</td><td>GTM_DUAL.ST_RX_LN0_MAPPING_SF0</td></tr>

<tr><td>TCELL54:OUT.12.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF14</td></tr>

<tr><td>TCELL54:OUT.15.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF168</td></tr>

<tr><td>TCELL54:OUT.16.TMIN</td><td>GTM_DUAL.ST_RX_LN3_MAPPING_SF1</td></tr>

<tr><td>TCELL54:OUT.17.TMIN</td><td>GTM_DUAL.GTPOWERGOOD_SF</td></tr>

<tr><td>TCELL54:OUT.24.TMIN</td><td>GTM_DUAL.ST_RX_LN0_MAPPING_SF1</td></tr>

<tr><td>TCELL54:OUT.25.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF13</td></tr>

<tr><td>TCELL54:OUT.27.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF169</td></tr>

<tr><td>TCELL54:IMUX.IMUX.0.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS0</td></tr>

<tr><td>TCELL54:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS16</td></tr>

<tr><td>TCELL54:IMUX.IMUX.3.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS35</td></tr>

<tr><td>TCELL54:IMUX.IMUX.4.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS1</td></tr>

<tr><td>TCELL54:IMUX.IMUX.5.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS26</td></tr>

<tr><td>TCELL54:IMUX.IMUX.6.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS34</td></tr>

<tr><td>TCELL54:IMUX.IMUX.7.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS20</td></tr>

<tr><td>TCELL54:IMUX.IMUX.8.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS10</td></tr>

<tr><td>TCELL54:IMUX.IMUX.11.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS7</td></tr>

<tr><td>TCELL54:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS29</td></tr>

<tr><td>TCELL54:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS9</td></tr>

<tr><td>TCELL54:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS2</td></tr>

<tr><td>TCELL54:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS28</td></tr>

<tr><td>TCELL54:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.TXDATA_START_CH1_FS</td></tr>

<tr><td>TCELL54:IMUX.IMUX.18.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS32</td></tr>

<tr><td>TCELL54:IMUX.IMUX.20.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS24</td></tr>

<tr><td>TCELL54:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS8</td></tr>

<tr><td>TCELL54:IMUX.IMUX.23.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS15</td></tr>

<tr><td>TCELL54:IMUX.IMUX.24.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS12</td></tr>

<tr><td>TCELL54:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS25</td></tr>

<tr><td>TCELL54:IMUX.IMUX.26.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS11</td></tr>

<tr><td>TCELL54:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS31</td></tr>

<tr><td>TCELL54:IMUX.IMUX.30.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS14</td></tr>

<tr><td>TCELL54:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS13</td></tr>

<tr><td>TCELL54:IMUX.IMUX.33.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS27</td></tr>

<tr><td>TCELL54:IMUX.IMUX.35.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS33</td></tr>

<tr><td>TCELL54:IMUX.IMUX.36.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS3</td></tr>

<tr><td>TCELL54:IMUX.IMUX.37.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS21</td></tr>

<tr><td>TCELL54:IMUX.IMUX.38.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS18</td></tr>

<tr><td>TCELL54:IMUX.IMUX.39.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS30</td></tr>

<tr><td>TCELL54:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS17</td></tr>

<tr><td>TCELL54:IMUX.IMUX.41.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS19</td></tr>

<tr><td>TCELL54:IMUX.IMUX.42.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS22</td></tr>

<tr><td>TCELL54:IMUX.IMUX.43.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS4</td></tr>

<tr><td>TCELL54:IMUX.IMUX.44.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS23</td></tr>

<tr><td>TCELL54:IMUX.IMUX.46.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS6</td></tr>

<tr><td>TCELL54:IMUX.IMUX.47.DELAY</td><td>GTM_DUAL.TXDATA_CH1_FS5</td></tr>

<tr><td>TCELL55:OUT.1.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF170</td></tr>

<tr><td>TCELL55:OUT.4.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF171</td></tr>

<tr><td>TCELL55:OUT.7.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF172</td></tr>

<tr><td>TCELL55:OUT.8.TMIN</td><td>GTM_DUAL.RESET_EXCEPTION_CH1_SF</td></tr>

<tr><td>TCELL55:OUT.12.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF173</td></tr>

<tr><td>TCELL55:OUT.15.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF174</td></tr>

<tr><td>TCELL55:OUT.19.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF175</td></tr>

<tr><td>TCELL55:OUT.22.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF176</td></tr>

<tr><td>TCELL55:OUT.26.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF177</td></tr>

<tr><td>TCELL55:OUT.29.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF178</td></tr>

<tr><td>TCELL55:IMUX.IMUX.11.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS163</td></tr>

<tr><td>TCELL55:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS164</td></tr>

<tr><td>TCELL55:IMUX.IMUX.13.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS165</td></tr>

<tr><td>TCELL55:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS166</td></tr>

<tr><td>TCELL55:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS167</td></tr>

<tr><td>TCELL55:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS153</td></tr>

<tr><td>TCELL55:IMUX.IMUX.18.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS154</td></tr>

<tr><td>TCELL55:IMUX.IMUX.20.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS155</td></tr>

<tr><td>TCELL55:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS156</td></tr>

<tr><td>TCELL55:IMUX.IMUX.24.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS157</td></tr>

<tr><td>TCELL55:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS158</td></tr>

<tr><td>TCELL55:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS159</td></tr>

<tr><td>TCELL55:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS160</td></tr>

<tr><td>TCELL55:IMUX.IMUX.33.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS161</td></tr>

<tr><td>TCELL55:IMUX.IMUX.35.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS162</td></tr>

<tr><td>TCELL56:OUT.2.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF12</td></tr>

<tr><td>TCELL56:OUT.3.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF11</td></tr>

<tr><td>TCELL56:OUT.7.TMIN</td><td>GTM_DUAL.PCS_RSVDOUT_CH1_SF0</td></tr>

<tr><td>TCELL56:OUT.11.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF5</td></tr>

<tr><td>TCELL56:OUT.14.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF6</td></tr>

<tr><td>TCELL56:OUT.16.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF179</td></tr>

<tr><td>TCELL56:OUT.17.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF7</td></tr>

<tr><td>TCELL56:OUT.19.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF9</td></tr>

<tr><td>TCELL56:OUT.20.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF8</td></tr>

<tr><td>TCELL56:OUT.29.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF10</td></tr>

<tr><td>TCELL56:IMUX.IMUX.0.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH1_FS8</td></tr>

<tr><td>TCELL56:IMUX.IMUX.1.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS168</td></tr>

<tr><td>TCELL56:IMUX.IMUX.3.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS169</td></tr>

<tr><td>TCELL56:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.AXIS_EYESCANRST_CH1_FS</td></tr>

<tr><td>TCELL56:IMUX.IMUX.22.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH1_FS10</td></tr>

<tr><td>TCELL56:IMUX.IMUX.23.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH1_FS11</td></tr>

<tr><td>TCELL56:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS170</td></tr>

<tr><td>TCELL56:IMUX.IMUX.30.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH1_FS1</td></tr>

<tr><td>TCELL56:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.PMA_RSVDIN_CH1_FS0</td></tr>

<tr><td>TCELL56:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS171</td></tr>

<tr><td>TCELL56:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH1_FS7</td></tr>

<tr><td>TCELL56:IMUX.IMUX.36.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS172</td></tr>

<tr><td>TCELL56:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS173</td></tr>

<tr><td>TCELL56:IMUX.IMUX.44.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS174</td></tr>

<tr><td>TCELL56:IMUX.IMUX.47.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH1_FS9</td></tr>

<tr><td>TCELL57:OUT.1.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF180</td></tr>

<tr><td>TCELL57:OUT.3.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF181</td></tr>

<tr><td>TCELL57:OUT.6.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF182</td></tr>

<tr><td>TCELL57:OUT.9.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF183</td></tr>

<tr><td>TCELL57:OUT.12.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF184</td></tr>

<tr><td>TCELL57:OUT.15.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF185</td></tr>

<tr><td>TCELL57:OUT.18.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF186</td></tr>

<tr><td>TCELL57:OUT.21.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF187</td></tr>

<tr><td>TCELL57:OUT.24.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF188</td></tr>

<tr><td>TCELL57:OUT.27.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF189</td></tr>

<tr><td>TCELL57:OUT.30.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF190</td></tr>

<tr><td>TCELL57:IMUX.IMUX.6.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS180</td></tr>

<tr><td>TCELL57:IMUX.IMUX.7.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS181</td></tr>

<tr><td>TCELL57:IMUX.IMUX.8.DELAY</td><td>GTM_DUAL.FEC_SCANMODEB_FS</td></tr>

<tr><td>TCELL57:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS187</td></tr>

<tr><td>TCELL57:IMUX.IMUX.15.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS188</td></tr>

<tr><td>TCELL57:IMUX.IMUX.16.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS175</td></tr>

<tr><td>TCELL57:IMUX.IMUX.18.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS176</td></tr>

<tr><td>TCELL57:IMUX.IMUX.20.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS177</td></tr>

<tr><td>TCELL57:IMUX.IMUX.23.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS178</td></tr>

<tr><td>TCELL57:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS179</td></tr>

<tr><td>TCELL57:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS182</td></tr>

<tr><td>TCELL57:IMUX.IMUX.34.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS183</td></tr>

<tr><td>TCELL57:IMUX.IMUX.36.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS184</td></tr>

<tr><td>TCELL57:IMUX.IMUX.39.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS185</td></tr>

<tr><td>TCELL57:IMUX.IMUX.41.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS186</td></tr>

<tr><td>TCELL58:OUT.1.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF191</td></tr>

<tr><td>TCELL58:OUT.2.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF2</td></tr>

<tr><td>TCELL58:OUT.5.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF4</td></tr>

<tr><td>TCELL58:OUT.6.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF192</td></tr>

<tr><td>TCELL58:OUT.10.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF193</td></tr>

<tr><td>TCELL58:OUT.11.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF3</td></tr>

<tr><td>TCELL58:OUT.15.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF194</td></tr>

<tr><td>TCELL58:OUT.17.TMIN</td><td>GTM_DUAL.RCAL_SF0</td></tr>

<tr><td>TCELL58:OUT.20.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF195</td></tr>

<tr><td>TCELL58:OUT.21.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF1</td></tr>

<tr><td>TCELL58:OUT.25.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF196</td></tr>

<tr><td>TCELL58:OUT.29.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF197</td></tr>

<tr><td>TCELL58:IMUX.IMUX.5.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS191</td></tr>

<tr><td>TCELL58:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS193</td></tr>

<tr><td>TCELL58:IMUX.IMUX.11.DELAY</td><td>GTM_DUAL.BGRCALCTL_FS3</td></tr>

<tr><td>TCELL58:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.BGRCALCTL_FS4</td></tr>

<tr><td>TCELL58:IMUX.IMUX.17.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS189</td></tr>

<tr><td>TCELL58:IMUX.IMUX.18.DELAY</td><td>GTM_DUAL.BGRCALCTL_FS0</td></tr>

<tr><td>TCELL58:IMUX.IMUX.21.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS190</td></tr>

<tr><td>TCELL58:IMUX.IMUX.24.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH1_FS6</td></tr>

<tr><td>TCELL58:IMUX.IMUX.25.DELAY</td><td>GTM_DUAL.BGRCALCTL_FS1</td></tr>

<tr><td>TCELL58:IMUX.IMUX.29.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS192</td></tr>

<tr><td>TCELL58:IMUX.IMUX.31.DELAY</td><td>GTM_DUAL.BGRCALCTL_FS2</td></tr>

<tr><td>TCELL58:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.BGTESTEN_FS</td></tr>

<tr><td>TCELL58:IMUX.IMUX.37.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS194</td></tr>

<tr><td>TCELL58:IMUX.IMUX.41.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS195</td></tr>

<tr><td>TCELL58:IMUX.IMUX.45.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS196</td></tr>

<tr><td>TCELL59:OUT.3.TMIN</td><td>GTM_DUAL.RCAL_SF1</td></tr>

<tr><td>TCELL59:OUT.4.TMIN</td><td>GTM_DUAL.DMONOUT_CH1_SF0</td></tr>

<tr><td>TCELL59:OUT.6.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH1_SF1</td></tr>

<tr><td>TCELL59:OUT.8.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF198</td></tr>

<tr><td>TCELL59:OUT.12.TMIN</td><td>GTM_DUAL.RCAL_SF2</td></tr>

<tr><td>TCELL59:OUT.13.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH1_SF0</td></tr>

<tr><td>TCELL59:OUT.16.TMIN</td><td>GTM_DUAL.RCAL_CMP_SF</td></tr>

<tr><td>TCELL59:OUT.19.TMIN</td><td>GTM_DUAL.RCAL_SF3</td></tr>

<tr><td>TCELL59:OUT.22.TMIN</td><td>GTM_DUAL.FEC_SCANOUT_SF199</td></tr>

<tr><td>TCELL59:OUT.24.TMIN</td><td>GTM_DUAL.PCS_SCANOUT_CH1_SF1</td></tr>

<tr><td>TCELL59:OUT.27.TMIN</td><td>GTM_DUAL.PMA_SCANOUT_CH1_SF0</td></tr>

<tr><td>TCELL59:OUT.28.TMIN</td><td>GTM_DUAL.RCAL_SF4</td></tr>

<tr><td>TCELL59:IMUX.IMUX.2.DELAY</td><td>GTM_DUAL.BGBYPASSB_FS</td></tr>

<tr><td>TCELL59:IMUX.IMUX.3.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS197</td></tr>

<tr><td>TCELL59:IMUX.IMUX.5.DELAY</td><td>GTM_DUAL.BGPWRDNB_FS</td></tr>

<tr><td>TCELL59:IMUX.IMUX.7.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS198</td></tr>

<tr><td>TCELL59:IMUX.IMUX.9.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH1_FS3</td></tr>

<tr><td>TCELL59:IMUX.IMUX.10.DELAY</td><td>GTM_DUAL.PMA_SCANCLK_CH1_FS0</td></tr>

<tr><td>TCELL59:IMUX.IMUX.12.DELAY</td><td>GTM_DUAL.RCALENB_FS</td></tr>

<tr><td>TCELL59:IMUX.IMUX.14.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH1_FS1</td></tr>

<tr><td>TCELL59:IMUX.IMUX.20.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH1_FS2</td></tr>

<tr><td>TCELL59:IMUX.IMUX.27.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH1_FS0</td></tr>

<tr><td>TCELL59:IMUX.IMUX.32.DELAY</td><td>GTM_DUAL.BGRCALOVRDENB_FS</td></tr>

<tr><td>TCELL59:IMUX.IMUX.38.DELAY</td><td>GTM_DUAL.FEC_SCANIN_FS199</td></tr>

<tr><td>TCELL59:IMUX.IMUX.40.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH1_FS5</td></tr>

<tr><td>TCELL59:IMUX.IMUX.41.DELAY</td><td>GTM_DUAL.PMA_SCANCLK_CH1_FS1</td></tr>

<tr><td>TCELL59:IMUX.IMUX.43.DELAY</td><td>GTM_DUAL.PMA_SCANIN_CH1_FS4</td></tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../ultrascaleplus/gty.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../ultrascaleplus/gtf.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../ultrascaleplus/gty.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../ultrascaleplus/gtf.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
