module top_module (
    input clk,
    input areset,
    input x,
    output z
); 
    
    parameter a=1'b0,b=1'b1;
    reg state,nstate;
    always@(*)begin
        case(state)
            a:nstate=x?b:a;
            b:nstate=b;
            default:nstate=a;
        endcase
    end
    
    always@(posedge clk,posedge areset)begin
        if(areset)
            state<=a;
        else
            state<=nstate;
    end
    
    assign z=(state==a&&x==1'b1)||(state==b&&x==1'b0);

endmodule
