# TCL File Generated by Component Editor 21.1
# Mon Apr 25 19:23:18 CEST 2022
# DO NOT MODIFY


# 
# aximaster1 "aximaster1" v1.0
#  2022.04.25.19:23:18
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module aximaster1
# 
set_module_property DESCRIPTION ""
set_module_property NAME aximaster1
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME aximaster1
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL axiMaster_synth
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file axiMaster_synth.v VERILOG PATH "C:/Users/nudy1/Desktop/Quartus Verilog/axiMaster_synth.v" TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock CLK clk Input 1


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock clock
set_interface_property avalon_slave_0 associatedReset ""
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 maximumPendingWriteTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true
set_interface_property avalon_slave_0 EXPORT_OF ""
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
set_interface_property avalon_slave_0 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0 RST_N beginbursttransfer Input 1
add_interface_port avalon_slave_0 awid writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 awaddr readdata Output 14
add_interface_port avalon_slave_0 awlen readdata Output 8
add_interface_port avalon_slave_0 awsize readdata Output 3
add_interface_port avalon_slave_0 awburst readdata Output 2
add_interface_port avalon_slave_0 awlock writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 awcache readdata Output 4
add_interface_port avalon_slave_0 awprot readdata Output 3
add_interface_port avalon_slave_0 awqos readdata Output 4
add_interface_port avalon_slave_0 awregion readdata Output 4
add_interface_port avalon_slave_0 awvalid writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 awready beginbursttransfer Input 1
add_interface_port avalon_slave_0 wdata readdata Output 128
add_interface_port avalon_slave_0 wstrb readdata Output 16
add_interface_port avalon_slave_0 wlast writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 wvalid writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 wready beginbursttransfer Input 1
add_interface_port avalon_slave_0 bvalid beginbursttransfer Input 1
add_interface_port avalon_slave_0 bid beginbursttransfer Input 1
add_interface_port avalon_slave_0 bresp writebyteenable_n Input 2
add_interface_port avalon_slave_0 bready writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 arid writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 araddr readdata Output 14
add_interface_port avalon_slave_0 arlen readdata Output 8
add_interface_port avalon_slave_0 arsize readdata Output 3
add_interface_port avalon_slave_0 arburst readdata Output 2
add_interface_port avalon_slave_0 arlock writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 arcache readdata Output 4
add_interface_port avalon_slave_0 arprot readdata Output 3
add_interface_port avalon_slave_0 arqos readdata Output 4
add_interface_port avalon_slave_0 arregion readdata Output 4
add_interface_port avalon_slave_0 arvalid writeresponsevalid_n Output 1
add_interface_port avalon_slave_0 arready beginbursttransfer Input 1
add_interface_port avalon_slave_0 rvalid beginbursttransfer Input 1
add_interface_port avalon_slave_0 rid beginbursttransfer Input 1
add_interface_port avalon_slave_0 rdata writebyteenable_n Input 128
add_interface_port avalon_slave_0 rresp writebyteenable_n Input 2
add_interface_port avalon_slave_0 rlast beginbursttransfer Input 1
add_interface_port avalon_slave_0 rready writeresponsevalid_n Output 1
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0

