 
****************************************
Report : area
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:47:15 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed32hvt_ss0p95v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)
    saed32rvt_ss0p95v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db)

Number of ports:                          199
Number of nets:                          1125
Number of cells:                          861
Number of combinational cells:            666
Number of sequential cells:               195
Number of macros/black boxes:               0
Number of buf/inv:                         18
Number of references:                      19

Combinational area:               1618.134845
Buf/Inv area:                       37.613313
Noncombinational area:            1288.510122
Macro/Black Box area:                0.000000
Net Interconnect area:             868.167528

Total cell area:                  2906.644967
Total area:                       3774.812494
1
