gpasm-1.7.0_beta1 (Jan 22 2015)_divuchar.asm      2015-1-22  23:36:59          PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : ANSI-C Compiler
                      00003 ; Version 0.0.4 (Jan 22 2015) (Linux)
                      00004 ; This file was generated Thu Jan 22 23:36:59 2015
                      00005 ;--------------------------------------------------------
                      00006 ; MC3X port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../libsdcc/_divuchar.c"
                      00009         list    p=33p78
                      00010         radix dec
                      00011         include "mc33p78.inc"
                      00001 
                      00002 ;mc33p78 header file
                      00003 ;define must write at first row
                      00004 
  000001B0            00005 INDF    EQU     0X01B0       
  000001B0            00006 INDF0   EQU     0X01B0
  000001B1            00007 INDF1   EQU     0X01B1
  000001B2            00008 INDF2   EQU     0X01B2
  000001B3            00009 HIBYTE  EQU     0X01B3
  000001B4            00010 FSR     EQU     0X01B4
  000001B4            00011 FSR0    EQU     0X01B4
  000001B5            00012 FSR1    EQU     0X1B5
  000001B6            00013 PCL     EQU     0X1B6
  000001B7            00014 PFLAG   EQU    0X1B7
  000001B7            00015 STATUS  EQU     0X1B7
  000001B8            00016 MCR     EQU     0X1B8
  000001B9            00017 INDF3   EQU    0X1B9   
  000001BA            00018 INTE    EQU     0X1BA
  000001BB            00019 INTF    EQU     0X1BB
  000001BC            00020 OSCM    EQU     0X1BC
                      00021 ;IOP0    EQU     0X1C0
                      00022 ;OEP0    EQU     0X1C1
                      00023 ;PUP0    EQU     0X1C2
                      00024 ;IOP1    EQU     0X1C4
                      00025 ;OEP1    EQU     0X1C5
                      00026 ;PUP1    EQU     0X1C6
  000001C8            00027 IOP1    EQU     0X1C8
  000001C9            00028 OEP1    EQU     0X1C9
  000001CA            00029 PUP1    EQU     0X1CA
                      00030 
  000001CE            00031 DKWP1    EQU     0X1CE
                      00032 
  000001D0            00033 IOP2    EQU     0X1D0
  000001D1            00034 OEP2    EQU     0X1D1
  000001D2            00035 PUP2    EQU     0X1D2
                      00036 ;T0DATA  EQU     0X1D3
                      00037 ;T1CR    EQU     0X1D4
                      00038 ;T1CNT   EQU     0X1D5
  000001D6            00039 DKWP2   EQU     0X1D6
  000001D7            00040 KBCR    EQU     0X1D7
  000001D8            00041 T0CR    EQU     0X1D8
  000001D9            00042 T0LOADH EQU     0X1D9
  000001DA            00043 T0LOADL  EQU     0X1DA
  000001DB            00044 T0LATFL   EQU     0X1DB
  000001DC            00045 T0LATFH EQU     0X1DC
                      00046 
  000001DD            00047 T0LATRL  EQU     0X1DD
  000001DE            00048 T0LATRH  EQU     0X1DE
                      00049 
  000001E0            00050 T1CR    EQU     0X1E0
  000001E1            00051 T1DATA  EQU     0X1E1
  000001E2            00052 T1LOAD  EQU     0X1E2
                      00053 
  000001E4            00054 OPCR0   EQU     0X1E4
  000001E5            00055 OPCR1   EQU     0X1E5
  000001E6            00056 DKW0    EQU     0X1E6
  000001E7            00057 DKW1    EQU     0X1E7
                      00058 
                      00059 ;pflag bit 
                      00060 #define         Z       PFLAG,2
                      00061 #define         DC      PFLAG,1
                      00062 #define         C       PFLAG,0 
                      00063 
                      00064 ;MCR
                      00065 #define         GIE     MCR,7
                      00066 #DEFINE         TO      MCR,5
                      00067 #DEFINE         PD      MCR,4
                      00068 #DEFINE         MINT11  MCR,3
                      00069 
                      00070 
                      00071 ;INTE
                      00072 #define         KBIE    INTE,7
                      00073 #DEFINE         INT1IE  INTE,3
                      00074 #DEFINE         INT0IE  INTE,2
                      00075 #DEFINE         T1IE    INTE,1
                      00076 #define         T0IE    INTE,0
                      00077 
                      00078 ;INTF
                      00079 #DEFINE         KBIF    INTF,7
                      00080 #DEFINE         T0RF    INTF,6
                      00081 #DEFINE         INT1IF  INTF,3
                      00082 #DEFINE         INT0IF  INTF,2
                      00083 #DEFINE         T1IF    INTF,1
                      00084 #DEFINE         T0IF    INTF,0
                      00085 
                      00086 ;DKW0
                      00087 #DEFINE         DKWE    DKW0,7
                      00088 #DEFINE         IROS    DKW0,6
                      00089 #DEFINE         IROT    DKW0,5         
                      00090 #DEFINE         WSEL0   DKW0,4
                      00091 #DEFINE         WSEL1   DKW0,3
                      00092 #DEFINE         RSEL    DKW0,2
                      00093 #DEFINE         ISEL1   DKW0,1
                      00094 #define         ISEL0   DKW0,0 
                      00095 
                      00096 #define                                 HFEN            OSCM,0
                      00097 #define                                 LFEN            OSCM,1
                      00098 #define                                 CLKS            OSCM,2
                      00099 #define                                 STBH            OSCM,4
                      00100 #DEFINE                                 STBL            OSCM,5
                      00101 
                      00102 ;T0CR
                      00103 #DEFINE         TC0EN   T0CR,7
                      00104 ;#DEFINE  
                      00105 
                      00106 ;T1CR
                      00107 #DEFINE         TC1EN   T1CR,7
                      00108          
                      00109     
                      00110 
                      00111 
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015 
                      00016         extern STK06
                      00017         extern STK05
                      00018         extern STK04
                      00019         extern STK03
                      00020         extern STK02
                      00021         extern STK01
                      00022         extern STK00
                      00023 ;--------------------------------------------------------
                      00024 ; global declarations
                      00025 ;--------------------------------------------------------
                      00026         global  __divuchar
                      00027 
                      00028 ;--------------------------------------------------------
                      00029 ; global definitions
                      00030 ;--------------------------------------------------------
                      00031 ;--------------------------------------------------------
                      00032 ; absolute symbol definitions
                      00033 ;--------------------------------------------------------
                      00034 ;--------------------------------------------------------
                      00035 ; compiler-defined variables
                      00036 ;--------------------------------------------------------
                      00037 UDL__divuchar_0 udata
0000                  00038 r0x1000 res     1
0000                  00039 r0x1001 res     1
0001                  00040 r0x1002 res     1
0001                  00041 r0x1003 res     1
0002                  00042 r0x1004 res     1
                      00043 ;--------------------------------------------------------
                      00044 ; initialized data
                      00045 ;--------------------------------------------------------
                      00046 ;--------------------------------------------------------
                      00047 ; overlayable items in internal ram 
                      00048 ;--------------------------------------------------------
                      00049 ;       udata_ovr
                      00050 ;--------------------------------------------------------
                      00051 ; code
                      00052 ;--------------------------------------------------------
                      00053 code__divuchar  code
                      00054 ;***
                      00055 ;  pBlock Stats: dbName = C
                      00056 ;***
                      00057 ;entry:  __divuchar     ;Function start
                      00058 ; 2 exit points
                      00059 ;has an exit
                      00060 ;9 compiler assigned registers:
                      00061 ;   r0x1000
                      00062 ;   STK00
                      00063 ;   r0x1001
                      00064 ;   r0x1002
                      00065 ;   r0x1003
                      00066 ;   r0x1004
                      00067 ;   r0x1005
                      00068 ;   r0x1006
                      00069 ;   r0x1007
                      00070 ;; Starting pCode block
                      00071 ;;[ICODE] ../libsdcc/_divuchar.c:30:  _entry($12) :
                      00072 ;;[ICODE] ../libsdcc/_divuchar.c:30:    proc __divuchar [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char function ( unsigned-char fixed, unsigned-char fixed) fixed}
0000                  00073 __divuchar      ;Function start
                      00074 ; 2 exit points
                      00075 ;;[ICODE] ../libsdcc/_divuchar.c:30: iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_a_1_1}[r0x1000 ] = recv __divuchar [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char function ( unsigned-char fixed, unsigned-char fixed) fixed}
                      00076 ;       .line   30; "../libsdcc/_divuchar.c"    _divuchar (unsigned char a, unsigned char b)
0000   5600           00077         MOVRA   r0x1000
                      00078 ;;[ICODE] ../libsdcc/_divuchar.c:30: iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_b_1_1}[r0x1001 ] = recv __divuchar [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char function ( unsigned-char fixed, unsigned-char fixed) fixed}
0001   5800           00079         MOVAR   STK00
0002   5600           00080         MOVRA   r0x1001
                      00081 ;;[ICODE] ../libsdcc/_divuchar.c:32:    iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_result_1_2}[r0x1002 ] := 0x0 {const-unsigned-char literal}
                      00082 ;       .line   32; "../libsdcc/_divuchar.c"    unsigned char result = 0;
0003   7600           00083         CLRR    r0x1002
                      00084 ;;[ICODE] ../libsdcc/_divuchar.c:33:    iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_mask_1_2}[r0x1003 ] := 0x1 {const-unsigned-char literal}
                      00085 ;       .line   33; "../libsdcc/_divuchar.c"    unsigned char mask = 0x01;
0004   3C01           00086         MOVAI   0x01
0005   5600           00087         MOVRA   r0x1003
                      00088 ;;[ICODE] ../libsdcc/_divuchar.c:36:    if iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_b_1_1}[r0x1001 ] != 0 goto _whilecontinue_0($3)
                      00089 ;       .line   36; "../libsdcc/_divuchar.c"    if (!b) return (unsigned char)-1;
0006   3C00           00090         MOVAI   0x00
0007   5C00           00091         ORAR    r0x1001
0008   E5B7           00092         JBSET   STATUS,2
0009   A000           00093         GOTO    _00107_DS_
                      00094 ;;[ICODE] ../libsdcc/_divuchar.c:36:    ret 0xff {unsigned-char literal}
000A   3CFF           00095         MOVAI   0xff
000B   A000           00096         GOTO    _00115_DS_
                      00097 ;;[ICODE] ../libsdcc/_divuchar.c:40:  _whilecontinue_0($3) :
                      00098 ;;[ICODE] ../libsdcc/_divuchar.c:40:    iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1004 r0x1005 r0x1006 r0x1007 ] = (unsigned-long-int register)iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_b_1_1}[r0x1001 ]
000C                  00099 _00107_DS_
                      00100 ;       .line   40; "../libsdcc/_divuchar.c"    while (!(b & (1UL << (8*sizeof(unsigned char)-1)))) {
000C   5800           00101         MOVAR   r0x1001
000D   5600           00102         MOVRA   r0x1004
                      00103 ;;1     CLRR    r0x1005
                      00104 ;;1     CLRR    r0x1006
                      00105 ;;1     CLRR    r0x1007
                      00106 ;;[ICODE] ../libsdcc/_divuchar.c:40:    iTemp5 [k11 lr12:13 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} = iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1004 r0x1005 r0x1006 r0x1007 ] & 0x80 {unsigned-long-int literal}
000E   FE00           00107         JBCLR   r0x1004,7
000F   A000           00108         GOTO    _00112_DS_
                      00109 ;;[ICODE] ../libsdcc/_divuchar.c:40:    if iTemp5 [k11 lr12:13 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} != 0 goto _whilecontinue_1($8)
                      00110 ;;[ICODE] ../libsdcc/_divuchar.c:41:    iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_b_1_1}[r0x1001 ] = iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_b_1_1}[r0x1001 ] << 0x1 {const-unsigned-char literal}
                      00111 ;       .line   41; "../libsdcc/_divuchar.c"    b <<= 1;
0010   D1B7           00112         BCLR    STATUS,0
0011   5200           00113         RLR     r0x1001
                      00114 ;;[ICODE] ../libsdcc/_divuchar.c:42:    iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_mask_1_2}[r0x1003 ] = iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_mask_1_2}[r0x1003 ] << 0x1 {const-unsigned-char literal}
                      00115 ;       .line   42; "../libsdcc/_divuchar.c"    mask <<= 1;
0012   D1B7           00116         BCLR    STATUS,0
0013   5200           00117         RLR     r0x1003
                      00118 ;;[ICODE] ../libsdcc/_divuchar.c:42:     goto _whilecontinue_0($3)
0014   A000           00119         GOTO    _00107_DS_
                      00120 ;;[ICODE] ../libsdcc/_divuchar.c:47:  _whilecontinue_1($8) :
                      00121 ;;[ICODE] ../libsdcc/_divuchar.c:47:    if iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_mask_1_2}[r0x1003 ] == 0 goto _whilebreak_1($10)
0015                  00122 _00112_DS_
                      00123 ;       .line   47; "../libsdcc/_divuchar.c"    while (mask) {
0015   3C00           00124         MOVAI   0x00
0016   5C00           00125         ORAR    r0x1003
0017   F5B7           00126         JBCLR   STATUS,2
0018   A000           00127         GOTO    _00114_DS_
                      00128 ;;[ICODE] ../libsdcc/_divuchar.c:48:    iTemp8 [k14 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_a_1_1}[r0x1000 ] < iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_b_1_1}[r0x1001 ]
                      00129 ;       .line   48; "../libsdcc/_divuchar.c"    if (a >= b) {
0019   5800           00130         MOVAR   r0x1001
001A   4800           00131         RSUBAR  r0x1000
001B   E1B7           00132         JBSET   STATUS,0
001C   A000           00133         GOTO    _00111_DS_
                      00134 ;;genSkipc:3246: created from rifx:0xbff9f3a0
                      00135 ;;[ICODE] ../libsdcc/_divuchar.c:48:    if iTemp8 [k14 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} != 0 goto _iffalse_1($7)
                      00136 ;;[ICODE] ../libsdcc/_divuchar.c:49:    iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_result_1_2}[r0x1002 ] = iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_result_1_2}[r0x1002 ] + iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_mask_1_2}[r0x1003 ]
                      00137 ;       .line   49; "../libsdcc/_divuchar.c"    result += mask;
001D   5800           00138         MOVAR   r0x1003
001E   7E00           00139         ADDRA   r0x1002
                      00140 ;;[ICODE] ../libsdcc/_divuchar.c:50:    iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_a_1_1}[r0x1000 ] = iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_a_1_1}[r0x1000 ] - iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_b_1_1}[r0x1001 ]
                      00141 ;       .line   50; "../libsdcc/_divuchar.c"    a -= b;
001F   5800           00142         MOVAR   r0x1001
0020   4A00           00143         RSUBRA  r0x1000
                      00144 ;;[ICODE] ../libsdcc/_divuchar.c:50:  _iffalse_1($7) :
                      00145 ;;[ICODE] ../libsdcc/_divuchar.c:52:    iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_b_1_1}[r0x1001 ] = iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_b_1_1}[r0x1001 ] >> 0x1 {const-unsigned-char literal}
                      00146 ;;shiftRight_Left2ResultLit:5278: shCount=1, size=1, sign=0, same=1, offr=0
0021                  00147 _00111_DS_
                      00148 ;       .line   52; "../libsdcc/_divuchar.c"    b >>= 1;
0021   D1B7           00149         BCLR    STATUS,0
0022   4E00           00150         RRR     r0x1001
                      00151 ;;[ICODE] ../libsdcc/_divuchar.c:53:    iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_mask_1_2}[r0x1003 ] = iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_mask_1_2}[r0x1003 ] >> 0x1 {const-unsigned-char literal}
                      00152 ;;shiftRight_Left2ResultLit:5278: shCount=1, size=1, sign=0, same=1, offr=0
                      00153 ;       .line   53; "../libsdcc/_divuchar.c"    mask >>= 1;
0023   D1B7           00154         BCLR    STATUS,0
0024   4E00           00155         RRR     r0x1003
                      00156 ;;[ICODE] ../libsdcc/_divuchar.c:53:     goto _whilecontinue_1($8)
0025   A000           00157         GOTO    _00112_DS_
                      00158 ;;[ICODE] ../libsdcc/_divuchar.c:53:  _whilebreak_1($10) :
                      00159 ;;[ICODE] ../libsdcc/_divuchar.c:56:    ret iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_result_1_2}[r0x1002 ]
0026                  00160 _00114_DS_
                      00161 ;       .line   56; "../libsdcc/_divuchar.c"    return result;
0026   5800           00162         MOVAR   r0x1002
                      00163 ;;[ICODE] ../libsdcc/_divuchar.c:56:  _return($11) :
                      00164 ;;[ICODE] ../libsdcc/_divuchar.c:56:    eproc __divuchar [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char function ( unsigned-char fixed, unsigned-char fixed) fixed}
0027                  00165 _00115_DS_
0027   000C           00166         RETURN  
                      00167 ; exit point of __divuchar
                      00168 
                      00169 
                      00170 ;       code size estimation:
                      00171 ;          40+    0 =    40 instructions (   80 byte)
                      00172 
                      00173         end
gpasm-1.7.0_beta1 (Jan 22 2015)_divuchar.asm      2015-1-22  23:36:59          PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

DKW0                              000001E6
DKW1                              000001E7
DKWP1                             000001CE
DKWP2                             000001D6
FSR                               000001B4
FSR0                              000001B4
FSR1                              000001B5
HIBYTE                            000001B3
INDF                              000001B0
INDF0                             000001B0
INDF1                             000001B1
INDF2                             000001B2
INDF3                             000001B9
INTE                              000001BA
INTF                              000001BB
IOP1                              000001C8
IOP2                              000001D0
KBCR                              000001D7
MCR                               000001B8
OEP1                              000001C9
OEP2                              000001D1
OPCR0                             000001E4
OPCR1                             000001E5
OSCM                              000001BC
PCL                               000001B6
PFLAG                             000001B7
PUP1                              000001CA
PUP2                              000001D2
STATUS                            000001B7
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
T0CR                              000001D8
T0LATFH                           000001DC
T0LATFL                           000001DB
T0LATRH                           000001DE
T0LATRL                           000001DD
T0LOADH                           000001D9
T0LOADL                           000001DA
T1CR                              000001E0
T1DATA                            000001E1
T1LOAD                            000001E2
_00107_DS_                        0000000C
_00111_DS_                        00000021
_00112_DS_                        00000015
_00114_DS_                        00000026
_00115_DS_                        00000027
__33P78                           00000001
__divuchar                        00000000
r0x1000                           00000000
r0x1001                           00000001
r0x1002                           00000002
r0x1003                           00000003
r0x1004                           00000004
C                                 PFLAG,0
CLKS                              OSCM,2
DC                                PFLAG,1
DKWE                              DKW0,7
GIE                               MCR,7
HFEN                              OSCM,0
INT0IE                            INTE,2
INT0IF                            INTF,2
INT1IE                            INTE,3
INT1IF                            INTF,3
IROS                              DKW0,6
IROT                              DKW0,5
ISEL0                             DKW0,0
ISEL1                             DKW0,1
KBIE                              INTE,7
KBIF                              INTF,7
LFEN                              OSCM,1
MINT11                            MCR,3
PD                                MCR,4
RSEL                              DKW0,2
STBH                              OSCM,4
STBL                              OSCM,5
T0IE                              INTE,0
T0IF                              INTF,0
T0RF                              INTF,6
T1IE                              INTE,1
T1IF                              INTF,1
TC0EN                             T0CR,7
TC1EN                             T1CR,7
TO                                MCR,5
WSEL0                             DKW0,4
WSEL1                             DKW0,3
Z                                 PFLAG,2

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     0 reported,     0 suppressed

