// Seed: 258216541
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout reg id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(*) begin : LABEL_0
    id_5 <= -1;
  end
endmodule
module module_1 #(
    parameter id_10 = 32'd79,
    parameter id_17 = 32'd61,
    parameter id_21 = 32'd28
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19
);
  output wire id_19;
  input wire id_18;
  input wire _id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire _id_10;
  output wire id_9;
  inout tri1 id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_8 = -1;
  bit [id_10 : 1] id_20;
  module_0 modCall_1 (
      id_3,
      id_13,
      id_2,
      id_4,
      id_20,
      id_15,
      id_6,
      id_15
  );
  assign modCall_1.id_5 = 0;
  wire _id_21;
  wire [id_21 : -1 'd0] id_22;
  logic id_23 = id_23;
  reg [1 'h0 : {  1  {  -1  }  }  >=  id_17] id_24;
  logic id_25;
  ;
  always @(posedge id_23) begin : LABEL_0
    id_24 = 1;
    id_20 = 1;
  end
endmodule
