module LabL;
reg a, b, c;
wire z;

yMux1 test(z, a, b, c);

initial
begin
a = 0;
b = 1;
c = 1;



#1 $display("a=%b b=%b c=%b z=%b", a, b, c, z);

$finish;

end
endmodule


