Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: goodButtonCounter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "goodButtonCounter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "goodButtonCounter"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : goodButtonCounter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\ad\eng\users\f\e\fedir5\311Lab\EightBitCounterLab\EightCounter.v" into library work
Parsing module <EightCounter>.
Analyzing Verilog file "\\ad\eng\users\f\e\fedir5\311Lab\EightBitCounterLab\debouncer.v" into library work
Parsing module <PushButton_Debouncer>.
Analyzing Verilog file "\\ad\eng\users\f\e\fedir5\311Lab\EightBitCounterLab\goodButtonCounter.v" into library work
Parsing module <goodButtonCounter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <goodButtonCounter>.

Elaborating module <PushButton_Debouncer>.
WARNING:HDLCompiler:604 - "\\ad\eng\users\f\e\fedir5\311Lab\EightBitCounterLab\goodButtonCounter.v" Line 31: Module instantiation should have an instance name

Elaborating module <EightCounter>.
WARNING:HDLCompiler:413 - "\\ad\eng\users\f\e\fedir5\311Lab\EightBitCounterLab\EightCounter.v" Line 39: Result of 9-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <goodButtonCounter>.
    Related source file is "\\ad\eng\users\f\e\fedir5\311Lab\EightBitCounterLab\goodButtonCounter.v".
    Summary:
	no macro.
Unit <goodButtonCounter> synthesized.

Synthesizing Unit <PushButton_Debouncer>.
    Related source file is "\\ad\eng\users\f\e\fedir5\311Lab\EightBitCounterLab\debouncer.v".
    Found 1-bit register for signal <PB_sync_1>.
    Found 16-bit register for signal <PB_cnt>.
    Found 1-bit register for signal <PB_state>.
    Found 1-bit register for signal <PB_sync_0>.
    Found 16-bit adder for signal <PB_cnt[15]_GND_2_o_add_5_OUT> created at line 29.
    Found 1-bit comparator equal for signal <PB_idle> created at line 21
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <PushButton_Debouncer> synthesized.

Synthesizing Unit <EightCounter>.
    Related source file is "\\ad\eng\users\f\e\fedir5\311Lab\EightBitCounterLab\EightCounter.v".
    Found 8-bit register for signal <Y>.
    Found 8-bit adder for signal <Y[7]_GND_3_o_add_1_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <EightCounter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 8-bit adder                                           : 1
# Registers                                            : 5
 1-bit register                                        : 3
 16-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 1-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <EightCounter>.
The following registers are absorbed into counter <Y>: 1 register on signal <Y>.
Unit <EightCounter> synthesized (advanced).

Synthesizing (advanced) Unit <PushButton_Debouncer>.
The following registers are absorbed into counter <PB_cnt>: 1 register on signal <PB_cnt>.
Unit <PushButton_Debouncer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 16-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Comparators                                          : 1
 1-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <goodButtonCounter> ...

Optimizing unit <PushButton_Debouncer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block goodButtonCounter, actual ratio is 0.

Final Macro Processing ...

Processing Unit <goodButtonCounter> :
	Found 2-bit shift register for signal <soCool/PB_sync_1>.
Unit <goodButtonCounter> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 25
 Flip-Flops                                            : 25
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : goodButtonCounter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 89
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 22
#      LUT2                        : 1
#      LUT3                        : 11
#      LUT6                        : 4
#      MUXCY                       : 22
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 26
#      FD                          : 17
#      FDE                         : 1
#      FDR                         : 8
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              26  out of  18224     0%  
 Number of Slice LUTs:                   42  out of   9112     0%  
    Number used as Logic:                41  out of   9112     0%  
    Number used as Memory:                1  out of   2176     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     42
   Number with an unused Flip Flop:      16  out of     42    38%  
   Number with an unused LUT:             0  out of     42     0%  
   Number of fully used LUT-FF pairs:    26  out of     42    61%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
soCool/PB_state                    | NONE(_i000001/Y_0)     | 8     |
clk_in                             | BUFGP                  | 19    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.997ns (Maximum Frequency: 333.645MHz)
   Minimum input arrival time before clock: 2.586ns
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'soCool/PB_state'
  Clock period: 1.837ns (frequency: 544.292MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               1.837ns (Levels of Logic = 9)
  Source:            _i000001/Y_0 (FF)
  Destination:       _i000001/Y_7 (FF)
  Source Clock:      soCool/PB_state rising
  Destination Clock: soCool/PB_state rising

  Data Path: _i000001/Y_0 to _i000001/Y_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  _i000001/Y_0 (_i000001/Y_0)
     INV:I->O              1   0.206   0.000  _i000001/Mcount_Y_lut<0>_INV_0 (_i000001/Mcount_Y_lut<0>)
     MUXCY:S->O            1   0.172   0.000  _i000001/Mcount_Y_cy<0> (_i000001/Mcount_Y_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  _i000001/Mcount_Y_cy<1> (_i000001/Mcount_Y_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  _i000001/Mcount_Y_cy<2> (_i000001/Mcount_Y_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  _i000001/Mcount_Y_cy<3> (_i000001/Mcount_Y_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  _i000001/Mcount_Y_cy<4> (_i000001/Mcount_Y_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  _i000001/Mcount_Y_cy<5> (_i000001/Mcount_Y_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  _i000001/Mcount_Y_cy<6> (_i000001/Mcount_Y_cy<6>)
     XORCY:CI->O           1   0.180   0.000  _i000001/Mcount_Y_xor<7> (Result<7>)
     FD:D                      0.102          _i000001/Y_7
    ----------------------------------------
    Total                      1.837ns (1.221ns logic, 0.616ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 2.997ns (frequency: 333.645MHz)
  Total number of paths / destination ports: 187 / 26
-------------------------------------------------------------------------
Delay:               2.997ns (Levels of Logic = 1)
  Source:            soCool/PB_state (FF)
  Destination:       soCool/PB_cnt_15 (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: soCool/PB_state to soCool/PB_cnt_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              21   0.447   1.114  soCool/PB_state (soCool/PB_state)
     LUT2:I1->O            8   0.205   0.802  soCool/PB_idle1 (soCool/PB_idle)
     FDR:R                     0.430          soCool/PB_cnt_8
    ----------------------------------------
    Total                      2.997ns (1.082ns logic, 1.915ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.586ns (Levels of Logic = 2)
  Source:            trigger (PAD)
  Destination:       soCool/Mshreg_PB_sync_1 (FF)
  Destination Clock: clk_in rising

  Data Path: trigger to soCool/Mshreg_PB_sync_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  trigger_IBUF (trigger_IBUF)
     INV:I->O              1   0.206   0.579  soCool/PB_sync_0_rstpot1_INV_0 (soCool/PB_sync_0_rstpot)
     SRLC16E:D                -0.060          soCool/Mshreg_PB_sync_1
    ----------------------------------------
    Total                      2.586ns (1.428ns logic, 1.158ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'soCool/PB_state'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            _i000001/Y_7 (FF)
  Destination:       Y<7> (PAD)
  Source Clock:      soCool/PB_state rising

  Data Path: _i000001/Y_7 to Y<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  _i000001/Y_7 (_i000001/Y_7)
     OBUF:I->O                 2.571          Y_7_OBUF (Y<7>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 37 / 3
-------------------------------------------------------------------------
Offset:              6.788ns (Levels of Logic = 4)
  Source:            soCool/PB_cnt_11 (FF)
  Destination:       down (PAD)
  Source Clock:      clk_in rising

  Data Path: soCool/PB_cnt_11 to down
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  soCool/PB_cnt_11 (soCool/PB_cnt_11)
     LUT6:I0->O            2   0.203   0.981  soCool/out1 (soCool/out)
     LUT6:I0->O            2   0.203   0.617  soCool/out3 (soCool/PB_cnt_max)
     LUT3:I2->O            1   0.205   0.579  soCool/PB_down1 (down_OBUF)
     OBUF:I->O                 2.571          down_OBUF (down)
    ----------------------------------------
    Total                      6.788ns (3.629ns logic, 3.159ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    2.997|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock soCool/PB_state
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
soCool/PB_state|    1.837|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.99 secs
 
--> 

Total memory usage is 253472 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

