{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 16:57:25 2011 " "Info: Processing started: Sun Nov 27 16:57:25 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LCD12864_TOP -c LCD12864_TOP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LCD12864_TOP -c LCD12864_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "LCD12864_TOP.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX13/LCD12864/LCD12864_TOP.bdf" { { -480 168 336 -464 "clk" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "LCD12864:inst\|clkr " "Info: Detected ripple clock \"LCD12864:inst\|clkr\" as buffer" {  } { { "LCD12864.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX13/LCD12864/LCD12864.v" 26 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD12864:inst\|clkr" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register LCD12864:inst\|counter\[2\] register LCD12864:inst\|clkr 109.88 MHz 9.101 ns Internal " "Info: Clock \"clk\" has Internal fmax of 109.88 MHz between source register \"LCD12864:inst\|counter\[2\]\" and destination register \"LCD12864:inst\|clkr\" (period= 9.101 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.392 ns + Longest register register " "Info: + Longest register to register delay is 8.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD12864:inst\|counter\[2\] 1 REG LC_X3_Y1_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y1_N0; Fanout = 2; REG Node = 'LCD12864:inst\|counter\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD12864:inst|counter[2] } "NODE_NAME" } } { "LCD12864.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX13/LCD12864/LCD12864.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(1.077 ns) 2.335 ns LCD12864:inst\|Add0~242 2 COMB LC_X4_Y1_N4 6 " "Info: 2: + IC(1.258 ns) + CELL(1.077 ns) = 2.335 ns; Loc. = LC_X4_Y1_N4; Fanout = 6; COMB Node = 'LCD12864:inst\|Add0~242'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { LCD12864:inst|counter[2] LCD12864:inst|Add0~242 } "NODE_NAME" } } { "LCD12864.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX13/LCD12864/LCD12864.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 3.310 ns LCD12864:inst\|Add0~243 3 COMB LC_X4_Y1_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.975 ns) = 3.310 ns; Loc. = LC_X4_Y1_N5; Fanout = 2; COMB Node = 'LCD12864:inst\|Add0~243'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { LCD12864:inst|Add0~242 LCD12864:inst|Add0~243 } "NODE_NAME" } } { "LCD12864.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX13/LCD12864/LCD12864.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.200 ns) 4.690 ns LCD12864:inst\|Equal0~146 4 COMB LC_X3_Y1_N5 1 " "Info: 4: + IC(1.180 ns) + CELL(0.200 ns) = 4.690 ns; Loc. = LC_X3_Y1_N5; Fanout = 1; COMB Node = 'LCD12864:inst\|Equal0~146'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { LCD12864:inst|Add0~243 LCD12864:inst|Equal0~146 } "NODE_NAME" } } { "LCD12864.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX13/LCD12864/LCD12864.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.511 ns) 5.958 ns LCD12864:inst\|Equal0~148 5 COMB LC_X3_Y1_N8 1 " "Info: 5: + IC(0.757 ns) + CELL(0.511 ns) = 5.958 ns; Loc. = LC_X3_Y1_N8; Fanout = 1; COMB Node = 'LCD12864:inst\|Equal0~148'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { LCD12864:inst|Equal0~146 LCD12864:inst|Equal0~148 } "NODE_NAME" } } { "LCD12864.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX13/LCD12864/LCD12864.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.843 ns) + CELL(0.591 ns) 8.392 ns LCD12864:inst\|clkr 6 REG LC_X5_Y1_N8 67 " "Info: 6: + IC(1.843 ns) + CELL(0.591 ns) = 8.392 ns; Loc. = LC_X5_Y1_N8; Fanout = 67; REG Node = 'LCD12864:inst\|clkr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.434 ns" { LCD12864:inst|Equal0~148 LCD12864:inst|clkr } "NODE_NAME" } } { "LCD12864.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX13/LCD12864/LCD12864.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.354 ns ( 39.97 % ) " "Info: Total cell delay = 3.354 ns ( 39.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.038 ns ( 60.03 % ) " "Info: Total interconnect delay = 5.038 ns ( 60.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.392 ns" { LCD12864:inst|counter[2] LCD12864:inst|Add0~242 LCD12864:inst|Add0~243 LCD12864:inst|Equal0~146 LCD12864:inst|Equal0~148 LCD12864:inst|clkr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.392 ns" { LCD12864:inst|counter[2] {} LCD12864:inst|Add0~242 {} LCD12864:inst|Add0~243 {} LCD12864:inst|Equal0~146 {} LCD12864:inst|Equal0~148 {} LCD12864:inst|clkr {} } { 0.000ns 1.258ns 0.000ns 1.180ns 0.757ns 1.843ns } { 0.000ns 1.077ns 0.975ns 0.200ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.490 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 17 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD12864_TOP.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX13/LCD12864/LCD12864_TOP.bdf" { { -480 168 336 -464 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.440 ns) + CELL(0.918 ns) 6.490 ns LCD12864:inst\|clkr 2 REG LC_X5_Y1_N8 67 " "Info: 2: + IC(4.440 ns) + CELL(0.918 ns) = 6.490 ns; Loc. = LC_X5_Y1_N8; Fanout = 67; REG Node = 'LCD12864:inst\|clkr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.358 ns" { clk LCD12864:inst|clkr } "NODE_NAME" } } { "LCD12864.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX13/LCD12864/LCD12864.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.59 % ) " "Info: Total cell delay = 2.050 ns ( 31.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.440 ns ( 68.41 % ) " "Info: Total interconnect delay = 4.440 ns ( 68.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.490 ns" { clk LCD12864:inst|clkr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.490 ns" { clk {} clk~combout {} LCD12864:inst|clkr {} } { 0.000ns 0.000ns 4.440ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.490 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 17 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD12864_TOP.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX13/LCD12864/LCD12864_TOP.bdf" { { -480 168 336 -464 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.440 ns) + CELL(0.918 ns) 6.490 ns LCD12864:inst\|counter\[2\] 2 REG LC_X3_Y1_N0 2 " "Info: 2: + IC(4.440 ns) + CELL(0.918 ns) = 6.490 ns; Loc. = LC_X3_Y1_N0; Fanout = 2; REG Node = 'LCD12864:inst\|counter\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.358 ns" { clk LCD12864:inst|counter[2] } "NODE_NAME" } } { "LCD12864.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX13/LCD12864/LCD12864.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.59 % ) " "Info: Total cell delay = 2.050 ns ( 31.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.440 ns ( 68.41 % ) " "Info: Total interconnect delay = 4.440 ns ( 68.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.490 ns" { clk LCD12864:inst|counter[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.490 ns" { clk {} clk~combout {} LCD12864:inst|counter[2] {} } { 0.000ns 0.000ns 4.440ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.490 ns" { clk LCD12864:inst|clkr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.490 ns" { clk {} clk~combout {} LCD12864:inst|clkr {} } { 0.000ns 0.000ns 4.440ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.490 ns" { clk LCD12864:inst|counter[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.490 ns" { clk {} clk~combout {} LCD12864:inst|counter[2] {} } { 0.000ns 0.000ns 4.440ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LCD12864.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX13/LCD12864/LCD12864.v" 84 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "LCD12864.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX13/LCD12864/LCD12864.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.392 ns" { LCD12864:inst|counter[2] LCD12864:inst|Add0~242 LCD12864:inst|Add0~243 LCD12864:inst|Equal0~146 LCD12864:inst|Equal0~148 LCD12864:inst|clkr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.392 ns" { LCD12864:inst|counter[2] {} LCD12864:inst|Add0~242 {} LCD12864:inst|Add0~243 {} LCD12864:inst|Equal0~146 {} LCD12864:inst|Equal0~148 {} LCD12864:inst|clkr {} } { 0.000ns 1.258ns 0.000ns 1.180ns 0.757ns 1.843ns } { 0.000ns 1.077ns 0.975ns 0.200ns 0.511ns 0.591ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.490 ns" { clk LCD12864:inst|clkr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.490 ns" { clk {} clk~combout {} LCD12864:inst|clkr {} } { 0.000ns 0.000ns 4.440ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.490 ns" { clk LCD12864:inst|counter[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.490 ns" { clk {} clk~combout {} LCD12864:inst|counter[2] {} } { 0.000ns 0.000ns 4.440ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk lcd_en LCD12864:inst\|e 17.537 ns register " "Info: tco from clock \"clk\" to destination pin \"lcd_en\" through register \"LCD12864:inst\|e\" is 17.537 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.785 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 11.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 17 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD12864_TOP.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX13/LCD12864/LCD12864_TOP.bdf" { { -480 168 336 -464 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.440 ns) + CELL(1.294 ns) 6.866 ns LCD12864:inst\|clkr 2 REG LC_X5_Y1_N8 67 " "Info: 2: + IC(4.440 ns) + CELL(1.294 ns) = 6.866 ns; Loc. = LC_X5_Y1_N8; Fanout = 67; REG Node = 'LCD12864:inst\|clkr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.734 ns" { clk LCD12864:inst|clkr } "NODE_NAME" } } { "LCD12864.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX13/LCD12864/LCD12864.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.001 ns) + CELL(0.918 ns) 11.785 ns LCD12864:inst\|e 3 REG LC_X4_Y3_N2 2 " "Info: 3: + IC(4.001 ns) + CELL(0.918 ns) = 11.785 ns; Loc. = LC_X4_Y3_N2; Fanout = 2; REG Node = 'LCD12864:inst\|e'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.919 ns" { LCD12864:inst|clkr LCD12864:inst|e } "NODE_NAME" } } { "LCD12864.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX13/LCD12864/LCD12864.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 28.38 % ) " "Info: Total cell delay = 3.344 ns ( 28.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.441 ns ( 71.62 % ) " "Info: Total interconnect delay = 8.441 ns ( 71.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.785 ns" { clk LCD12864:inst|clkr LCD12864:inst|e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.785 ns" { clk {} clk~combout {} LCD12864:inst|clkr {} LCD12864:inst|e {} } { 0.000ns 0.000ns 4.440ns 4.001ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LCD12864.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX13/LCD12864/LCD12864.v" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.376 ns + Longest register pin " "Info: + Longest register to pin delay is 5.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD12864:inst\|e 1 REG LC_X4_Y3_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y3_N2; Fanout = 2; REG Node = 'LCD12864:inst\|e'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD12864:inst|e } "NODE_NAME" } } { "LCD12864.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX13/LCD12864/LCD12864.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.200 ns) 1.174 ns LCD12864:inst\|en 2 COMB LC_X4_Y3_N6 1 " "Info: 2: + IC(0.974 ns) + CELL(0.200 ns) = 1.174 ns; Loc. = LC_X4_Y3_N6; Fanout = 1; COMB Node = 'LCD12864:inst\|en'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { LCD12864:inst|e LCD12864:inst|en } "NODE_NAME" } } { "LCD12864.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX13/LCD12864/LCD12864.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(2.322 ns) 5.376 ns lcd_en 3 PIN PIN_34 0 " "Info: 3: + IC(1.880 ns) + CELL(2.322 ns) = 5.376 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'lcd_en'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.202 ns" { LCD12864:inst|en lcd_en } "NODE_NAME" } } { "LCD12864_TOP.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX13/LCD12864/LCD12864_TOP.bdf" { { -448 504 680 -432 "lcd_en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.522 ns ( 46.91 % ) " "Info: Total cell delay = 2.522 ns ( 46.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.854 ns ( 53.09 % ) " "Info: Total interconnect delay = 2.854 ns ( 53.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.376 ns" { LCD12864:inst|e LCD12864:inst|en lcd_en } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.376 ns" { LCD12864:inst|e {} LCD12864:inst|en {} lcd_en {} } { 0.000ns 0.974ns 1.880ns } { 0.000ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.785 ns" { clk LCD12864:inst|clkr LCD12864:inst|e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.785 ns" { clk {} clk~combout {} LCD12864:inst|clkr {} LCD12864:inst|e {} } { 0.000ns 0.000ns 4.440ns 4.001ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.376 ns" { LCD12864:inst|e LCD12864:inst|en lcd_en } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.376 ns" { LCD12864:inst|e {} LCD12864:inst|en {} lcd_en {} } { 0.000ns 0.974ns 1.880ns } { 0.000ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 27 16:57:27 2011 " "Info: Processing ended: Sun Nov 27 16:57:27 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
