Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sat Jul 14 13:05:52 2018
| Host         : wojak-pc running 64-bit Manjaro Linux
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            3 |
|     11 |            1 |
|     15 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              81 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              27 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+------------------------------------------+----------------------------------------------+------------------+----------------+
|            Clock Signal            |               Enable Signal              |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+------------------------------------+------------------------------------------+----------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/pix_clk |                                          | design_1_i/encoder_2/U0/disparity[4]_i_1_n_0 |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/pix_clk |                                          | design_1_i/encoder_1/U0/disparity[4]_i_1_n_0 |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/pix_clk |                                          | design_1_i/encoder_0/U0/disparity[4]_i_1_n_0 |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/pix_clk | design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0 | design_1_i/timing_0/U0/h_cnt[11]_i_1_n_0     |                4 |             11 |
|  design_1_i/clk_wiz_0/inst/pix_clk |                                          | design_1_i/timing_0/U0/h_cnt[11]_i_1_n_0     |                7 |             15 |
|  design_1_i/clk_wiz_0/inst/pix_clk |                                          |                                              |               28 |             81 |
+------------------------------------+------------------------------------------+----------------------------------------------+------------------+----------------+


