TimeQuest Timing Analyzer report for semaphore
Tue Feb 05 15:55:09 2013
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow 1200mV 85C Model Fmax Summary
  5. Slow 1200mV 85C Model Setup Summary
  6. Slow 1200mV 85C Model Hold Summary
  7. Slow 1200mV 85C Model Recovery Summary
  8. Slow 1200mV 85C Model Removal Summary
  9. Slow 1200mV 85C Model Minimum Pulse Width Summary
 10. Slow 1200mV 85C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 11. Slow 1200mV 85C Model Setup: 'clk'
 12. Slow 1200mV 85C Model Hold: 'clk'
 13. Slow 1200mV 85C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 28. Slow 1200mV 0C Model Setup: 'clk'
 29. Slow 1200mV 0C Model Hold: 'clk'
 30. Slow 1200mV 0C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 44. Fast 1200mV 0C Model Setup: 'clk'
 45. Fast 1200mV 0C Model Hold: 'clk'
 46. Fast 1200mV 0C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 47. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 48. Fast 1200mV 0C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Fast 1200mV 0C Model Metastability Report
 54. Multicorner Timing Analysis Summary
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Board Trace Model Assignments
 60. Input Transition Times
 61. Signal Integrity Metrics (Slow 1200mv 0c Model)
 62. Signal Integrity Metrics (Slow 1200mv 85c Model)
 63. Signal Integrity Metrics (Fast 1200mv 0c Model)
 64. Setup Transfers
 65. Hold Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths
 69. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; semaphore                                                       ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE22F17C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------+
; Clock Name                                                                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                        ;
+----------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------+
; clk                                                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp } ;
+----------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                        ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                 ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
; 254.45 MHz ; 254.45 MHz      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;                                                               ;
; 266.6 MHz  ; 250.0 MHz       ; clk                                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                 ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -2.930 ; -101.491      ;
; clk                                                                        ; -2.751 ; -53.798       ;
+----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                  ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -0.122 ; -0.122        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.342  ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                   ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -3.000 ; -36.000       ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.000 ; -49.000       ;
+----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -2.930 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.498      ;
; -2.930 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.498      ;
; -2.930 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.498      ;
; -2.930 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.498      ;
; -2.930 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.498      ;
; -2.930 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.498      ;
; -2.930 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.498      ;
; -2.930 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.498      ;
; -2.930 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.498      ;
; -2.900 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.468      ;
; -2.900 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.468      ;
; -2.900 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.468      ;
; -2.900 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.468      ;
; -2.900 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.468      ;
; -2.900 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.468      ;
; -2.900 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.468      ;
; -2.900 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.468      ;
; -2.900 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.468      ;
; -2.852 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.420      ;
; -2.852 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.420      ;
; -2.852 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.420      ;
; -2.852 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.420      ;
; -2.852 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.420      ;
; -2.852 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.420      ;
; -2.852 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.420      ;
; -2.852 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.420      ;
; -2.852 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.420      ;
; -2.808 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.742      ;
; -2.808 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.742      ;
; -2.808 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.742      ;
; -2.808 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.742      ;
; -2.808 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.742      ;
; -2.808 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.742      ;
; -2.808 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.742      ;
; -2.808 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.742      ;
; -2.808 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.742      ;
; -2.803 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.371      ;
; -2.803 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.371      ;
; -2.803 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.371      ;
; -2.803 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.371      ;
; -2.803 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.371      ;
; -2.803 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.371      ;
; -2.803 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.371      ;
; -2.803 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.371      ;
; -2.803 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.371      ;
; -2.793 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.727      ;
; -2.793 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.727      ;
; -2.793 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.727      ;
; -2.793 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.727      ;
; -2.793 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.727      ;
; -2.793 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.727      ;
; -2.793 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.727      ;
; -2.793 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.727      ;
; -2.793 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.727      ;
; -2.778 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.062     ; 3.711      ;
; -2.778 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.062     ; 3.711      ;
; -2.778 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.062     ; 3.711      ;
; -2.778 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.062     ; 3.711      ;
; -2.778 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.062     ; 3.711      ;
; -2.778 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.062     ; 3.711      ;
; -2.778 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.062     ; 3.711      ;
; -2.778 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.062     ; 3.711      ;
; -2.778 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.062     ; 3.711      ;
; -2.743 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.677      ;
; -2.743 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.677      ;
; -2.743 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.677      ;
; -2.743 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.677      ;
; -2.743 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.677      ;
; -2.743 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.677      ;
; -2.743 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.677      ;
; -2.743 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.677      ;
; -2.743 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.677      ;
; -2.705 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.639      ;
; -2.705 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.639      ;
; -2.705 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.639      ;
; -2.705 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.639      ;
; -2.705 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.639      ;
; -2.705 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.639      ;
; -2.705 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.639      ;
; -2.705 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.639      ;
; -2.705 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.639      ;
; -2.685 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.253      ;
; -2.685 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.253      ;
; -2.685 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.253      ;
; -2.685 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.253      ;
; -2.685 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.253      ;
; -2.685 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.253      ;
; -2.685 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.253      ;
; -2.685 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.253      ;
; -2.685 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.253      ;
; -2.680 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.248      ;
; -2.680 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.248      ;
; -2.680 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.248      ;
; -2.680 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.248      ;
; -2.680 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.248      ;
; -2.680 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.248      ;
; -2.680 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.248      ;
; -2.680 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.248      ;
; -2.680 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.427     ; 3.248      ;
; -2.676 ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.061     ; 3.610      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.751 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.061     ; 3.685      ;
; -2.587 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.061     ; 3.521      ;
; -2.552 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.061     ; 3.486      ;
; -2.550 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.061     ; 3.484      ;
; -2.528 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.061     ; 3.462      ;
; -2.512 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.061     ; 3.446      ;
; -2.497 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.061     ; 3.431      ;
; -2.463 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.063     ; 3.395      ;
; -2.423 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.061     ; 3.357      ;
; -2.416 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.061     ; 3.350      ;
; -2.381 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.063     ; 3.313      ;
; -2.352 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.063     ; 3.284      ;
; -2.342 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.277      ;
; -2.329 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.062     ; 3.262      ;
; -2.319 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.061     ; 3.253      ;
; -2.314 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.249      ;
; -2.290 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.061     ; 3.224      ;
; -2.262 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.061     ; 3.196      ;
; -2.244 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.061     ; 3.178      ;
; -2.213 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.062     ; 3.146      ;
; -2.211 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.064     ; 3.142      ;
; -2.211 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.064     ; 3.142      ;
; -2.205 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.064     ; 3.136      ;
; -2.178 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.113      ;
; -2.173 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.063     ; 3.105      ;
; -2.165 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.061     ; 3.099      ;
; -2.150 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.085      ;
; -2.143 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.078      ;
; -2.141 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.076      ;
; -2.130 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.064     ; 3.061      ;
; -2.128 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.061     ; 3.062      ;
; -2.119 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.054      ;
; -2.115 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.050      ;
; -2.113 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.048      ;
; -2.112 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.063     ; 3.044      ;
; -2.103 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.038      ;
; -2.098 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.063     ; 3.030      ;
; -2.095 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.064     ; 3.026      ;
; -2.095 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.064     ; 3.026      ;
; -2.092 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.064     ; 3.023      ;
; -2.091 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.026      ;
; -2.091 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.064     ; 3.022      ;
; -2.089 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.064     ; 3.020      ;
; -2.088 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.023      ;
; -2.085 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.064     ; 3.016      ;
; -2.075 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.060     ; 3.010      ;
; -2.060 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.995      ;
; -2.054 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.062     ; 2.987      ;
; -2.049 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.061     ; 2.983      ;
; -2.026 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.062     ; 2.959      ;
; -2.024 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.956      ;
; -2.018 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.950      ;
; -2.015 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.063     ; 2.947      ;
; -2.014 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.064     ; 2.945      ;
; -2.014 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.949      ;
; -2.011 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.064     ; 2.942      ;
; -2.007 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.942      ;
; -2.005 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.937      ;
; -1.986 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.921      ;
; -1.979 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk          ; clk         ; 1.000        ; -0.061     ; 2.913      ;
; -1.979 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.064     ; 2.910      ;
; -1.979 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.064     ; 2.910      ;
; -1.979 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.914      ;
; -1.977 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.064     ; 2.908      ;
; -1.977 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.064     ; 2.908      ;
; -1.976 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.064     ; 2.907      ;
; -1.975 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.064     ; 2.906      ;
; -1.974 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk          ; clk         ; 1.000        ; -0.061     ; 2.908      ;
; -1.974 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk          ; clk         ; 1.000        ; -0.061     ; 2.908      ;
; -1.973 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.064     ; 2.904      ;
; -1.972 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.062     ; 2.905      ;
; -1.971 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.064     ; 2.902      ;
; -1.969 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.064     ; 2.900      ;
; -1.967 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.062     ; 2.900      ;
; -1.950 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.063     ; 2.882      ;
; -1.944 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.062     ; 2.877      ;
; -1.943 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.062     ; 2.876      ;
; -1.941 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.873      ;
; -1.925 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.857      ;
; -1.920 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.061     ; 2.854      ;
; -1.918 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.850      ;
; -1.916 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.851      ;
; -1.915 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.063     ; 2.847      ;
; -1.915 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.062     ; 2.848      ;
; -1.908 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.840      ;
; -1.902 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.834      ;
; -1.898 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.064     ; 2.829      ;
; -1.896 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.064     ; 2.827      ;
; -1.895 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.064     ; 2.826      ;
; -1.892 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.061     ; 2.826      ;
; -1.889 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.824      ;
; -1.889 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.821      ;
; -1.887 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.060     ; 2.822      ;
; -1.883 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.815      ;
; -1.877 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.063     ; 2.809      ;
; -1.863 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.064     ; 2.794      ;
; -1.863 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.064     ; 2.794      ;
; -1.861 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.064     ; 2.792      ;
; -1.861 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.064     ; 2.792      ;
; -1.860 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.064     ; 2.791      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.122 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk         ; 0.000        ; 2.184      ; 2.448      ;
; 0.401  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk         ; -0.500       ; 2.184      ; 2.471      ;
; 0.568  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.787      ;
; 0.569  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.788      ;
; 0.569  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.788      ;
; 0.569  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.788      ;
; 0.569  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.788      ;
; 0.570  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.789      ;
; 0.570  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.789      ;
; 0.570  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.789      ;
; 0.570  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.789      ;
; 0.571  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.790      ;
; 0.571  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.790      ;
; 0.572  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.791      ;
; 0.572  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.791      ;
; 0.572  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.791      ;
; 0.572  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.791      ;
; 0.572  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.791      ;
; 0.573  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.792      ;
; 0.573  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.792      ;
; 0.573  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.792      ;
; 0.573  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.792      ;
; 0.573  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.792      ;
; 0.574  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.793      ;
; 0.574  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.793      ;
; 0.574  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.793      ;
; 0.574  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 0.793      ;
; 0.843  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.062      ;
; 0.844  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.063      ;
; 0.844  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.063      ;
; 0.844  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.063      ;
; 0.844  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.063      ;
; 0.845  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.064      ;
; 0.845  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.064      ;
; 0.846  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.065      ;
; 0.846  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.065      ;
; 0.846  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.065      ;
; 0.858  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.077      ;
; 0.859  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.078      ;
; 0.859  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.078      ;
; 0.859  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.078      ;
; 0.860  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.079      ;
; 0.860  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.079      ;
; 0.860  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.079      ;
; 0.860  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.079      ;
; 0.861  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.080      ;
; 0.861  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.080      ;
; 0.861  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.080      ;
; 0.861  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.080      ;
; 0.861  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.080      ;
; 0.861  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.080      ;
; 0.861  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.080      ;
; 0.862  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.081      ;
; 0.862  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.081      ;
; 0.862  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.081      ;
; 0.863  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.060      ; 1.080      ;
; 0.863  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.082      ;
; 0.863  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.082      ;
; 0.863  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.082      ;
; 0.863  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.082      ;
; 0.863  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.082      ;
; 0.953  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.172      ;
; 0.954  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.173      ;
; 0.954  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.173      ;
; 0.954  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.173      ;
; 0.955  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.174      ;
; 0.955  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.174      ;
; 0.956  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.175      ;
; 0.956  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.175      ;
; 0.956  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.175      ;
; 0.956  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.175      ;
; 0.956  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.175      ;
; 0.956  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.175      ;
; 0.956  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.175      ;
; 0.957  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.176      ;
; 0.957  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.176      ;
; 0.958  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.177      ;
; 0.958  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.177      ;
; 0.958  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.177      ;
; 0.970  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.189      ;
; 0.971  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.190      ;
; 0.971  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.190      ;
; 0.971  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.190      ;
; 0.972  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.191      ;
; 0.972  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.191      ;
; 0.973  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.060      ; 1.190      ;
; 0.973  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.192      ;
; 0.973  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.192      ;
; 0.973  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.192      ;
; 0.973  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.192      ;
; 0.973  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.192      ;
; 0.973  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.192      ;
; 0.973  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.192      ;
; 0.974  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.193      ;
; 0.974  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.193      ;
; 0.974  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.193      ;
; 0.975  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.060      ; 1.192      ;
; 0.975  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.194      ;
; 0.975  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.194      ;
; 0.975  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.062      ; 1.194      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.342 ; timer_ctl:timer_ctl_ports|short_interval               ; timer_ctl:timer_ctl_ports|short_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; timer_ctl:timer_ctl_ports|long_interval                ; timer_ctl:timer_ctl_ports|long_interval                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.078      ; 0.577      ;
; 0.359 ; \always:state_holder[5]                                ; \always:state_holder[5]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; \always:state_holder[4]                                ; \always:state_holder[4]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; \always:state_holder[2]                                ; \always:state_holder[2]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; \always:state_holder[3]                                ; \always:state_holder[3]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; \always:state_holder[1]                                ; \always:state_holder[1]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; \always:state_holder[0]                                ; \always:state_holder[0]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 0.580      ;
; 0.407 ; \always:state_holder[0]                                ; trafic_light_ctl[0]~reg0                               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 0.625      ;
; 0.410 ; \always:state_holder[2]                                ; \always:state_holder[1]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 0.628      ;
; 0.478 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.062      ;
; 0.494 ; timer_ctl:timer_ctl_ports|\always:internal_counter[22] ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.078      ;
; 0.495 ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.079      ;
; 0.495 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.079      ;
; 0.496 ; timer_ctl:timer_ctl_ports|\always:internal_counter[22] ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.080      ;
; 0.497 ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.081      ;
; 0.524 ; \always:state_holder[5]                                ; trafic_light_ctl[5]~reg0                               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 0.742      ;
; 0.539 ; \always:state_holder[4]                                ; trafic_light_ctl[4]~reg0                               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 0.757      ;
; 0.554 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.076      ; 0.787      ;
; 0.555 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.076      ; 0.788      ;
; 0.555 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.076      ; 0.788      ;
; 0.556 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.076      ; 0.789      ;
; 0.556 ; timer_ctl:timer_ctl_ports|\always:internal_counter[27] ; timer_ctl:timer_ctl_ports|\always:internal_counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.076      ; 0.789      ;
; 0.558 ; timer_ctl:timer_ctl_ports|\always:internal_counter[25] ; timer_ctl:timer_ctl_ports|\always:internal_counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.076      ; 0.791      ;
; 0.558 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.076      ; 0.791      ;
; 0.558 ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.076      ; 0.791      ;
; 0.559 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.076      ; 0.792      ;
; 0.559 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.076      ; 0.792      ;
; 0.560 ; timer_ctl:timer_ctl_ports|\always:internal_counter[26] ; timer_ctl:timer_ctl_ports|\always:internal_counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.076      ; 0.793      ;
; 0.560 ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.076      ; 0.793      ;
; 0.566 ; \always:state_holder[2]                                ; \always:state_holder[0]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 0.784      ;
; 0.569 ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 0.787      ;
; 0.569 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 0.787      ;
; 0.569 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; timer_ctl:timer_ctl_ports|\always:internal_counter[29] ; timer_ctl:timer_ctl_ports|\always:internal_counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; \always:state_holder[2]                                ; trafic_light_ctl[2]~reg0                               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 0.787      ;
; 0.570 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; timer_ctl:timer_ctl_ports|\always:internal_counter[21] ; timer_ctl:timer_ctl_ports|\always:internal_counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; timer_ctl:timer_ctl_ports|\always:internal_counter[31] ; timer_ctl:timer_ctl_ports|\always:internal_counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; timer_ctl:timer_ctl_ports|\always:internal_counter[16] ; timer_ctl:timer_ctl_ports|\always:internal_counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; timer_ctl:timer_ctl_ports|\always:internal_counter[22] ; timer_ctl:timer_ctl_ports|\always:internal_counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; timer_ctl:timer_ctl_ports|\always:internal_counter[18] ; timer_ctl:timer_ctl_ports|\always:internal_counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; timer_ctl:timer_ctl_ports|\always:internal_counter[30] ; timer_ctl:timer_ctl_ports|\always:internal_counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; timer_ctl:timer_ctl_ports|\always:internal_counter[20] ; timer_ctl:timer_ctl_ports|\always:internal_counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; timer_ctl:timer_ctl_ports|\always:internal_counter[28] ; timer_ctl:timer_ctl_ports|\always:internal_counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.062      ; 0.793      ;
; 0.583 ; \always:state_holder[3]                                ; trafic_light_ctl[3]~reg0                               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 0.801      ;
; 0.588 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.172      ;
; 0.590 ; timer_ctl:timer_ctl_ports|\always:internal_counter[21] ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.174      ;
; 0.590 ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.174      ;
; 0.590 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.174      ;
; 0.592 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 0.810      ;
; 0.592 ; timer_ctl:timer_ctl_ports|\always:internal_counter[21] ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.176      ;
; 0.592 ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.176      ;
; 0.605 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.189      ;
; 0.606 ; timer_ctl:timer_ctl_ports|\always:internal_counter[22] ; timer_ctl:timer_ctl_ports|\always:internal_counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.190      ;
; 0.607 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.191      ;
; 0.607 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.191      ;
; 0.608 ; timer_ctl:timer_ctl_ports|\always:internal_counter[22] ; timer_ctl:timer_ctl_ports|\always:internal_counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.192      ;
; 0.608 ; timer_ctl:timer_ctl_ports|\always:internal_counter[20] ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.192      ;
; 0.609 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.193      ;
; 0.610 ; timer_ctl:timer_ctl_ports|\always:internal_counter[20] ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.194      ;
; 0.655 ; \always:state_holder[4]                                ; \always:state_holder[1]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 0.873      ;
; 0.678 ; \always:state_holder[1]                                ; trafic_light_ctl[1]~reg0                               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 0.896      ;
; 0.700 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.284      ;
; 0.701 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.285      ;
; 0.702 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.286      ;
; 0.702 ; timer_ctl:timer_ctl_ports|\always:internal_counter[21] ; timer_ctl:timer_ctl_ports|\always:internal_counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.286      ;
; 0.702 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.286      ;
; 0.703 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.287      ;
; 0.704 ; timer_ctl:timer_ctl_ports|\always:internal_counter[21] ; timer_ctl:timer_ctl_ports|\always:internal_counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.288      ;
; 0.704 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.288      ;
; 0.717 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.301      ;
; 0.718 ; timer_ctl:timer_ctl_ports|\always:internal_counter[22] ; timer_ctl:timer_ctl_ports|\always:internal_counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.302      ;
; 0.718 ; timer_ctl:timer_ctl_ports|\always:internal_counter[18] ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.302      ;
; 0.719 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.303      ;
; 0.720 ; timer_ctl:timer_ctl_ports|\always:internal_counter[20] ; timer_ctl:timer_ctl_ports|\always:internal_counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.304      ;
; 0.720 ; timer_ctl:timer_ctl_ports|\always:internal_counter[18] ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.304      ;
; 0.722 ; timer_ctl:timer_ctl_ports|\always:internal_counter[20] ; timer_ctl:timer_ctl_ports|\always:internal_counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.306      ;
; 0.729 ; \always:state_holder[3]                                ; timer_reset                                            ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 0.947      ;
; 0.730 ; timer_reset                                            ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.426      ; 1.313      ;
; 0.730 ; timer_reset                                            ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.426      ; 1.313      ;
; 0.730 ; timer_reset                                            ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.426      ; 1.313      ;
; 0.730 ; timer_reset                                            ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.426      ; 1.313      ;
; 0.730 ; timer_reset                                            ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.426      ; 1.313      ;
; 0.730 ; timer_reset                                            ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.426      ; 1.313      ;
; 0.730 ; timer_reset                                            ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.426      ; 1.313      ;
; 0.730 ; \always:state_holder[5]                                ; \always:state_holder[1]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 0.948      ;
; 0.781 ; \always:state_holder[4]                                ; \always:state_holder[0]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 0.999      ;
; 0.797 ; \always:state_holder[3]                                ; \always:state_holder[4]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 1.015      ;
; 0.813 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.397      ;
; 0.814 ; timer_ctl:timer_ctl_ports|\always:internal_counter[21] ; timer_ctl:timer_ctl_ports|\always:internal_counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.398      ;
; 0.815 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.399      ;
; 0.822 ; \always:state_holder[3]                                ; \always:state_holder[1]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.061      ; 1.040      ;
; 0.829 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.076      ; 1.062      ;
; 0.829 ; timer_ctl:timer_ctl_ports|\always:internal_counter[16] ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.427      ; 1.413      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                          ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                    ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; clk~input|o                                                                               ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[16]|clk                          ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[17]|clk                          ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[18]|clk                          ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[19]|clk                          ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[20]|clk                          ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[21]|clk                          ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[22]|clk                          ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[23]|clk                          ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[24]|clk                          ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[25]|clk                          ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[26]|clk                          ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[27]|clk                          ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[28]|clk                          ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[29]|clk                          ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[30]|clk                          ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[31]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[0]|clk                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[10]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[11]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[12]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[13]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[14]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[15]|clk                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[1]|clk                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[2]|clk                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[3]|clk                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[4]|clk                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[5]|clk                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[6]|clk                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[7]|clk                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[8]|clk                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[9]|clk                           ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+--------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+--------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[0]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[1]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[2]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[3]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[4]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[5]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; show_state[0]~reg0                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; show_state[1]~reg0                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                               ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[25] ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[26] ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[27] ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]  ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval               ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[0]                                ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; show_state[1]~reg0                                     ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                               ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                               ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                               ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                               ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                               ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                               ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[1]                                ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[2]                                ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[3]                                ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[4]                                ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[5]                                ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[16] ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[17] ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[18] ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[20] ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[21] ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[22] ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[28] ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[29] ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[30] ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[31] ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                            ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; show_state[0]~reg0                                     ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; show_state[0]~reg0                                     ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[0]                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                           ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; traffic_sensor ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.056 ; 3.539 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                              ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; traffic_sensor ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.524 ; -2.027 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                        ;
+----------------------+----------------------------------------------------------------------------+-------+--------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+--------+------------+----------------------------------------------------------------------------+
; show_state[*]        ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.166 ; 7.188  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  show_state[0]       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.166 ; 7.188  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  show_state[1]       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.475 ; 6.497  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 9.965 ; 10.008 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.992 ; 8.026  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.878 ; 7.985  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.886 ; 7.827  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 9.965 ; 9.783  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.639 ; 8.684  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 9.876 ; 10.008 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                               ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; show_state[*]        ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.240 ; 6.259 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  show_state[0]       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.901 ; 6.921 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  show_state[1]       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.240 ; 6.259 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.585 ; 7.536 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.694 ; 7.726 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.585 ; 7.686 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.591 ; 7.536 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 9.640 ; 9.462 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.313 ; 8.356 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 9.552 ; 9.682 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                         ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                 ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
; 280.98 MHz ; 280.98 MHz      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;                                                               ;
; 296.47 MHz ; 250.0 MHz       ; clk                                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                  ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -2.559 ; -87.770       ;
; clk                                                                        ; -2.373 ; -43.749       ;
+----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                   ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -0.097 ; -0.097        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.298  ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                    ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -3.000 ; -36.000       ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.000 ; -49.000       ;
+----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -2.559 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.172      ;
; -2.559 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.172      ;
; -2.559 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.172      ;
; -2.559 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.172      ;
; -2.559 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.172      ;
; -2.559 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.172      ;
; -2.559 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.172      ;
; -2.559 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.172      ;
; -2.559 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.172      ;
; -2.518 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.131      ;
; -2.518 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.131      ;
; -2.518 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.131      ;
; -2.518 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.131      ;
; -2.518 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.131      ;
; -2.518 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.131      ;
; -2.518 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.131      ;
; -2.518 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.131      ;
; -2.518 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.131      ;
; -2.497 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.110      ;
; -2.497 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.110      ;
; -2.497 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.110      ;
; -2.497 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.110      ;
; -2.497 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.110      ;
; -2.497 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.110      ;
; -2.497 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.110      ;
; -2.497 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.110      ;
; -2.497 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.110      ;
; -2.444 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.383      ;
; -2.444 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.383      ;
; -2.444 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.383      ;
; -2.444 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.383      ;
; -2.444 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.383      ;
; -2.444 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.383      ;
; -2.444 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.383      ;
; -2.444 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.383      ;
; -2.444 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.383      ;
; -2.436 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.049      ;
; -2.436 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.049      ;
; -2.436 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.049      ;
; -2.436 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.049      ;
; -2.436 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.049      ;
; -2.436 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.049      ;
; -2.436 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.049      ;
; -2.436 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.049      ;
; -2.436 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 3.049      ;
; -2.429 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.368      ;
; -2.429 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.368      ;
; -2.429 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.368      ;
; -2.429 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.368      ;
; -2.429 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.368      ;
; -2.429 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.368      ;
; -2.429 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.368      ;
; -2.429 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.368      ;
; -2.429 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.368      ;
; -2.401 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.340      ;
; -2.401 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.340      ;
; -2.401 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.340      ;
; -2.401 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.340      ;
; -2.401 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.340      ;
; -2.401 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.340      ;
; -2.401 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.340      ;
; -2.401 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.340      ;
; -2.401 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.340      ;
; -2.389 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.328      ;
; -2.389 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.328      ;
; -2.389 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.328      ;
; -2.389 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.328      ;
; -2.389 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.328      ;
; -2.389 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.328      ;
; -2.389 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.328      ;
; -2.389 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.328      ;
; -2.389 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.328      ;
; -2.351 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.290      ;
; -2.351 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.290      ;
; -2.351 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.290      ;
; -2.351 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.290      ;
; -2.351 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.290      ;
; -2.351 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.290      ;
; -2.351 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.290      ;
; -2.351 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.290      ;
; -2.351 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.290      ;
; -2.327 ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.266      ;
; -2.327 ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.266      ;
; -2.327 ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.266      ;
; -2.327 ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.266      ;
; -2.327 ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.266      ;
; -2.327 ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.266      ;
; -2.327 ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.266      ;
; -2.327 ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.266      ;
; -2.327 ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 3.266      ;
; -2.324 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 2.937      ;
; -2.324 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 2.937      ;
; -2.324 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 2.937      ;
; -2.324 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 2.937      ;
; -2.324 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 2.937      ;
; -2.324 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 2.937      ;
; -2.324 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 2.937      ;
; -2.324 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 2.937      ;
; -2.324 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 2.937      ;
; -2.320 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.382     ; 2.933      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.373 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.052     ; 3.316      ;
; -2.225 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.052     ; 3.168      ;
; -2.197 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.052     ; 3.140      ;
; -2.195 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.052     ; 3.138      ;
; -2.173 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.052     ; 3.116      ;
; -2.156 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.052     ; 3.099      ;
; -2.151 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.052     ; 3.094      ;
; -2.129 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.055     ; 3.069      ;
; -2.087 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.052     ; 3.030      ;
; -2.077 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.052     ; 3.020      ;
; -2.026 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.055     ; 2.966      ;
; -2.017 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.960      ;
; -2.017 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.055     ; 2.957      ;
; -1.993 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.936      ;
; -1.991 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.055     ; 2.931      ;
; -1.983 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.052     ; 2.926      ;
; -1.956 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.052     ; 2.899      ;
; -1.931 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.052     ; 2.874      ;
; -1.916 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.052     ; 2.859      ;
; -1.894 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.055     ; 2.834      ;
; -1.869 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.812      ;
; -1.867 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.055     ; 2.807      ;
; -1.851 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.052     ; 2.794      ;
; -1.845 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.788      ;
; -1.841 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.784      ;
; -1.839 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.782      ;
; -1.822 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.052     ; 2.765      ;
; -1.817 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.760      ;
; -1.817 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.760      ;
; -1.815 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.758      ;
; -1.812 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.749      ;
; -1.810 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.747      ;
; -1.806 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.055     ; 2.746      ;
; -1.800 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.743      ;
; -1.795 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.738      ;
; -1.793 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.736      ;
; -1.792 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.055     ; 2.732      ;
; -1.792 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.729      ;
; -1.776 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.719      ;
; -1.773 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.055     ; 2.713      ;
; -1.771 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.714      ;
; -1.749 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.055     ; 2.689      ;
; -1.747 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.052     ; 2.690      ;
; -1.743 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.680      ;
; -1.731 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.674      ;
; -1.722 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.055     ; 2.662      ;
; -1.721 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.664      ;
; -1.712 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.649      ;
; -1.710 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.647      ;
; -1.710 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.647      ;
; -1.707 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.650      ;
; -1.706 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.643      ;
; -1.697 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.640      ;
; -1.692 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.629      ;
; -1.688 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.625      ;
; -1.670 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.055     ; 2.610      ;
; -1.669 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk          ; clk         ; 1.000        ; -0.052     ; 2.612      ;
; -1.666 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.055     ; 2.606      ;
; -1.665 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.608      ;
; -1.665 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.608      ;
; -1.661 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.055     ; 2.601      ;
; -1.659 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.055     ; 2.599      ;
; -1.652 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.589      ;
; -1.648 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.585      ;
; -1.646 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.055     ; 2.586      ;
; -1.643 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.580      ;
; -1.639 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.576      ;
; -1.637 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.055     ; 2.577      ;
; -1.635 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.055     ; 2.575      ;
; -1.630 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.567      ;
; -1.626 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.569      ;
; -1.625 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.055     ; 2.565      ;
; -1.622 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk          ; clk         ; 1.000        ; -0.055     ; 2.562      ;
; -1.612 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.549      ;
; -1.611 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.548      ;
; -1.611 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.055     ; 2.551      ;
; -1.610 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.547      ;
; -1.610 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.547      ;
; -1.608 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.545      ;
; -1.606 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.543      ;
; -1.602 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.545      ;
; -1.599 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.542      ;
; -1.592 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.529      ;
; -1.590 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.527      ;
; -1.588 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.525      ;
; -1.575 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.518      ;
; -1.575 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.518      ;
; -1.572 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk          ; clk         ; 1.000        ; -0.055     ; 2.512      ;
; -1.565 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.055     ; 2.505      ;
; -1.560 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.503      ;
; -1.558 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.495      ;
; -1.552 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.489      ;
; -1.551 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.052     ; 2.494      ;
; -1.548 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.055     ; 2.488      ;
; -1.548 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.485      ;
; -1.543 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.055     ; 2.483      ;
; -1.543 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.480      ;
; -1.540 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.477      ;
; -1.539 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.058     ; 2.476      ;
; -1.538 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.055     ; 2.478      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.097 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk         ; 0.000        ; 1.975      ; 2.232      ;
; 0.415  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk         ; -0.500       ; 1.975      ; 2.244      ;
; 0.510  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.709      ;
; 0.511  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.710      ;
; 0.511  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.710      ;
; 0.511  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.710      ;
; 0.511  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.710      ;
; 0.512  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.513  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.712      ;
; 0.514  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.713      ;
; 0.514  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.713      ;
; 0.514  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.713      ;
; 0.515  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.714      ;
; 0.515  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.714      ;
; 0.515  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.714      ;
; 0.515  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.714      ;
; 0.515  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.714      ;
; 0.516  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.715      ;
; 0.516  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.715      ;
; 0.516  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.715      ;
; 0.516  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.715      ;
; 0.516  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.715      ;
; 0.517  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.716      ;
; 0.517  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.716      ;
; 0.754  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.953      ;
; 0.755  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.954      ;
; 0.755  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.954      ;
; 0.755  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.954      ;
; 0.756  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.955      ;
; 0.756  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.955      ;
; 0.757  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.956      ;
; 0.757  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.956      ;
; 0.760  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.959      ;
; 0.760  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.959      ;
; 0.762  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.961      ;
; 0.763  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.962      ;
; 0.763  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.962      ;
; 0.764  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.963      ;
; 0.764  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.963      ;
; 0.765  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.964      ;
; 0.765  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.964      ;
; 0.765  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.964      ;
; 0.765  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.964      ;
; 0.766  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.965      ;
; 0.766  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.965      ;
; 0.769  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.968      ;
; 0.770  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.969      ;
; 0.770  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.969      ;
; 0.771  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.970      ;
; 0.771  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.970      ;
; 0.772  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.971      ;
; 0.772  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.971      ;
; 0.772  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.971      ;
; 0.772  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.971      ;
; 0.772  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.971      ;
; 0.773  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.052      ; 0.969      ;
; 0.773  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.972      ;
; 0.773  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 0.972      ;
; 0.843  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.042      ;
; 0.844  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.043      ;
; 0.844  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.043      ;
; 0.845  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.044      ;
; 0.845  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.044      ;
; 0.846  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.045      ;
; 0.846  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.045      ;
; 0.849  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.048      ;
; 0.849  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.048      ;
; 0.851  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.050      ;
; 0.851  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.050      ;
; 0.851  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.050      ;
; 0.852  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.051      ;
; 0.852  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.051      ;
; 0.853  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.052      ;
; 0.853  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.052      ;
; 0.856  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.055      ;
; 0.856  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.055      ;
; 0.858  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.057      ;
; 0.859  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.058      ;
; 0.859  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.058      ;
; 0.860  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.059      ;
; 0.861  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.060      ;
; 0.861  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.060      ;
; 0.861  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.060      ;
; 0.861  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.060      ;
; 0.862  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.052      ; 1.058      ;
; 0.862  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.061      ;
; 0.862  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.061      ;
; 0.865  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.064      ;
; 0.866  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.065      ;
; 0.867  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.066      ;
; 0.867  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.066      ;
; 0.868  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.067      ;
; 0.868  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.067      ;
; 0.868  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.067      ;
; 0.868  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.067      ;
; 0.869  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.052      ; 1.065      ;
; 0.869  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.055      ; 1.068      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.298 ; timer_ctl:timer_ctl_ports|short_interval               ; timer_ctl:timer_ctl_ports|short_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; timer_ctl:timer_ctl_ports|long_interval                ; timer_ctl:timer_ctl_ports|long_interval                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.069      ; 0.511      ;
; 0.312 ; \always:state_holder[5]                                ; \always:state_holder[5]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; \always:state_holder[4]                                ; \always:state_holder[4]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; \always:state_holder[2]                                ; \always:state_holder[2]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; \always:state_holder[3]                                ; \always:state_holder[3]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; \always:state_holder[1]                                ; \always:state_holder[1]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; \always:state_holder[0]                                ; \always:state_holder[0]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.519      ;
; 0.369 ; \always:state_holder[0]                                ; trafic_light_ctl[0]~reg0                               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.568      ;
; 0.370 ; \always:state_holder[2]                                ; \always:state_holder[1]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.569      ;
; 0.430 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 0.956      ;
; 0.435 ; timer_ctl:timer_ctl_ports|\always:internal_counter[22] ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 0.961      ;
; 0.438 ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 0.964      ;
; 0.442 ; timer_ctl:timer_ctl_ports|\always:internal_counter[22] ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 0.968      ;
; 0.442 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 0.968      ;
; 0.445 ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 0.971      ;
; 0.481 ; \always:state_holder[5]                                ; trafic_light_ctl[5]~reg0                               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.680      ;
; 0.494 ; \always:state_holder[4]                                ; trafic_light_ctl[4]~reg0                               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.693      ;
; 0.496 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.069      ; 0.709      ;
; 0.497 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.069      ; 0.710      ;
; 0.497 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.069      ; 0.710      ;
; 0.498 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.069      ; 0.711      ;
; 0.499 ; timer_ctl:timer_ctl_ports|\always:internal_counter[27] ; timer_ctl:timer_ctl_ports|\always:internal_counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.068      ; 0.711      ;
; 0.500 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.069      ; 0.713      ;
; 0.501 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.069      ; 0.714      ;
; 0.501 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.069      ; 0.714      ;
; 0.502 ; timer_ctl:timer_ctl_ports|\always:internal_counter[25] ; timer_ctl:timer_ctl_ports|\always:internal_counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.068      ; 0.714      ;
; 0.502 ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.068      ; 0.714      ;
; 0.504 ; timer_ctl:timer_ctl_ports|\always:internal_counter[26] ; timer_ctl:timer_ctl_ports|\always:internal_counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.068      ; 0.716      ;
; 0.504 ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.068      ; 0.716      ;
; 0.509 ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.709      ;
; 0.509 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.709      ;
; 0.510 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.710      ;
; 0.510 ; timer_ctl:timer_ctl_ports|\always:internal_counter[29] ; timer_ctl:timer_ctl_ports|\always:internal_counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.710      ;
; 0.510 ; \always:state_holder[2]                                ; \always:state_holder[0]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.711      ;
; 0.511 ; timer_ctl:timer_ctl_ports|\always:internal_counter[21] ; timer_ctl:timer_ctl_ports|\always:internal_counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.711      ;
; 0.511 ; timer_ctl:timer_ctl_ports|\always:internal_counter[31] ; timer_ctl:timer_ctl_ports|\always:internal_counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.711      ;
; 0.512 ; timer_ctl:timer_ctl_ports|\always:internal_counter[22] ; timer_ctl:timer_ctl_ports|\always:internal_counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.712      ;
; 0.513 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.713      ;
; 0.513 ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.713      ;
; 0.513 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.713      ;
; 0.513 ; timer_ctl:timer_ctl_ports|\always:internal_counter[16] ; timer_ctl:timer_ctl_ports|\always:internal_counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.713      ;
; 0.514 ; timer_ctl:timer_ctl_ports|\always:internal_counter[18] ; timer_ctl:timer_ctl_ports|\always:internal_counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.714      ;
; 0.515 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.715      ;
; 0.515 ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.715      ;
; 0.515 ; timer_ctl:timer_ctl_ports|\always:internal_counter[20] ; timer_ctl:timer_ctl_ports|\always:internal_counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.715      ;
; 0.515 ; timer_ctl:timer_ctl_ports|\always:internal_counter[28] ; timer_ctl:timer_ctl_ports|\always:internal_counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.715      ;
; 0.515 ; timer_ctl:timer_ctl_ports|\always:internal_counter[30] ; timer_ctl:timer_ctl_ports|\always:internal_counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.715      ;
; 0.518 ; timer_ctl:timer_ctl_ports|\always:internal_counter[21] ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.044      ;
; 0.519 ; \always:state_holder[2]                                ; trafic_light_ctl[2]~reg0                               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.718      ;
; 0.519 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.045      ;
; 0.521 ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.047      ;
; 0.525 ; timer_ctl:timer_ctl_ports|\always:internal_counter[21] ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.051      ;
; 0.526 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.052      ;
; 0.528 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.728      ;
; 0.528 ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.054      ;
; 0.531 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.057      ;
; 0.531 ; timer_ctl:timer_ctl_ports|\always:internal_counter[22] ; timer_ctl:timer_ctl_ports|\always:internal_counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.057      ;
; 0.534 ; timer_ctl:timer_ctl_ports|\always:internal_counter[20] ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.060      ;
; 0.534 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.060      ;
; 0.535 ; \always:state_holder[3]                                ; trafic_light_ctl[3]~reg0                               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.734      ;
; 0.538 ; timer_ctl:timer_ctl_ports|\always:internal_counter[22] ; timer_ctl:timer_ctl_ports|\always:internal_counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.064      ;
; 0.538 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.064      ;
; 0.541 ; timer_ctl:timer_ctl_ports|\always:internal_counter[20] ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.067      ;
; 0.541 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.067      ;
; 0.574 ; \always:state_holder[4]                                ; \always:state_holder[1]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.773      ;
; 0.613 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.139      ;
; 0.614 ; timer_ctl:timer_ctl_ports|\always:internal_counter[21] ; timer_ctl:timer_ctl_ports|\always:internal_counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.140      ;
; 0.615 ; \always:state_holder[1]                                ; trafic_light_ctl[1]~reg0                               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.814      ;
; 0.615 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.141      ;
; 0.617 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.143      ;
; 0.620 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.146      ;
; 0.621 ; timer_ctl:timer_ctl_ports|\always:internal_counter[21] ; timer_ctl:timer_ctl_ports|\always:internal_counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.147      ;
; 0.622 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.148      ;
; 0.624 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.150      ;
; 0.627 ; timer_ctl:timer_ctl_ports|\always:internal_counter[22] ; timer_ctl:timer_ctl_ports|\always:internal_counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.153      ;
; 0.627 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.153      ;
; 0.629 ; timer_ctl:timer_ctl_ports|\always:internal_counter[18] ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.155      ;
; 0.630 ; timer_ctl:timer_ctl_ports|\always:internal_counter[20] ; timer_ctl:timer_ctl_ports|\always:internal_counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.156      ;
; 0.634 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.160      ;
; 0.636 ; timer_ctl:timer_ctl_ports|\always:internal_counter[18] ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.162      ;
; 0.637 ; timer_ctl:timer_ctl_ports|\always:internal_counter[20] ; timer_ctl:timer_ctl_ports|\always:internal_counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.163      ;
; 0.661 ; \always:state_holder[3]                                ; timer_reset                                            ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.860      ;
; 0.668 ; \always:state_holder[5]                                ; \always:state_holder[1]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.867      ;
; 0.681 ; timer_reset                                            ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.381      ; 1.206      ;
; 0.681 ; timer_reset                                            ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.381      ; 1.206      ;
; 0.681 ; timer_reset                                            ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.381      ; 1.206      ;
; 0.681 ; timer_reset                                            ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.381      ; 1.206      ;
; 0.681 ; timer_reset                                            ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.381      ; 1.206      ;
; 0.681 ; timer_reset                                            ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.381      ; 1.206      ;
; 0.681 ; timer_reset                                            ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.381      ; 1.206      ;
; 0.709 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.235      ;
; 0.710 ; timer_ctl:timer_ctl_ports|\always:internal_counter[21] ; timer_ctl:timer_ctl_ports|\always:internal_counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.236      ;
; 0.715 ; \always:state_holder[3]                                ; \always:state_holder[4]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.914      ;
; 0.716 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.242      ;
; 0.718 ; \always:state_holder[4]                                ; \always:state_holder[0]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.917      ;
; 0.724 ; timer_ctl:timer_ctl_ports|\always:internal_counter[16] ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.250      ;
; 0.725 ; timer_ctl:timer_ctl_ports|\always:internal_counter[18] ; timer_ctl:timer_ctl_ports|\always:internal_counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.251      ;
; 0.726 ; timer_ctl:timer_ctl_ports|\always:internal_counter[20] ; timer_ctl:timer_ctl_ports|\always:internal_counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.382      ; 1.252      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                    ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; clk~input|o                                                                               ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[16]|clk                          ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[17]|clk                          ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[18]|clk                          ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[19]|clk                          ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[20]|clk                          ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[21]|clk                          ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[22]|clk                          ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[23]|clk                          ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[24]|clk                          ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[25]|clk                          ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[26]|clk                          ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[27]|clk                          ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[28]|clk                          ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[29]|clk                          ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[30]|clk                          ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[31]|clk                          ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[0]|clk                           ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[10]|clk                          ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[11]|clk                          ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[12]|clk                          ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[14]|clk                          ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[1]|clk                           ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[2]|clk                           ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[3]|clk                           ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[4]|clk                           ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[5]|clk                           ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[8]|clk                           ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[13]|clk                          ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[15]|clk                          ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[6]|clk                           ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[7]|clk                           ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[9]|clk                           ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+--------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+--------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[0]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[1]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[2]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[3]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[4]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[5]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; show_state[0]~reg0                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; show_state[1]~reg0                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                               ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; show_state[1]~reg0                                     ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[0]                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[1]                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[2]                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[3]                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[4]                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[5]                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; show_state[0]~reg0                                     ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[17] ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                            ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                               ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                               ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                               ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                               ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                               ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                               ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[16] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[18] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[20] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[21] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[22] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[28] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[29] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[30] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[31] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval               ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[25] ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[26] ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[27] ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]  ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ;
; 0.277  ; 0.493        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                           ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; traffic_sensor ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 2.680 ; 3.033 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                              ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; traffic_sensor ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.306 ; -1.676 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                       ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; show_state[*]        ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.440 ; 6.437 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  show_state[0]       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.440 ; 6.437 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  show_state[1]       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.817 ; 5.819 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.920 ; 8.879 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.213 ; 7.198 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.107 ; 7.171 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.066 ; 7.057 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.891 ; 8.821 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.814 ; 7.750 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.920 ; 8.879 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                               ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; show_state[*]        ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.593 ; 5.594 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  show_state[0]       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.189 ; 6.185 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  show_state[1]       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.593 ; 5.594 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.790 ; 6.782 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.931 ; 6.916 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.829 ; 6.891 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.790 ; 6.782 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.587 ; 8.519 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.506 ; 7.445 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.614 ; 8.575 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                  ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.178 ; -38.278       ;
; clk                                                                        ; -1.103 ; -16.364       ;
+----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                   ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -0.129 ; -0.129        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.178  ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                    ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -3.000 ; -37.815       ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.000 ; -49.000       ;
+----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -1.178 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.932      ;
; -1.178 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.932      ;
; -1.178 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.932      ;
; -1.178 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.932      ;
; -1.178 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.932      ;
; -1.178 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.932      ;
; -1.178 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.932      ;
; -1.178 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.932      ;
; -1.178 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.932      ;
; -1.169 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.923      ;
; -1.169 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.923      ;
; -1.169 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.923      ;
; -1.169 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.923      ;
; -1.169 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.923      ;
; -1.169 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.923      ;
; -1.169 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.923      ;
; -1.169 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.923      ;
; -1.169 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.923      ;
; -1.131 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.082      ;
; -1.131 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.082      ;
; -1.131 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.082      ;
; -1.131 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.082      ;
; -1.131 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.082      ;
; -1.131 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.082      ;
; -1.131 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.082      ;
; -1.131 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.082      ;
; -1.131 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.082      ;
; -1.129 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.883      ;
; -1.129 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.883      ;
; -1.129 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.883      ;
; -1.129 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.883      ;
; -1.129 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.883      ;
; -1.129 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.883      ;
; -1.129 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.883      ;
; -1.129 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.883      ;
; -1.129 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.883      ;
; -1.117 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.871      ;
; -1.117 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.871      ;
; -1.117 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.871      ;
; -1.117 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.871      ;
; -1.117 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.871      ;
; -1.117 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.871      ;
; -1.117 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.871      ;
; -1.117 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.871      ;
; -1.117 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.871      ;
; -1.112 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.063      ;
; -1.112 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.063      ;
; -1.112 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.063      ;
; -1.112 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.063      ;
; -1.112 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.063      ;
; -1.112 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.063      ;
; -1.112 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.063      ;
; -1.112 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.063      ;
; -1.112 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.063      ;
; -1.107 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.058      ;
; -1.107 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.058      ;
; -1.107 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.058      ;
; -1.107 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.058      ;
; -1.107 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.058      ;
; -1.107 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.058      ;
; -1.107 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.058      ;
; -1.107 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.058      ;
; -1.107 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.058      ;
; -1.090 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.041      ;
; -1.090 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.041      ;
; -1.090 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.041      ;
; -1.090 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.041      ;
; -1.090 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.041      ;
; -1.090 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.041      ;
; -1.090 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.041      ;
; -1.090 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.041      ;
; -1.090 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.041      ;
; -1.071 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.022      ;
; -1.071 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.022      ;
; -1.071 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.022      ;
; -1.071 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.022      ;
; -1.071 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.022      ;
; -1.071 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.022      ;
; -1.071 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.022      ;
; -1.071 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.022      ;
; -1.071 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.022      ;
; -1.062 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.816      ;
; -1.062 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.816      ;
; -1.062 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.816      ;
; -1.062 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.816      ;
; -1.062 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.816      ;
; -1.062 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.816      ;
; -1.062 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.816      ;
; -1.062 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.816      ;
; -1.062 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.816      ;
; -1.053 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.807      ;
; -1.053 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.807      ;
; -1.053 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.807      ;
; -1.053 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.807      ;
; -1.053 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.807      ;
; -1.053 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.807      ;
; -1.053 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.807      ;
; -1.053 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.807      ;
; -1.053 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.233     ; 1.807      ;
; -1.049 ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.036     ; 2.000      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.103 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 2.054      ;
; -1.018 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 1.969      ;
; -1.004 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 1.955      ;
; -1.001 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 1.952      ;
; -0.989 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 1.940      ;
; -0.983 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 1.934      ;
; -0.961 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 1.912      ;
; -0.943 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.038     ; 1.892      ;
; -0.936 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.038     ; 1.885      ;
; -0.925 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 1.876      ;
; -0.922 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 1.873      ;
; -0.887 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.037     ; 1.837      ;
; -0.878 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.038     ; 1.827      ;
; -0.862 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 1.813      ;
; -0.850 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 1.801      ;
; -0.848 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 1.799      ;
; -0.842 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.791      ;
; -0.840 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 1.791      ;
; -0.838 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.787      ;
; -0.830 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.779      ;
; -0.819 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.037     ; 1.769      ;
; -0.813 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.765      ;
; -0.798 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.750      ;
; -0.792 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.741      ;
; -0.788 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 1.739      ;
; -0.787 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.038     ; 1.736      ;
; -0.774 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.723      ;
; -0.770 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.719      ;
; -0.770 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.719      ;
; -0.766 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.715      ;
; -0.762 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.711      ;
; -0.760 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.709      ;
; -0.759 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.038     ; 1.708      ;
; -0.759 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 1.710      ;
; -0.751 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.038     ; 1.700      ;
; -0.733 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.683      ;
; -0.729 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.679      ;
; -0.728 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.680      ;
; -0.724 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.673      ;
; -0.722 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.671      ;
; -0.714 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.666      ;
; -0.713 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.665      ;
; -0.711 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.663      ;
; -0.710 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.036     ; 1.661      ;
; -0.706 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.655      ;
; -0.704 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.038     ; 1.653      ;
; -0.702 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.651      ;
; -0.702 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.651      ;
; -0.702 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.651      ;
; -0.699 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.651      ;
; -0.699 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.651      ;
; -0.698 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.647      ;
; -0.698 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.647      ;
; -0.696 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.646      ;
; -0.696 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.648      ;
; -0.694 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.037     ; 1.644      ;
; -0.694 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.643      ;
; -0.693 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.645      ;
; -0.692 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.641      ;
; -0.692 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.641      ;
; -0.684 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.636      ;
; -0.678 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.630      ;
; -0.674 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.626      ;
; -0.673 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.622      ;
; -0.672 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.038     ; 1.621      ;
; -0.667 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.617      ;
; -0.665 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.615      ;
; -0.661 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.611      ;
; -0.661 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.610      ;
; -0.659 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.609      ;
; -0.657 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.609      ;
; -0.656 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.605      ;
; -0.654 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.603      ;
; -0.654 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.603      ;
; -0.652 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.038     ; 1.601      ;
; -0.649 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.599      ;
; -0.646 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.596      ;
; -0.645 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.595      ;
; -0.643 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.595      ;
; -0.642 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.592      ;
; -0.640 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.591      ;
; -0.639 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.590      ;
; -0.639 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.590      ;
; -0.638 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.587      ;
; -0.636 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.588      ;
; -0.634 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.583      ;
; -0.634 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.583      ;
; -0.634 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.583      ;
; -0.631 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.581      ;
; -0.630 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.579      ;
; -0.630 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.579      ;
; -0.629 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.037     ; 1.579      ;
; -0.628 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.578      ;
; -0.626 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.578      ;
; -0.626 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.575      ;
; -0.624 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.573      ;
; -0.624 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.573      ;
; -0.619 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.571      ;
; -0.615 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; -0.037     ; 1.565      ;
; -0.601 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.550      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.129 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk         ; 0.000        ; 1.232      ; 1.322      ;
; 0.303  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.304  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.308  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.452  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk         ; -0.500       ; 1.232      ; 1.403      ;
; 0.452  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.573      ;
; 0.453  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.454  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.455  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.576      ;
; 0.455  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.463  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.584      ;
; 0.464  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.585      ;
; 0.464  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.585      ;
; 0.464  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.584      ;
; 0.464  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.584      ;
; 0.465  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.466  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.586      ;
; 0.466  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.586      ;
; 0.466  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.587      ;
; 0.466  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.587      ;
; 0.467  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.588      ;
; 0.467  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.588      ;
; 0.467  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.587      ;
; 0.467  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.587      ;
; 0.468  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.035      ; 0.587      ;
; 0.468  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.588      ;
; 0.468  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.588      ;
; 0.468  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.589      ;
; 0.468  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.588      ;
; 0.469  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.589      ;
; 0.469  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.589      ;
; 0.515  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.636      ;
; 0.517  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.637      ;
; 0.517  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.637      ;
; 0.517  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.637      ;
; 0.517  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.637      ;
; 0.517  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.637      ;
; 0.518  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.639      ;
; 0.518  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.639      ;
; 0.518  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.638      ;
; 0.518  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.638      ;
; 0.519  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.640      ;
; 0.520  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.640      ;
; 0.520  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.640      ;
; 0.520  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.640      ;
; 0.520  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.640      ;
; 0.521  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.642      ;
; 0.521  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.641      ;
; 0.521  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.641      ;
; 0.522  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.644      ;
; 0.529  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.650      ;
; 0.529  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.650      ;
; 0.530  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.650      ;
; 0.530  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.650      ;
; 0.531  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.035      ; 0.650      ;
; 0.531  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.651      ;
; 0.531  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.651      ;
; 0.531  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.652      ;
; 0.531  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.651      ;
; 0.532  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.653      ;
; 0.532  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.652      ;
; 0.532  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.652      ;
; 0.533  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.654      ;
; 0.533  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.654      ;
; 0.533  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.653      ;
; 0.533  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.653      ;
; 0.534  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.035      ; 0.653      ;
; 0.534  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.654      ;
; 0.534  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.036      ; 0.654      ;
; 0.534  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.655      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.178 ; timer_ctl:timer_ctl_ports|short_interval               ; timer_ctl:timer_ctl_ports|short_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; timer_ctl:timer_ctl_ports|long_interval                ; timer_ctl:timer_ctl_ports|long_interval                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.045      ; 0.307      ;
; 0.187 ; \always:state_holder[5]                                ; \always:state_holder[5]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; \always:state_holder[4]                                ; \always:state_holder[4]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; \always:state_holder[2]                                ; \always:state_holder[2]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; \always:state_holder[3]                                ; \always:state_holder[3]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; \always:state_holder[1]                                ; \always:state_holder[1]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; \always:state_holder[0]                                ; \always:state_holder[0]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.314      ;
; 0.214 ; \always:state_holder[0]                                ; trafic_light_ctl[0]~reg0                               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.334      ;
; 0.215 ; \always:state_holder[2]                                ; \always:state_holder[1]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.335      ;
; 0.257 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.233      ; 0.574      ;
; 0.266 ; timer_ctl:timer_ctl_ports|\always:internal_counter[22] ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.234      ; 0.584      ;
; 0.268 ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.233      ; 0.585      ;
; 0.269 ; timer_ctl:timer_ctl_ports|\always:internal_counter[22] ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.234      ; 0.587      ;
; 0.269 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.233      ; 0.586      ;
; 0.270 ; \always:state_holder[5]                                ; trafic_light_ctl[5]~reg0                               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.233      ; 0.588      ;
; 0.279 ; \always:state_holder[4]                                ; trafic_light_ctl[4]~reg0                               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.399      ;
; 0.291 ; \always:state_holder[2]                                ; trafic_light_ctl[2]~reg0                               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.411      ;
; 0.295 ; \always:state_holder[2]                                ; \always:state_holder[0]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.044      ; 0.424      ;
; 0.296 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.044      ; 0.424      ;
; 0.297 ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; timer_ctl:timer_ctl_ports|\always:internal_counter[27] ; timer_ctl:timer_ctl_ports|\always:internal_counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; timer_ctl:timer_ctl_ports|\always:internal_counter[25] ; timer_ctl:timer_ctl_ports|\always:internal_counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.044      ; 0.427      ;
; 0.300 ; timer_ctl:timer_ctl_ports|\always:internal_counter[26] ; timer_ctl:timer_ctl_ports|\always:internal_counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.044      ; 0.428      ;
; 0.303 ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; \always:state_holder[3]                                ; trafic_light_ctl[3]~reg0                               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; timer_ctl:timer_ctl_ports|\always:internal_counter[31] ; timer_ctl:timer_ctl_ports|\always:internal_counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; timer_ctl:timer_ctl_ports|\always:internal_counter[21] ; timer_ctl:timer_ctl_ports|\always:internal_counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; timer_ctl:timer_ctl_ports|\always:internal_counter[29] ; timer_ctl:timer_ctl_ports|\always:internal_counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; timer_ctl:timer_ctl_ports|\always:internal_counter[16] ; timer_ctl:timer_ctl_ports|\always:internal_counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; timer_ctl:timer_ctl_ports|\always:internal_counter[22] ; timer_ctl:timer_ctl_ports|\always:internal_counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; timer_ctl:timer_ctl_ports|\always:internal_counter[18] ; timer_ctl:timer_ctl_ports|\always:internal_counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; timer_ctl:timer_ctl_ports|\always:internal_counter[20] ; timer_ctl:timer_ctl_ports|\always:internal_counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; timer_ctl:timer_ctl_ports|\always:internal_counter[30] ; timer_ctl:timer_ctl_ports|\always:internal_counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; timer_ctl:timer_ctl_ports|\always:internal_counter[28] ; timer_ctl:timer_ctl_ports|\always:internal_counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.428      ;
; 0.316 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.436      ;
; 0.319 ; timer_ctl:timer_ctl_ports|\always:internal_counter[21] ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.234      ; 0.637      ;
; 0.320 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.233      ; 0.637      ;
; 0.321 ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.233      ; 0.638      ;
; 0.322 ; timer_ctl:timer_ctl_ports|\always:internal_counter[21] ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.234      ; 0.640      ;
; 0.323 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.233      ; 0.640      ;
; 0.324 ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.233      ; 0.641      ;
; 0.332 ; timer_ctl:timer_ctl_ports|\always:internal_counter[22] ; timer_ctl:timer_ctl_ports|\always:internal_counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.234      ; 0.650      ;
; 0.332 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.233      ; 0.649      ;
; 0.333 ; timer_ctl:timer_ctl_ports|\always:internal_counter[20] ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.234      ; 0.651      ;
; 0.333 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.233      ; 0.650      ;
; 0.335 ; timer_ctl:timer_ctl_ports|\always:internal_counter[22] ; timer_ctl:timer_ctl_ports|\always:internal_counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.234      ; 0.653      ;
; 0.335 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.233      ; 0.652      ;
; 0.336 ; timer_ctl:timer_ctl_ports|\always:internal_counter[20] ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.234      ; 0.654      ;
; 0.336 ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.233      ; 0.653      ;
; 0.351 ; \always:state_holder[4]                                ; \always:state_holder[1]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.471      ;
; 0.352 ; \always:state_holder[1]                                ; trafic_light_ctl[1]~reg0                               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.472      ;
; 0.373 ; timer_reset                                            ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.233      ; 0.690      ;
; 0.373 ; timer_reset                                            ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.233      ; 0.690      ;
; 0.373 ; timer_reset                                            ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.233      ; 0.690      ;
; 0.373 ; timer_reset                                            ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.233      ; 0.690      ;
; 0.373 ; timer_reset                                            ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.233      ; 0.690      ;
; 0.373 ; timer_reset                                            ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.233      ; 0.690      ;
; 0.373 ; timer_reset                                            ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.233      ; 0.690      ;
; 0.383 ; \always:state_holder[3]                                ; timer_reset                                            ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.503      ;
; 0.385 ; timer_ctl:timer_ctl_ports|\always:internal_counter[21] ; timer_ctl:timer_ctl_ports|\always:internal_counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.234      ; 0.703      ;
; 0.385 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.234      ; 0.703      ;
; 0.386 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.233      ; 0.703      ;
; 0.386 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.233      ; 0.703      ;
; 0.387 ; \always:state_holder[5]                                ; \always:state_holder[1]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.507      ;
; 0.388 ; timer_ctl:timer_ctl_ports|\always:internal_counter[21] ; timer_ctl:timer_ctl_ports|\always:internal_counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.234      ; 0.706      ;
; 0.388 ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.234      ; 0.706      ;
; 0.389 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.233      ; 0.706      ;
; 0.389 ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.233      ; 0.706      ;
; 0.398 ; timer_ctl:timer_ctl_ports|\always:internal_counter[22] ; timer_ctl:timer_ctl_ports|\always:internal_counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.234      ; 0.716      ;
; 0.398 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.233      ; 0.715      ;
; 0.399 ; timer_ctl:timer_ctl_ports|\always:internal_counter[20] ; timer_ctl:timer_ctl_ports|\always:internal_counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.234      ; 0.717      ;
; 0.399 ; timer_ctl:timer_ctl_ports|\always:internal_counter[18] ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.234      ; 0.717      ;
; 0.401 ; \always:state_holder[4]                                ; \always:state_holder[0]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.521      ;
; 0.401 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.233      ; 0.718      ;
; 0.402 ; timer_ctl:timer_ctl_ports|\always:internal_counter[20] ; timer_ctl:timer_ctl_ports|\always:internal_counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.234      ; 0.720      ;
; 0.402 ; timer_ctl:timer_ctl_ports|\always:internal_counter[18] ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.234      ; 0.720      ;
; 0.423 ; \always:state_holder[3]                                ; \always:state_holder[4]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.543      ;
; 0.424 ; \always:state_holder[3]                                ; \always:state_holder[1]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.544      ;
; 0.443 ; \always:state_holder[3]                                ; \always:state_holder[0]                                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.036      ; 0.563      ;
; 0.445 ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.044      ; 0.573      ;
; 0.445 ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.044      ; 0.573      ;
; 0.446 ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.044      ; 0.574      ;
; 0.447 ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.044      ; 0.575      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                    ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; clk~input|o                                                                               ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[0]|clk                           ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[10]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[11]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[12]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[13]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[14]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[15]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[16]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[17]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[18]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[19]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[1]|clk                           ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[20]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[21]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[22]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[23]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[24]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[25]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[26]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[27]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[28]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[29]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[2]|clk                           ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[30]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[31]|clk                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[3]|clk                           ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[4]|clk                           ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[5]|clk                           ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[6]|clk                           ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[7]|clk                           ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[8]|clk                           ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[9]|clk                           ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                      ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------------------------+------------+--------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                                                      ; Clock Edge ; Target                                                 ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------------------------+------------+--------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[0]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[1]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[2]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[3]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[4]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[5]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; show_state[0]~reg0                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; show_state[1]~reg0                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                               ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[11] ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[12] ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[23] ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[24] ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[25] ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[26] ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[27] ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[2]  ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[3]  ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[4]  ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[5]  ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[6]  ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval               ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[0]                                ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[1]                                ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[2]                                ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[3]                                ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[4]                                ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; \always:state_holder[5]                                ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[16] ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[17] ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[18] ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[19] ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[20] ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[21] ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[22] ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[28] ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[29] ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[30] ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[31] ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                            ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                               ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                               ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                               ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                               ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                               ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                               ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; show_state[0]~reg0                                     ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; show_state[1]~reg0                                     ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]  ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[10] ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[13] ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[14] ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[15] ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]  ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[7]  ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[8]  ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[9]  ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[11]|clk       ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[12]|clk       ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------------------------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                           ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; traffic_sensor ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.673 ; 2.320 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                              ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; traffic_sensor ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -0.805 ; -1.494 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                       ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; show_state[*]        ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.201 ; 4.297 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  show_state[0]       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.201 ; 4.297 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  show_state[1]       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.801 ; 3.865 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.162 ; 6.178 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.653 ; 4.808 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.630 ; 4.796 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.738 ; 4.577 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.162 ; 5.884 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.005 ; 5.210 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.925 ; 6.178 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                               ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; show_state[*]        ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.665 ; 3.728 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  show_state[0]       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.046 ; 4.139 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  show_state[1]       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.665 ; 3.728 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.458 ; 4.407 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.480 ; 4.629 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.458 ; 4.618 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.562 ; 4.407 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.969 ; 5.700 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.819 ; 5.016 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.740 ; 5.985 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                        ;
+-----------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                                       ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                            ; -2.930   ; -0.129 ; N/A      ; N/A     ; -3.000              ;
;  clk                                                                        ; -2.751   ; -0.129 ; N/A      ; N/A     ; -3.000              ;
;  timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -2.930   ; 0.178  ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                                             ; -155.289 ; -0.129 ; 0.0      ; 0.0     ; -86.815             ;
;  clk                                                                        ; -53.798  ; -0.129 ; N/A      ; N/A     ; -37.815             ;
;  timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -101.491 ; 0.000  ; N/A      ; N/A     ; -49.000             ;
+-----------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                           ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; traffic_sensor ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.056 ; 3.539 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                              ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; traffic_sensor ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -0.805 ; -1.494 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                        ;
+----------------------+----------------------------------------------------------------------------+-------+--------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+--------+------------+----------------------------------------------------------------------------+
; show_state[*]        ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.166 ; 7.188  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  show_state[0]       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.166 ; 7.188  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  show_state[1]       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.475 ; 6.497  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 9.965 ; 10.008 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.992 ; 8.026  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.878 ; 7.985  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.886 ; 7.827  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 9.965 ; 9.783  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.639 ; 8.684  ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 9.876 ; 10.008 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                               ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; show_state[*]        ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.665 ; 3.728 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  show_state[0]       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.046 ; 4.139 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  show_state[1]       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.665 ; 3.728 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.458 ; 4.407 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.480 ; 4.629 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.458 ; 4.618 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.562 ; 4.407 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.969 ; 5.700 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 4.819 ; 5.016 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.740 ; 5.985 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; show_state[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; show_state[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trafic_light_ctl[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trafic_light_ctl[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trafic_light_ctl[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trafic_light_ctl[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trafic_light_ctl[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trafic_light_ctl[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; traffic_sensor          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; show_state[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; show_state[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; trafic_light_ctl[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; trafic_light_ctl[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; trafic_light_ctl[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; trafic_light_ctl[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; show_state[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; show_state[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; trafic_light_ctl[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; show_state[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; show_state[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; trafic_light_ctl[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; trafic_light_ctl[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                     ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                        ; clk                                                                        ; 784      ; 0        ; 0        ; 0        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk                                                                        ; 1        ; 1        ; 0        ; 0        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1895     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                      ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                        ; clk                                                                        ; 784      ; 0        ; 0        ; 0        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk                                                                        ; 1        ; 1        ; 0        ; 0        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1895     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 7     ; 7    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Feb 05 15:54:58 2013
Info: Command: quartus_sta semaphore -c semaphore
Info: qsta_default_script.tcl version: #2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'semaphore.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.930
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.930      -101.491 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
    Info (332119):    -2.751       -53.798 clk 
Info (332146): Worst-case hold slack is -0.122
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.122        -0.122 clk 
    Info (332119):     0.342         0.000 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -36.000 clk 
    Info (332119):    -1.000       -49.000 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.559
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.559       -87.770 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
    Info (332119):    -2.373       -43.749 clk 
Info (332146): Worst-case hold slack is -0.097
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.097        -0.097 clk 
    Info (332119):     0.298         0.000 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -36.000 clk 
    Info (332119):    -1.000       -49.000 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.178
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.178       -38.278 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
    Info (332119):    -1.103       -16.364 clk 
Info (332146): Worst-case hold slack is -0.129
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.129        -0.129 clk 
    Info (332119):     0.178         0.000 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -37.815 clk 
    Info (332119):    -1.000       -49.000 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 326 megabytes
    Info: Processing ended: Tue Feb 05 15:55:09 2013
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:05


