|processor_2_with_RAM
Resetn => Resetn.IN1
Clock => Clock.IN3
Run => Run_delay1.DATAIN
LEDs[0] << regn:reg_LED.Q
LEDs[1] << regn:reg_LED.Q
LEDs[2] << regn:reg_LED.Q
LEDs[3] << regn:reg_LED.Q
LEDs[4] << regn:reg_LED.Q
LEDs[5] << regn:reg_LED.Q
LEDs[6] << regn:reg_LED.Q
LEDs[7] << regn:reg_LED.Q
LEDs[8] << regn:reg_LED.Q
Done << processor_2:proc.Done


|processor_2_with_RAM|regn:reg_LED
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
ena => Q[0]~reg0.ENA
ena => Q[1]~reg0.ENA
ena => Q[2]~reg0.ENA
ena => Q[3]~reg0.ENA
ena => Q[4]~reg0.ENA
ena => Q[5]~reg0.ENA
ena => Q[6]~reg0.ENA
ena => Q[7]~reg0.ENA
ena => Q[8]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_2_with_RAM|RAM128x9:ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a


|processor_2_with_RAM|RAM128x9:ram|altsyncram:altsyncram_component
wren_a => altsyncram_4sq1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4sq1:auto_generated.data_a[0]
data_a[1] => altsyncram_4sq1:auto_generated.data_a[1]
data_a[2] => altsyncram_4sq1:auto_generated.data_a[2]
data_a[3] => altsyncram_4sq1:auto_generated.data_a[3]
data_a[4] => altsyncram_4sq1:auto_generated.data_a[4]
data_a[5] => altsyncram_4sq1:auto_generated.data_a[5]
data_a[6] => altsyncram_4sq1:auto_generated.data_a[6]
data_a[7] => altsyncram_4sq1:auto_generated.data_a[7]
data_a[8] => altsyncram_4sq1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4sq1:auto_generated.address_a[0]
address_a[1] => altsyncram_4sq1:auto_generated.address_a[1]
address_a[2] => altsyncram_4sq1:auto_generated.address_a[2]
address_a[3] => altsyncram_4sq1:auto_generated.address_a[3]
address_a[4] => altsyncram_4sq1:auto_generated.address_a[4]
address_a[5] => altsyncram_4sq1:auto_generated.address_a[5]
address_a[6] => altsyncram_4sq1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4sq1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4sq1:auto_generated.q_a[0]
q_a[1] <= altsyncram_4sq1:auto_generated.q_a[1]
q_a[2] <= altsyncram_4sq1:auto_generated.q_a[2]
q_a[3] <= altsyncram_4sq1:auto_generated.q_a[3]
q_a[4] <= altsyncram_4sq1:auto_generated.q_a[4]
q_a[5] <= altsyncram_4sq1:auto_generated.q_a[5]
q_a[6] <= altsyncram_4sq1:auto_generated.q_a[6]
q_a[7] <= altsyncram_4sq1:auto_generated.q_a[7]
q_a[8] <= altsyncram_4sq1:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|processor_2_with_RAM|RAM128x9:ram|altsyncram:altsyncram_component|altsyncram_4sq1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE


|processor_2_with_RAM|processor_2:proc
DIN[0] => DIN[0].IN2
DIN[1] => DIN[1].IN2
DIN[2] => DIN[2].IN2
DIN[3] => DIN[3].IN2
DIN[4] => DIN[4].IN2
DIN[5] => DIN[5].IN2
DIN[6] => DIN[6].IN2
DIN[7] => DIN[7].IN2
DIN[8] => DIN[8].IN2
Resetn => Resetn.IN1
Clock => Clock.IN14
Run => Tstep_D.T1.DATAB
Run => Selector0.IN2
ADDR[0] <= regn:reg_ADDR.port3
ADDR[1] <= regn:reg_ADDR.port3
ADDR[2] <= regn:reg_ADDR.port3
ADDR[3] <= regn:reg_ADDR.port3
ADDR[4] <= regn:reg_ADDR.port3
ADDR[5] <= regn:reg_ADDR.port3
ADDR[6] <= regn:reg_ADDR.port3
ADDR[7] <= regn:reg_ADDR.port3
ADDR[8] <= regn:reg_ADDR.port3
DOUT[0] <= regn:reg_DOUT.port3
DOUT[1] <= regn:reg_DOUT.port3
DOUT[2] <= regn:reg_DOUT.port3
DOUT[3] <= regn:reg_DOUT.port3
DOUT[4] <= regn:reg_DOUT.port3
DOUT[5] <= regn:reg_DOUT.port3
DOUT[6] <= regn:reg_DOUT.port3
DOUT[7] <= regn:reg_DOUT.port3
DOUT[8] <= regn:reg_DOUT.port3
W <= regn:reg_W.port3
Done <= Selector11.DB_MAX_OUTPUT_PORT_TYPE


|processor_2_with_RAM|processor_2:proc|dec3to8:decX
W[0] => Decoder0.IN2
W[1] => Decoder0.IN1
W[2] => Decoder0.IN0
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|processor_2_with_RAM|processor_2:proc|dec3to8:decY
W[0] => Decoder0.IN2
W[1] => Decoder0.IN1
W[2] => Decoder0.IN0
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|processor_2_with_RAM|processor_2:proc|regn:reg_0
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
ena => Q[0]~reg0.ENA
ena => Q[1]~reg0.ENA
ena => Q[2]~reg0.ENA
ena => Q[3]~reg0.ENA
ena => Q[4]~reg0.ENA
ena => Q[5]~reg0.ENA
ena => Q[6]~reg0.ENA
ena => Q[7]~reg0.ENA
ena => Q[8]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_2_with_RAM|processor_2:proc|regn:reg_1
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
ena => Q[0]~reg0.ENA
ena => Q[1]~reg0.ENA
ena => Q[2]~reg0.ENA
ena => Q[3]~reg0.ENA
ena => Q[4]~reg0.ENA
ena => Q[5]~reg0.ENA
ena => Q[6]~reg0.ENA
ena => Q[7]~reg0.ENA
ena => Q[8]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_2_with_RAM|processor_2:proc|regn:reg_2
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
ena => Q[0]~reg0.ENA
ena => Q[1]~reg0.ENA
ena => Q[2]~reg0.ENA
ena => Q[3]~reg0.ENA
ena => Q[4]~reg0.ENA
ena => Q[5]~reg0.ENA
ena => Q[6]~reg0.ENA
ena => Q[7]~reg0.ENA
ena => Q[8]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_2_with_RAM|processor_2:proc|regn:reg_3
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
ena => Q[0]~reg0.ENA
ena => Q[1]~reg0.ENA
ena => Q[2]~reg0.ENA
ena => Q[3]~reg0.ENA
ena => Q[4]~reg0.ENA
ena => Q[5]~reg0.ENA
ena => Q[6]~reg0.ENA
ena => Q[7]~reg0.ENA
ena => Q[8]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_2_with_RAM|processor_2:proc|regn:reg_4
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
ena => Q[0]~reg0.ENA
ena => Q[1]~reg0.ENA
ena => Q[2]~reg0.ENA
ena => Q[3]~reg0.ENA
ena => Q[4]~reg0.ENA
ena => Q[5]~reg0.ENA
ena => Q[6]~reg0.ENA
ena => Q[7]~reg0.ENA
ena => Q[8]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_2_with_RAM|processor_2:proc|regn:reg_5
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
ena => Q[0]~reg0.ENA
ena => Q[1]~reg0.ENA
ena => Q[2]~reg0.ENA
ena => Q[3]~reg0.ENA
ena => Q[4]~reg0.ENA
ena => Q[5]~reg0.ENA
ena => Q[6]~reg0.ENA
ena => Q[7]~reg0.ENA
ena => Q[8]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_2_with_RAM|processor_2:proc|regn:reg_6
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
ena => Q[0]~reg0.ENA
ena => Q[1]~reg0.ENA
ena => Q[2]~reg0.ENA
ena => Q[3]~reg0.ENA
ena => Q[4]~reg0.ENA
ena => Q[5]~reg0.ENA
ena => Q[6]~reg0.ENA
ena => Q[7]~reg0.ENA
ena => Q[8]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_2_with_RAM|processor_2:proc|counter_9_bits_on_sload:counter
areset => Q[0]~reg0.ACLR
areset => Q[1]~reg0.ACLR
areset => Q[2]~reg0.ACLR
areset => Q[3]~reg0.ACLR
areset => Q[4]~reg0.ACLR
areset => Q[5]~reg0.ACLR
areset => Q[6]~reg0.ACLR
areset => Q[7]~reg0.ACLR
areset => Q[8]~reg0.ACLR
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
sload => Q.OUTPUTSELECT
sload => Q.OUTPUTSELECT
sload => Q.OUTPUTSELECT
sload => Q.OUTPUTSELECT
sload => Q.OUTPUTSELECT
sload => Q.OUTPUTSELECT
sload => Q.OUTPUTSELECT
sload => Q.OUTPUTSELECT
sload => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
data[0] => Q.DATAB
data[1] => Q.DATAB
data[2] => Q.DATAB
data[3] => Q.DATAB
data[4] => Q.DATAB
data[5] => Q.DATAB
data[6] => Q.DATAB
data[7] => Q.DATAB
data[8] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_2_with_RAM|processor_2:proc|regn:reg_A
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
ena => Q[0]~reg0.ENA
ena => Q[1]~reg0.ENA
ena => Q[2]~reg0.ENA
ena => Q[3]~reg0.ENA
ena => Q[4]~reg0.ENA
ena => Q[5]~reg0.ENA
ena => Q[6]~reg0.ENA
ena => Q[7]~reg0.ENA
ena => Q[8]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_2_with_RAM|processor_2:proc|regn:reg_G
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
ena => Q[0]~reg0.ENA
ena => Q[1]~reg0.ENA
ena => Q[2]~reg0.ENA
ena => Q[3]~reg0.ENA
ena => Q[4]~reg0.ENA
ena => Q[5]~reg0.ENA
ena => Q[6]~reg0.ENA
ena => Q[7]~reg0.ENA
ena => Q[8]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_2_with_RAM|processor_2:proc|regn:reg_IR
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
ena => Q[0]~reg0.ENA
ena => Q[1]~reg0.ENA
ena => Q[2]~reg0.ENA
ena => Q[3]~reg0.ENA
ena => Q[4]~reg0.ENA
ena => Q[5]~reg0.ENA
ena => Q[6]~reg0.ENA
ena => Q[7]~reg0.ENA
ena => Q[8]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_2_with_RAM|processor_2:proc|regn:reg_ADDR
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
ena => Q[0]~reg0.ENA
ena => Q[1]~reg0.ENA
ena => Q[2]~reg0.ENA
ena => Q[3]~reg0.ENA
ena => Q[4]~reg0.ENA
ena => Q[5]~reg0.ENA
ena => Q[6]~reg0.ENA
ena => Q[7]~reg0.ENA
ena => Q[8]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_2_with_RAM|processor_2:proc|regn:reg_DOUT
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
ena => Q[0]~reg0.ENA
ena => Q[1]~reg0.ENA
ena => Q[2]~reg0.ENA
ena => Q[3]~reg0.ENA
ena => Q[4]~reg0.ENA
ena => Q[5]~reg0.ENA
ena => Q[6]~reg0.ENA
ena => Q[7]~reg0.ENA
ena => Q[8]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_2_with_RAM|processor_2:proc|regn:reg_W
R[0] => Q[0]~reg0.DATAIN
ena => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor_2_with_RAM|processor_2:proc|ripple_carry_adder_subtractor:alu
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
B[0] => comb.IN0
B[1] => comb.IN0
B[2] => comb.IN0
B[3] => comb.IN0
B[4] => comb.IN0
B[5] => comb.IN0
B[6] => comb.IN0
B[7] => comb.IN0
B[8] => comb.IN0
sub => sub.IN1
S[0] <= full_adder:add_or_sub[0].FA.port3
S[1] <= full_adder:add_or_sub[1].FA.port3
S[2] <= full_adder:add_or_sub[2].FA.port3
S[3] <= full_adder:add_or_sub[3].FA.port3
S[4] <= full_adder:add_or_sub[4].FA.port3
S[5] <= full_adder:add_or_sub[5].FA.port3
S[6] <= full_adder:add_or_sub[6].FA.port3
S[7] <= full_adder:add_or_sub[7].FA.port3
S[8] <= full_adder:add_or_sub[8].FA.port3
cout <= full_adder:add_or_sub[8].FA.port4


|processor_2_with_RAM|processor_2:proc|ripple_carry_adder_subtractor:alu|full_adder:add_or_sub[0].FA
a => s.IN0
a => cout.IN0
b => s.IN1
b => cout.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|processor_2_with_RAM|processor_2:proc|ripple_carry_adder_subtractor:alu|full_adder:add_or_sub[1].FA
a => s.IN0
a => cout.IN0
b => s.IN1
b => cout.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|processor_2_with_RAM|processor_2:proc|ripple_carry_adder_subtractor:alu|full_adder:add_or_sub[2].FA
a => s.IN0
a => cout.IN0
b => s.IN1
b => cout.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|processor_2_with_RAM|processor_2:proc|ripple_carry_adder_subtractor:alu|full_adder:add_or_sub[3].FA
a => s.IN0
a => cout.IN0
b => s.IN1
b => cout.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|processor_2_with_RAM|processor_2:proc|ripple_carry_adder_subtractor:alu|full_adder:add_or_sub[4].FA
a => s.IN0
a => cout.IN0
b => s.IN1
b => cout.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|processor_2_with_RAM|processor_2:proc|ripple_carry_adder_subtractor:alu|full_adder:add_or_sub[5].FA
a => s.IN0
a => cout.IN0
b => s.IN1
b => cout.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|processor_2_with_RAM|processor_2:proc|ripple_carry_adder_subtractor:alu|full_adder:add_or_sub[6].FA
a => s.IN0
a => cout.IN0
b => s.IN1
b => cout.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|processor_2_with_RAM|processor_2:proc|ripple_carry_adder_subtractor:alu|full_adder:add_or_sub[7].FA
a => s.IN0
a => cout.IN0
b => s.IN1
b => cout.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|processor_2_with_RAM|processor_2:proc|ripple_carry_adder_subtractor:alu|full_adder:add_or_sub[8].FA
a => s.IN0
a => cout.IN0
b => s.IN1
b => cout.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|processor_2_with_RAM|processor_2:proc|mux_10_1_9_bits:mux
R0[0] => Selector8.IN10
R0[1] => Selector7.IN10
R0[2] => Selector6.IN10
R0[3] => Selector5.IN10
R0[4] => Selector4.IN10
R0[5] => Selector3.IN10
R0[6] => Selector2.IN10
R0[7] => Selector1.IN10
R0[8] => Selector0.IN10
R1[0] => Selector8.IN11
R1[1] => Selector7.IN11
R1[2] => Selector6.IN11
R1[3] => Selector5.IN11
R1[4] => Selector4.IN11
R1[5] => Selector3.IN11
R1[6] => Selector2.IN11
R1[7] => Selector1.IN11
R1[8] => Selector0.IN11
R2[0] => Selector8.IN12
R2[1] => Selector7.IN12
R2[2] => Selector6.IN12
R2[3] => Selector5.IN12
R2[4] => Selector4.IN12
R2[5] => Selector3.IN12
R2[6] => Selector2.IN12
R2[7] => Selector1.IN12
R2[8] => Selector0.IN12
R3[0] => Selector8.IN13
R3[1] => Selector7.IN13
R3[2] => Selector6.IN13
R3[3] => Selector5.IN13
R3[4] => Selector4.IN13
R3[5] => Selector3.IN13
R3[6] => Selector2.IN13
R3[7] => Selector1.IN13
R3[8] => Selector0.IN13
R4[0] => Selector8.IN14
R4[1] => Selector7.IN14
R4[2] => Selector6.IN14
R4[3] => Selector5.IN14
R4[4] => Selector4.IN14
R4[5] => Selector3.IN14
R4[6] => Selector2.IN14
R4[7] => Selector1.IN14
R4[8] => Selector0.IN14
R5[0] => Selector8.IN15
R5[1] => Selector7.IN15
R5[2] => Selector6.IN15
R5[3] => Selector5.IN15
R5[4] => Selector4.IN15
R5[5] => Selector3.IN15
R5[6] => Selector2.IN15
R5[7] => Selector1.IN15
R5[8] => Selector0.IN15
R6[0] => Selector8.IN16
R6[1] => Selector7.IN16
R6[2] => Selector6.IN16
R6[3] => Selector5.IN16
R6[4] => Selector4.IN16
R6[5] => Selector3.IN16
R6[6] => Selector2.IN16
R6[7] => Selector1.IN16
R6[8] => Selector0.IN16
R7[0] => Selector8.IN17
R7[1] => Selector7.IN17
R7[2] => Selector6.IN17
R7[3] => Selector5.IN17
R7[4] => Selector4.IN17
R7[5] => Selector3.IN17
R7[6] => Selector2.IN17
R7[7] => Selector1.IN17
R7[8] => Selector0.IN17
G[0] => Selector8.IN18
G[1] => Selector7.IN18
G[2] => Selector6.IN18
G[3] => Selector5.IN18
G[4] => Selector4.IN18
G[5] => Selector3.IN18
G[6] => Selector2.IN18
G[7] => Selector1.IN18
G[8] => Selector0.IN18
DIN[0] => Selector8.IN19
DIN[1] => Selector7.IN19
DIN[2] => Selector6.IN19
DIN[3] => Selector5.IN19
DIN[4] => Selector4.IN19
DIN[5] => Selector3.IN19
DIN[6] => Selector2.IN19
DIN[7] => Selector1.IN19
DIN[8] => Selector0.IN19
s[0] => Equal0.IN19
s[0] => Equal1.IN19
s[0] => Equal2.IN19
s[0] => Equal3.IN19
s[0] => Equal4.IN19
s[0] => Equal5.IN19
s[0] => Equal6.IN19
s[0] => Equal7.IN19
s[0] => Equal8.IN19
s[1] => Equal0.IN18
s[1] => Equal1.IN18
s[1] => Equal2.IN18
s[1] => Equal3.IN18
s[1] => Equal4.IN18
s[1] => Equal5.IN18
s[1] => Equal6.IN18
s[1] => Equal7.IN18
s[1] => Equal8.IN18
s[2] => Equal0.IN17
s[2] => Equal1.IN17
s[2] => Equal2.IN17
s[2] => Equal3.IN17
s[2] => Equal4.IN17
s[2] => Equal5.IN17
s[2] => Equal6.IN17
s[2] => Equal7.IN17
s[2] => Equal8.IN17
s[3] => Equal0.IN16
s[3] => Equal1.IN16
s[3] => Equal2.IN16
s[3] => Equal3.IN16
s[3] => Equal4.IN16
s[3] => Equal5.IN16
s[3] => Equal6.IN16
s[3] => Equal7.IN16
s[3] => Equal8.IN16
s[4] => Equal0.IN15
s[4] => Equal1.IN15
s[4] => Equal2.IN15
s[4] => Equal3.IN15
s[4] => Equal4.IN15
s[4] => Equal5.IN15
s[4] => Equal6.IN15
s[4] => Equal7.IN15
s[4] => Equal8.IN15
s[5] => Equal0.IN14
s[5] => Equal1.IN14
s[5] => Equal2.IN14
s[5] => Equal3.IN14
s[5] => Equal4.IN14
s[5] => Equal5.IN14
s[5] => Equal6.IN14
s[5] => Equal7.IN14
s[5] => Equal8.IN14
s[6] => Equal0.IN13
s[6] => Equal1.IN13
s[6] => Equal2.IN13
s[6] => Equal3.IN13
s[6] => Equal4.IN13
s[6] => Equal5.IN13
s[6] => Equal6.IN13
s[6] => Equal7.IN13
s[6] => Equal8.IN13
s[7] => Equal0.IN12
s[7] => Equal1.IN12
s[7] => Equal2.IN12
s[7] => Equal3.IN12
s[7] => Equal4.IN12
s[7] => Equal5.IN12
s[7] => Equal6.IN12
s[7] => Equal7.IN12
s[7] => Equal8.IN12
s[8] => Equal0.IN11
s[8] => Equal1.IN11
s[8] => Equal2.IN11
s[8] => Equal3.IN11
s[8] => Equal4.IN11
s[8] => Equal5.IN11
s[8] => Equal6.IN11
s[8] => Equal7.IN11
s[8] => Equal8.IN11
s[9] => Equal0.IN10
s[9] => Equal1.IN10
s[9] => Equal2.IN10
s[9] => Equal3.IN10
s[9] => Equal4.IN10
s[9] => Equal5.IN10
s[9] => Equal6.IN10
s[9] => Equal7.IN10
s[9] => Equal8.IN10
BusWires[0] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
BusWires[1] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
BusWires[2] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
BusWires[3] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
BusWires[4] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
BusWires[5] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
BusWires[6] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
BusWires[7] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
BusWires[8] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


