# STREAM Component Coverage Report

**Generated:** 2026-01-17 05:55:38
**Tests Analyzed:** 28

## Executive Summary

| Metric | Coverage | Target | Status |
|--------|----------|--------|--------|
| **Line Coverage** | 40.0% (1677/4149) | 80% | FAIL |

## Per-Test Coverage

| Test Name | Line |
|-----------|------|
| test_apbtodescr_backpressure_multiple_aw32_dw32_nc08_gw1 | 22.4% |
| test_apbtodescr_backpressure_single_aw32_dw32_nc08_gw0 | 22.4% |
| test_apbtodescr_basic_all_channels_aw32_dw32_nc08_gw0 | 22.4% |
| test_apbtodescr_errors_aw32_dw32_nc08_gw1 | 32.8% |
| test_apbtodescr_rapid_fire_aw32_dw32_nc08_gw2 | 22.4% |
| test_scheduler_backpressure_stress_cid00_nc08_aw064_dw0512_t | 38.3% |
| test_scheduler_basic_flow_cid00_nc08_aw064_dw0512_tc01000_gw | 38.3% |
| test_scheduler_beats_feedback_cid00_nc08_aw064_dw0512_tc0100 | 38.3% |
| test_scheduler_channel_reset_cid00_nc08_aw064_dw0512_tc01000 | 38.3% |
| test_scheduler_concurrent_read_write_cid00_nc08_aw064_dw0512 | 38.3% |
| test_scheduler_descriptor_chaining_cid00_nc08_aw064_dw0512_t | 38.3% |
| test_scheduler_descriptor_error_cid00_nc08_aw064_dw0512_tc01 | 31.7% |
| test_scheduler_irq_generation_cid00_nc08_aw064_dw0512_tc0100 | 38.3% |
| test_scheduler_monbus_packet_cid00_nc08_aw064_dw0512_tc01000 | 38.3% |
| test_scheduler_rapid_descriptors_cid00_nc08_aw064_dw0512_tc0 | 38.3% |
| test_scheduler_read_engine_error_cid00_nc08_aw064_dw0512_tc0 | 40.0% |
| test_scheduler_stress_random_cid00_nc08_aw064_dw0512_tc01000 | 38.3% |
| test_scheduler_timeout_detection_cid00_nc08_aw064_dw0512_tc0 | 36.7% |
| test_scheduler_true_chaining_cid00_nc08_aw064_dw0512_tc01000 | 40.0% |
| test_scheduler_varying_lengths_cid00_nc08_aw064_dw0512_tc010 | 38.3% |
| test_scheduler_write_engine_error_cid00_nc08_aw064_dw0512_tc | 40.0% |
| test_stream_top_ch8_back_to_back_transfers_full_gw5 | 58.0% |
| test_stream_top_ch8_long_descriptor_chain_full_gw1 | 58.3% |
| test_stream_top_ch8_multi_channel_concurrent_full_gw0 | 68.9% |
| test_stream_top_ch8_nc08_dw0512_fd4096_dc08_apb_config_mixed | 62.7% |
| test_stream_top_ch8_register_access_full_gw4 | 53.2% |
| test_stream_top_ch8_stress_all_channels_full_gw3 | 68.9% |
| test_stream_top_ch8_variable_transfer_sizes_full_gw2 | 58.0% |

---

## Recommendations

- **Increase Line Coverage**: Add tests for untested code paths

---
*Report generated by RTLDesignSherpa coverage infrastructure*
*Component: stream*