Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc4vsx25-10-ff668

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "keyboard.v" in library work
Compiling verilog file "clock.v" in library work
Module <keyboard> compiled
Compiling verilog file "bcdop.v" in library work
Module <clock> compiled
Compiling verilog file "main.v" in library work
Module <bcdop> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <clock> in library <work>.

Analyzing hierarchy for module <keyboard> in library <work>.

Analyzing hierarchy for module <bcdop> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
Module <main> is correct for synthesis.
 
Analyzing module <clock> in library <work>.
Module <clock> is correct for synthesis.
 
Analyzing module <keyboard> in library <work>.
Module <keyboard> is correct for synthesis.
 
Analyzing module <bcdop> in library <work>.
Module <bcdop> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clock>.
    Related source file is "clock.v".
    Found 1-bit register for signal <clk_new>.
    Found 32-bit up counter for signal <counter_reg1>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clock> synthesized.


Synthesizing Unit <keyboard>.
    Related source file is "keyboard.v".
    Found finite state machine <FSM_0> for signal <flag>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <f2>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 44                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (falling_edge)       |
    | Clock enable       | f2$not0000                (positive)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <a_1>.
    Found 4-bit register for signal <a_2>.
    Found 4-bit register for signal <col>.
    Found 4-bit register for signal <data>.
    Found 1-bit register for signal <f>.
    Found 10-bit comparator equal for signal <f$cmp_eq0000> created at line 66.
    Found 4-bit comparator greatequal for signal <f2$cmp_ge0000> created at line 117.
    Found 4-bit comparator greater for signal <f2$cmp_gt0000> created at line 122.
    Found 4-bit comparator greater for signal <f2$cmp_gt0001> created at line 117.
    Found 4-bit comparator lessequal for signal <f2$cmp_le0000> created at line 122.
    Found 4-bit comparator lessequal for signal <f2$cmp_le0001> created at line 117.
    Found 4-bit comparator less for signal <f2$cmp_lt0000> created at line 117.
    Found 10-bit register for signal <last>.
    Found 6-bit register for signal <new_key_in>.
    Found 10-bit register for signal <now>.
    Found 4-bit register for signal <op_1>.
    Found 1-bit register for signal <ready_1>.
    Found 4-bit register for signal <scan>.
    Found 32-bit up counter for signal <twenties>.
    Found 10-bit comparator not equal for signal <twenties$cmp_ne0000> created at line 66.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  52 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <keyboard> synthesized.


Synthesizing Unit <bcdop>.
    Related source file is "bcdop.v".
WARNING:Xst:646 - Signal <x<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:2474 - Clock and clock enable of register <x> are driven by the same logic. The clock enable is removed.
WARNING:Xst:2474 - Clock and clock enable of register <count> are driven by the same logic. The clock enable is removed.
    Found 1-bit register for signal <count>.
    Found 5-bit comparator greatequal for signal <count$cmp_ge0000> created at line 34.
    Found 5-bit adder for signal <old_x_3$addsub0001> created at line 33.
    Found 4-bit adder carry out for signal <old_x_3$addsub0002> created at line 33.
    Found 5-bit adder for signal <old_x_4$addsub0000> created at line 36.
    Found 5-bit register for signal <x>.
    Found 5-bit subtractor for signal <x$addsub0000> created at line 43.
    Found 5-bit comparator greatequal for signal <x$cmp_ge0000> created at line 48.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <bcdop> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
    Found 16x8-bit ROM for signal <seg$mux0000> created at line 56.
    Found 1-bit register for signal <clk_new2>.
    Found 32-bit up counter for signal <counter_reg2>.
    Found 32-bit register for signal <flag>.
    Found 32-bit 4-to-1 multiplexer for signal <flag$mux0000>.
    Found 32-bit adder for signal <flag$share0000>.
    Found 4-bit register for signal <num>.
    Found 8-bit register for signal <seg>.
    Found 4-bit register for signal <seg_en>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  49 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 9
 32-bit adder                                          : 1
 4-bit adder carry out                                 : 1
 5-bit adder                                           : 3
 5-bit subtractor                                      : 4
# Counters                                             : 3
 32-bit up counter                                     : 3
# Registers                                            : 19
 1-bit register                                        : 5
 10-bit register                                       : 2
 32-bit register                                       : 1
 4-bit register                                        : 8
 5-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 10
 10-bit comparator equal                               : 1
 10-bit comparator not equal                           : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator greater                              : 2
 4-bit comparator less                                 : 1
 4-bit comparator lessequal                            : 2
 5-bit comparator greatequal                           : 2
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <U2/f2/FSM> on signal <f2[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <U2/flag/FSM> on signal <flag[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
WARNING:Xst:2677 - Node <x_4> of sequential type is unconnected in block <U3>.

Synthesizing (advanced) Unit <main>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_seg_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <main> synthesized (advanced).
WARNING:Xst:2677 - Node <x_4> of sequential type is unconnected in block <bcdop>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 9
 32-bit adder                                          : 1
 4-bit adder carry out                                 : 1
 5-bit adder                                           : 3
 5-bit subtractor                                      : 4
# Counters                                             : 3
 32-bit up counter                                     : 3
# Registers                                            : 107
 Flip-Flops                                            : 107
# Comparators                                          : 10
 10-bit comparator equal                               : 1
 10-bit comparator not equal                           : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator greater                              : 2
 4-bit comparator less                                 : 1
 4-bit comparator lessequal                            : 2
 5-bit comparator greatequal                           : 2
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <seg_7> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <main> ...

Optimizing unit <keyboard> ...

Optimizing unit <bcdop> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 208
 Flip-Flops                                            : 208

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 25

Cell Usage :
# BELS                             : 616
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 124
#      LUT2                        : 13
#      LUT2_L                      : 2
#      LUT3                        : 20
#      LUT3_L                      : 2
#      LUT4                        : 133
#      LUT4_D                      : 1
#      LUT4_L                      : 6
#      MUXCY                       : 161
#      MUXF5                       : 16
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 128
# FlipFlops/Latches                : 208
#      FD                          : 19
#      FDE                         : 70
#      FDE_1                       : 19
#      FDR                         : 68
#      FDRE                        : 32
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 6
#      OBUF                        : 18
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vsx25ff668-10 

 Number of Slices:                      172  out of  10240     1%  
 Number of Slice Flip Flops:            208  out of  20480     1%  
 Number of 4 input LUTs:                308  out of  20480     1%  
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    320     7%  
 Number of GCLKs:                         3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 66    |
clk_new21                          | BUFG                   | 47    |
U1/clk_new1                        | BUFG                   | 90    |
U2/ready_1                         | NONE(U3/count)         | 5     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 5.744ns (Maximum Frequency: 174.083MHz)
   Minimum input arrival time before clock: 6.037ns
   Maximum output required time after clock: 4.692ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.203ns (frequency: 237.901MHz)
  Total number of paths / destination ports: 3170 / 132
-------------------------------------------------------------------------
Delay:               4.203ns (Levels of Logic = 9)
  Source:            counter_reg2_9 (FF)
  Destination:       counter_reg2_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter_reg2_9 to counter_reg2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.360   0.758  counter_reg2_9 (counter_reg2_9)
     LUT4:I0->O            1   0.195   0.000  clk_new2_cmp_eq0000_wg_lut<0> (clk_new2_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.366   0.000  clk_new2_cmp_eq0000_wg_cy<0> (clk_new2_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.045   0.000  clk_new2_cmp_eq0000_wg_cy<1> (clk_new2_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.045   0.000  clk_new2_cmp_eq0000_wg_cy<2> (clk_new2_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.045   0.000  clk_new2_cmp_eq0000_wg_cy<3> (clk_new2_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.045   0.000  clk_new2_cmp_eq0000_wg_cy<4> (clk_new2_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.045   0.000  clk_new2_cmp_eq0000_wg_cy<5> (clk_new2_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.045   0.000  clk_new2_cmp_eq0000_wg_cy<6> (clk_new2_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.263   0.932  clk_new2_cmp_eq0000_wg_cy<7> (clk_new2_cmp_eq0000)
     FDR:R                     1.062          counter_reg2_0
    ----------------------------------------
    Total                      4.203ns (2.514ns logic, 1.690ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_new21'
  Clock period: 4.564ns (frequency: 219.129MHz)
  Total number of paths / destination ports: 1933 / 47
-------------------------------------------------------------------------
Delay:               4.564ns (Levels of Logic = 34)
  Source:            flag_0 (FF)
  Destination:       flag_31 (FF)
  Source Clock:      clk_new21 rising
  Destination Clock: clk_new21 rising

  Data Path: flag_0 to flag_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             46   0.360   0.983  flag_0 (flag_0)
     INV:I->O              1   0.358   0.000  Madd_flag_share0000_lut<0>_INV_0 (Madd_flag_share0000_lut<0>)
     MUXCY:S->O            1   0.366   0.000  Madd_flag_share0000_cy<0> (Madd_flag_share0000_cy<0>)
     MUXCY:CI->O           1   0.045   0.000  Madd_flag_share0000_cy<1> (Madd_flag_share0000_cy<1>)
     MUXCY:CI->O           1   0.045   0.000  Madd_flag_share0000_cy<2> (Madd_flag_share0000_cy<2>)
     MUXCY:CI->O           1   0.045   0.000  Madd_flag_share0000_cy<3> (Madd_flag_share0000_cy<3>)
     MUXCY:CI->O           1   0.045   0.000  Madd_flag_share0000_cy<4> (Madd_flag_share0000_cy<4>)
     MUXCY:CI->O           1   0.045   0.000  Madd_flag_share0000_cy<5> (Madd_flag_share0000_cy<5>)
     MUXCY:CI->O           1   0.045   0.000  Madd_flag_share0000_cy<6> (Madd_flag_share0000_cy<6>)
     MUXCY:CI->O           1   0.045   0.000  Madd_flag_share0000_cy<7> (Madd_flag_share0000_cy<7>)
     MUXCY:CI->O           1   0.045   0.000  Madd_flag_share0000_cy<8> (Madd_flag_share0000_cy<8>)
     MUXCY:CI->O           1   0.045   0.000  Madd_flag_share0000_cy<9> (Madd_flag_share0000_cy<9>)
     MUXCY:CI->O           1   0.045   0.000  Madd_flag_share0000_cy<10> (Madd_flag_share0000_cy<10>)
     MUXCY:CI->O           1   0.045   0.000  Madd_flag_share0000_cy<11> (Madd_flag_share0000_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  Madd_flag_share0000_cy<12> (Madd_flag_share0000_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  Madd_flag_share0000_cy<13> (Madd_flag_share0000_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Madd_flag_share0000_cy<14> (Madd_flag_share0000_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Madd_flag_share0000_cy<15> (Madd_flag_share0000_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Madd_flag_share0000_cy<16> (Madd_flag_share0000_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Madd_flag_share0000_cy<17> (Madd_flag_share0000_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Madd_flag_share0000_cy<18> (Madd_flag_share0000_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Madd_flag_share0000_cy<19> (Madd_flag_share0000_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Madd_flag_share0000_cy<20> (Madd_flag_share0000_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Madd_flag_share0000_cy<21> (Madd_flag_share0000_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Madd_flag_share0000_cy<22> (Madd_flag_share0000_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Madd_flag_share0000_cy<23> (Madd_flag_share0000_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Madd_flag_share0000_cy<24> (Madd_flag_share0000_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Madd_flag_share0000_cy<25> (Madd_flag_share0000_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Madd_flag_share0000_cy<26> (Madd_flag_share0000_cy<26>)
     MUXCY:CI->O           1   0.044   0.000  Madd_flag_share0000_cy<27> (Madd_flag_share0000_cy<27>)
     MUXCY:CI->O           1   0.044   0.000  Madd_flag_share0000_cy<28> (Madd_flag_share0000_cy<28>)
     MUXCY:CI->O           1   0.044   0.000  Madd_flag_share0000_cy<29> (Madd_flag_share0000_cy<29>)
     MUXCY:CI->O           0   0.044   0.000  Madd_flag_share0000_cy<30> (Madd_flag_share0000_cy<30>)
     XORCY:CI->O           1   0.360   0.585  Madd_flag_share0000_xor<31> (flag_share0000<31>)
     LUT4:I2->O            1   0.195   0.000  Mmux_flag_mux0000251 (flag_mux0000<31>)
     FDE:D                     0.022          flag_31
    ----------------------------------------
    Total                      4.564ns (2.996ns logic, 1.568ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/clk_new1'
  Clock period: 5.744ns (frequency: 174.083MHz)
  Total number of paths / destination ports: 3286 / 150
-------------------------------------------------------------------------
Delay:               2.872ns (Levels of Logic = 3)
  Source:            U2/col_1 (FF)
  Destination:       U2/data_0 (FF)
  Source Clock:      U1/clk_new1 rising
  Destination Clock: U1/clk_new1 falling

  Data Path: U2/col_1 to U2/data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.360   0.641  U2/col_1 (U2/col_1)
     LUT2:I0->O            1   0.195   0.741  U2/data_mux0000<3>98 (U2/data_mux0000<3>98)
     LUT4:I0->O            1   0.195   0.523  U2/data_mux0000<3>117 (U2/data_mux0000<3>117)
     LUT4:I3->O            1   0.195   0.000  U2/data_mux0000<3>200 (U2/data_mux0000<3>)
     FDE_1:D                   0.022          U2/data_0
    ----------------------------------------
    Total                      2.872ns (0.967ns logic, 1.905ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/clk_new1'
  Total number of paths / destination ports: 522 / 97
-------------------------------------------------------------------------
Offset:              6.037ns (Levels of Logic = 4)
  Source:            key_in<2> (PAD)
  Destination:       U2/twenties_31 (FF)
  Destination Clock: U1/clk_new1 rising

  Data Path: key_in<2> to U2/twenties_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.965   0.703  key_in_2_IBUF (key_in_2_IBUF)
     LUT3:I0->O            1   0.195   0.523  U2/new_key_in_cmp_eq0000_inv_SW0 (N31)
     LUT4:I3->O           35   0.195   1.268  U2/new_key_in_cmp_eq0000_inv (U2/new_key_in_cmp_eq0000_inv)
     LUT3:I0->O           33   0.195   0.932  U2/f_not00011 (U2/f_not0001)
     FDRE:R                    1.062          U2/twenties_0
    ----------------------------------------
    Total                      6.037ns (2.612ns logic, 3.425ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_new21'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.677ns (Levels of Logic = 1)
  Source:            seg_en_3 (FF)
  Destination:       led_en<3> (PAD)
  Source Clock:      clk_new21 rising

  Data Path: seg_en_3 to led_en<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.360   0.360  seg_en_3 (seg_en_3)
     OBUF:I->O                 3.957          led_en_3_OBUF (led_en<3>)
    ----------------------------------------
    Total                      4.677ns (4.317ns logic, 0.360ns route)
                                       (92.3% logic, 7.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/clk_new1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.692ns (Levels of Logic = 1)
  Source:            U2/scan_3 (FF)
  Destination:       key_out<3> (PAD)
  Source Clock:      U1/clk_new1 rising

  Data Path: U2/scan_3 to key_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.360   0.375  U2/scan_3 (U2/scan_3)
     OBUF:I->O                 3.957          key_out_3_OBUF (key_out<3>)
    ----------------------------------------
    Total                      4.692ns (4.317ns logic, 0.375ns route)
                                       (92.0% logic, 8.0% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.70 secs
 
--> 

Total memory usage is 4546420 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    3 (   0 filtered)

