/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [33:0] _00_;
  wire [20:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_1z | in_data[185]);
  assign celloutsig_1_19z = ~((celloutsig_1_2z[7] | celloutsig_1_4z) & celloutsig_1_4z);
  assign celloutsig_0_4z = celloutsig_0_1z[1] | ~(celloutsig_0_3z);
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 34'h000000000;
    else _00_ <= { celloutsig_0_0z[14:2], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[126:123] & in_data[158:155];
  assign celloutsig_0_6z = - { celloutsig_0_1z[2], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_3z = in_data[11:6] !== _00_[27:22];
  assign celloutsig_1_1z = in_data[118:106] !== in_data[142:130];
  assign celloutsig_0_1z = in_data[53:50] | celloutsig_0_0z[3:0];
  assign celloutsig_1_18z = ^ celloutsig_1_2z[8:1];
  assign celloutsig_0_5z = _00_[32:30] >>> _00_[22:20];
  assign celloutsig_0_0z = in_data[39:19] ~^ in_data[27:7];
  assign celloutsig_1_2z = in_data[128:120] ~^ { celloutsig_1_0z[2], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z, celloutsig_0_6z };
endmodule
