// ed_synth_ninit_done.v

// Generated using ACDS version 22.2 94

`timescale 1 ps / 1 ps
module ed_synth_ninit_done (
		output wire  ninit_done  // ninit_done.reset
	);

	altera_s10_user_rst_clkgate ninit_done_inst (
		.ninit_done (ninit_done)  //  output,  width = 1, ninit_done.reset
	);

endmodule
