Verilog Codes for the AXI Adder Design.
AXI-Stream Interface is defined in axi_add_wrap.v, where add.v is just a simple adder verilog code.
