$comment
	File created using the following command:
		vcd file atv1aula1.msim.vcd -direction
$end
$date
	Mon Sep 05 15:43:54 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module toplevel_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [9] $end
$var wire 1 ' LEDR [8] $end
$var wire 1 ( LEDR [7] $end
$var wire 1 ) LEDR [6] $end
$var wire 1 * LEDR [5] $end
$var wire 1 + LEDR [4] $end
$var wire 1 , LEDR [3] $end
$var wire 1 - LEDR [2] $end
$var wire 1 . LEDR [1] $end
$var wire 1 / LEDR [0] $end
$var wire 1 0 PC_OUT [8] $end
$var wire 1 1 PC_OUT [7] $end
$var wire 1 2 PC_OUT [6] $end
$var wire 1 3 PC_OUT [5] $end
$var wire 1 4 PC_OUT [4] $end
$var wire 1 5 PC_OUT [3] $end
$var wire 1 6 PC_OUT [2] $end
$var wire 1 7 PC_OUT [1] $end
$var wire 1 8 PC_OUT [0] $end
$var wire 1 9 SW [9] $end
$var wire 1 : SW [8] $end
$var wire 1 ; SW [7] $end
$var wire 1 < SW [6] $end
$var wire 1 = SW [5] $end
$var wire 1 > SW [4] $end
$var wire 1 ? SW [3] $end
$var wire 1 @ SW [2] $end
$var wire 1 A SW [1] $end
$var wire 1 B SW [0] $end

$scope module i1 $end
$var wire 1 C gnd $end
$var wire 1 D vcc $end
$var wire 1 E unknown $end
$var wire 1 F devoe $end
$var wire 1 G devclrn $end
$var wire 1 H devpor $end
$var wire 1 I ww_devoe $end
$var wire 1 J ww_devclrn $end
$var wire 1 K ww_devpor $end
$var wire 1 L ww_CLOCK_50 $end
$var wire 1 M ww_KEY [3] $end
$var wire 1 N ww_KEY [2] $end
$var wire 1 O ww_KEY [1] $end
$var wire 1 P ww_KEY [0] $end
$var wire 1 Q ww_SW [9] $end
$var wire 1 R ww_SW [8] $end
$var wire 1 S ww_SW [7] $end
$var wire 1 T ww_SW [6] $end
$var wire 1 U ww_SW [5] $end
$var wire 1 V ww_SW [4] $end
$var wire 1 W ww_SW [3] $end
$var wire 1 X ww_SW [2] $end
$var wire 1 Y ww_SW [1] $end
$var wire 1 Z ww_SW [0] $end
$var wire 1 [ ww_PC_OUT [8] $end
$var wire 1 \ ww_PC_OUT [7] $end
$var wire 1 ] ww_PC_OUT [6] $end
$var wire 1 ^ ww_PC_OUT [5] $end
$var wire 1 _ ww_PC_OUT [4] $end
$var wire 1 ` ww_PC_OUT [3] $end
$var wire 1 a ww_PC_OUT [2] $end
$var wire 1 b ww_PC_OUT [1] $end
$var wire 1 c ww_PC_OUT [0] $end
$var wire 1 d ww_LEDR [9] $end
$var wire 1 e ww_LEDR [8] $end
$var wire 1 f ww_LEDR [7] $end
$var wire 1 g ww_LEDR [6] $end
$var wire 1 h ww_LEDR [5] $end
$var wire 1 i ww_LEDR [4] $end
$var wire 1 j ww_LEDR [3] $end
$var wire 1 k ww_LEDR [2] $end
$var wire 1 l ww_LEDR [1] $end
$var wire 1 m ww_LEDR [0] $end
$var wire 1 n \CLOCK_50~input_o\ $end
$var wire 1 o \KEY[1]~input_o\ $end
$var wire 1 p \KEY[2]~input_o\ $end
$var wire 1 q \KEY[3]~input_o\ $end
$var wire 1 r \SW[0]~input_o\ $end
$var wire 1 s \SW[1]~input_o\ $end
$var wire 1 t \SW[2]~input_o\ $end
$var wire 1 u \SW[3]~input_o\ $end
$var wire 1 v \SW[4]~input_o\ $end
$var wire 1 w \SW[5]~input_o\ $end
$var wire 1 x \SW[6]~input_o\ $end
$var wire 1 y \SW[7]~input_o\ $end
$var wire 1 z \SW[8]~input_o\ $end
$var wire 1 { \SW[9]~input_o\ $end
$var wire 1 | \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 } \KEY[0]~input_o\ $end
$var wire 1 ~ \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 !! \PC|DOUT[0]~0_combout\ $end
$var wire 1 "! \incrementaPC|Add0~1_sumout\ $end
$var wire 1 #! \PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 $! \incrementaPC|Add0~2\ $end
$var wire 1 %! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 &! \PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 '! \incrementaPC|Add0~6\ $end
$var wire 1 (! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 )! \PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 *! \incrementaPC|Add0~10\ $end
$var wire 1 +! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 ,! \PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 -! \incrementaPC|Add0~14\ $end
$var wire 1 .! \incrementaPC|Add0~17_sumout\ $end
$var wire 1 /! \incrementaPC|Add0~18\ $end
$var wire 1 0! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 1! \incrementaPC|Add0~22\ $end
$var wire 1 2! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 3! \incrementaPC|Add0~26\ $end
$var wire 1 4! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 5! \PC|DOUT[8]~DUPLICATE_q\ $end
$var wire 1 6! \ROM1|memROM~1_combout\ $end
$var wire 1 7! \DECODER|Equal3~1_combout\ $end
$var wire 1 8! \ROM1|memROM~2_combout\ $end
$var wire 1 9! \ROM1|memROM~0_combout\ $end
$var wire 1 :! \DECODER|Equal3~0_combout\ $end
$var wire 1 ;! \DECODER|Equal3~2_combout\ $end
$var wire 1 <! \ROM1|memROM~3_combout\ $end
$var wire 1 =! \ROM1|memROM~4_combout\ $end
$var wire 1 >! \ROM1|memROM~7_combout\ $end
$var wire 1 ?! \ROM1|memROM~5_combout\ $end
$var wire 1 @! \ROM1|memROM~6_combout\ $end
$var wire 1 A! \RAM1|process_0~0_combout\ $end
$var wire 1 B! \RAM1|ram~145_combout\ $end
$var wire 1 C! \RAM1|ram~57_q\ $end
$var wire 1 D! \DECODER|saida[3]~0_combout\ $end
$var wire 1 E! \DECODER|Habilita~0_combout\ $end
$var wire 1 F! \RAM1|ram~146_combout\ $end
$var wire 1 G! \RAM1|ram~73_q\ $end
$var wire 1 H! \RAM1|ram~65feeder_combout\ $end
$var wire 1 I! \RAM1|ram~148_combout\ $end
$var wire 1 J! \RAM1|ram~65_q\ $end
$var wire 1 K! \RAM1|ram~150_combout\ $end
$var wire 1 L! \RAM1|ram~41_q\ $end
$var wire 1 M! \RAM1|ram~149_combout\ $end
$var wire 1 N! \RAM1|ram~25_q\ $end
$var wire 1 O! \RAM1|ram~152_combout\ $end
$var wire 1 P! \RAM1|ram~33_q\ $end
$var wire 1 Q! \RAM1|ram~17feeder_combout\ $end
$var wire 1 R! \RAM1|ram~151_combout\ $end
$var wire 1 S! \RAM1|ram~17_q\ $end
$var wire 1 T! \RAM1|ram~113_combout\ $end
$var wire 1 U! \RAM1|ram~147_combout\ $end
$var wire 1 V! \RAM1|ram~49_q\ $end
$var wire 1 W! \RAM1|ram~81_combout\ $end
$var wire 1 X! \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 Y! \ULA1|Add0~34_cout\ $end
$var wire 1 Z! \ULA1|Add0~1_sumout\ $end
$var wire 1 [! \REGA|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 \! \RAM1|ram~58feeder_combout\ $end
$var wire 1 ]! \RAM1|ram~58_q\ $end
$var wire 1 ^! \RAM1|ram~74_q\ $end
$var wire 1 _! \RAM1|ram~66feeder_combout\ $end
$var wire 1 `! \RAM1|ram~66_q\ $end
$var wire 1 a! \RAM1|ram~42_q\ $end
$var wire 1 b! \REGA|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 c! \RAM1|ram~26feeder_combout\ $end
$var wire 1 d! \RAM1|ram~26_q\ $end
$var wire 1 e! \RAM1|ram~34feeder_combout\ $end
$var wire 1 f! \RAM1|ram~34_q\ $end
$var wire 1 g! \RAM1|ram~18_q\ $end
$var wire 1 h! \RAM1|ram~117_combout\ $end
$var wire 1 i! \RAM1|ram~50_q\ $end
$var wire 1 j! \RAM1|ram~85_combout\ $end
$var wire 1 k! \MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 l! \ULA1|Add0~2\ $end
$var wire 1 m! \ULA1|Add0~5_sumout\ $end
$var wire 1 n! \RAM1|ram~59_q\ $end
$var wire 1 o! \RAM1|ram~67_q\ $end
$var wire 1 p! \RAM1|ram~75_q\ $end
$var wire 1 q! \RAM1|ram~27_q\ $end
$var wire 1 r! \RAM1|ram~35feeder_combout\ $end
$var wire 1 s! \RAM1|ram~35_q\ $end
$var wire 1 t! \RAM1|ram~43_q\ $end
$var wire 1 u! \RAM1|ram~19feeder_combout\ $end
$var wire 1 v! \RAM1|ram~19_q\ $end
$var wire 1 w! \RAM1|ram~121_combout\ $end
$var wire 1 x! \RAM1|ram~51_q\ $end
$var wire 1 y! \RAM1|ram~89_combout\ $end
$var wire 1 z! \MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 {! \ULA1|Add0~6\ $end
$var wire 1 |! \ULA1|Add0~9_sumout\ $end
$var wire 1 }! \REGA|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 ~! \RAM1|ram~76_q\ $end
$var wire 1 !" \RAM1|ram~68feeder_combout\ $end
$var wire 1 "" \RAM1|ram~68_q\ $end
$var wire 1 #" \RAM1|ram~60_q\ $end
$var wire 1 $" \RAM1|ram~28_q\ $end
$var wire 1 %" \RAM1|ram~44_q\ $end
$var wire 1 &" \RAM1|ram~36_q\ $end
$var wire 1 '" \RAM1|ram~20feeder_combout\ $end
$var wire 1 (" \RAM1|ram~20_q\ $end
$var wire 1 )" \RAM1|ram~125_combout\ $end
$var wire 1 *" \RAM1|ram~52_q\ $end
$var wire 1 +" \RAM1|ram~93_combout\ $end
$var wire 1 ," \ULA1|Add0~10\ $end
$var wire 1 -" \ULA1|Add0~13_sumout\ $end
$var wire 1 ." \MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 /" \RAM1|ram~61_q\ $end
$var wire 1 0" \RAM1|ram~77_q\ $end
$var wire 1 1" \RAM1|ram~69_q\ $end
$var wire 1 2" \RAM1|ram~45_q\ $end
$var wire 1 3" \RAM1|ram~29_q\ $end
$var wire 1 4" \RAM1|ram~37feeder_combout\ $end
$var wire 1 5" \RAM1|ram~37_q\ $end
$var wire 1 6" \RAM1|ram~21feeder_combout\ $end
$var wire 1 7" \RAM1|ram~21_q\ $end
$var wire 1 8" \RAM1|ram~129_combout\ $end
$var wire 1 9" \RAM1|ram~53feeder_combout\ $end
$var wire 1 :" \RAM1|ram~53_q\ $end
$var wire 1 ;" \RAM1|ram~97_combout\ $end
$var wire 1 <" \ULA1|Add0~14\ $end
$var wire 1 =" \ULA1|Add0~17_sumout\ $end
$var wire 1 >" \MUX1|saida_MUX[4]~4_combout\ $end
$var wire 1 ?" \RAM1|ram~62_q\ $end
$var wire 1 @" \RAM1|ram~78_q\ $end
$var wire 1 A" \RAM1|ram~70_q\ $end
$var wire 1 B" \RAM1|ram~46_q\ $end
$var wire 1 C" \RAM1|ram~30_q\ $end
$var wire 1 D" \RAM1|ram~38_q\ $end
$var wire 1 E" \RAM1|ram~22feeder_combout\ $end
$var wire 1 F" \RAM1|ram~22_q\ $end
$var wire 1 G" \RAM1|ram~133_combout\ $end
$var wire 1 H" \RAM1|ram~54feeder_combout\ $end
$var wire 1 I" \RAM1|ram~54_q\ $end
$var wire 1 J" \RAM1|ram~101_combout\ $end
$var wire 1 K" \ULA1|Add0~18\ $end
$var wire 1 L" \ULA1|Add0~21_sumout\ $end
$var wire 1 M" \MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 N" \RAM1|ram~63feeder_combout\ $end
$var wire 1 O" \RAM1|ram~63_q\ $end
$var wire 1 P" \RAM1|ram~71feeder_combout\ $end
$var wire 1 Q" \RAM1|ram~71_q\ $end
$var wire 1 R" \RAM1|ram~79_q\ $end
$var wire 1 S" \RAM1|ram~31feeder_combout\ $end
$var wire 1 T" \RAM1|ram~31_q\ $end
$var wire 1 U" \RAM1|ram~47_q\ $end
$var wire 1 V" \RAM1|ram~39feeder_combout\ $end
$var wire 1 W" \RAM1|ram~39_q\ $end
$var wire 1 X" \RAM1|ram~23_q\ $end
$var wire 1 Y" \RAM1|ram~137_combout\ $end
$var wire 1 Z" \RAM1|ram~55feeder_combout\ $end
$var wire 1 [" \RAM1|ram~55_q\ $end
$var wire 1 \" \RAM1|ram~105_combout\ $end
$var wire 1 ]" \ULA1|Add0~22\ $end
$var wire 1 ^" \ULA1|Add0~25_sumout\ $end
$var wire 1 _" \MUX1|saida_MUX[6]~6_combout\ $end
$var wire 1 `" \RAM1|ram~80_q\ $end
$var wire 1 a" \RAM1|ram~64_q\ $end
$var wire 1 b" \RAM1|ram~72_q\ $end
$var wire 1 c" \RAM1|ram~32_q\ $end
$var wire 1 d" \RAM1|ram~48_q\ $end
$var wire 1 e" \RAM1|ram~40_q\ $end
$var wire 1 f" \RAM1|ram~24feeder_combout\ $end
$var wire 1 g" \RAM1|ram~24_q\ $end
$var wire 1 h" \RAM1|ram~141_combout\ $end
$var wire 1 i" \RAM1|ram~56feeder_combout\ $end
$var wire 1 j" \RAM1|ram~56_q\ $end
$var wire 1 k" \RAM1|ram~109_combout\ $end
$var wire 1 l" \ULA1|Add0~26\ $end
$var wire 1 m" \ULA1|Add0~29_sumout\ $end
$var wire 1 n" \MUX1|saida_MUX[7]~7_combout\ $end
$var wire 1 o" \REGA|DOUT\ [7] $end
$var wire 1 p" \REGA|DOUT\ [6] $end
$var wire 1 q" \REGA|DOUT\ [5] $end
$var wire 1 r" \REGA|DOUT\ [4] $end
$var wire 1 s" \REGA|DOUT\ [3] $end
$var wire 1 t" \REGA|DOUT\ [2] $end
$var wire 1 u" \REGA|DOUT\ [1] $end
$var wire 1 v" \REGA|DOUT\ [0] $end
$var wire 1 w" \PC|DOUT\ [8] $end
$var wire 1 x" \PC|DOUT\ [7] $end
$var wire 1 y" \PC|DOUT\ [6] $end
$var wire 1 z" \PC|DOUT\ [5] $end
$var wire 1 {" \PC|DOUT\ [4] $end
$var wire 1 |" \PC|DOUT\ [3] $end
$var wire 1 }" \PC|DOUT\ [2] $end
$var wire 1 ~" \PC|DOUT\ [1] $end
$var wire 1 !# \PC|DOUT\ [0] $end
$var wire 1 "# \RAM1|ALT_INV_ram~69_q\ $end
$var wire 1 ## \RAM1|ALT_INV_ram~53_q\ $end
$var wire 1 $# \RAM1|ALT_INV_ram~77_q\ $end
$var wire 1 %# \RAM1|ALT_INV_ram~61_q\ $end
$var wire 1 &# \RAM1|ALT_INV_ram~68_q\ $end
$var wire 1 '# \RAM1|ALT_INV_ram~52_q\ $end
$var wire 1 (# \RAM1|ALT_INV_ram~76_q\ $end
$var wire 1 )# \RAM1|ALT_INV_ram~60_q\ $end
$var wire 1 *# \RAM1|ALT_INV_ram~67_q\ $end
$var wire 1 +# \RAM1|ALT_INV_ram~51_q\ $end
$var wire 1 ,# \RAM1|ALT_INV_ram~75_q\ $end
$var wire 1 -# \RAM1|ALT_INV_ram~59_q\ $end
$var wire 1 .# \RAM1|ALT_INV_ram~66_q\ $end
$var wire 1 /# \RAM1|ALT_INV_ram~50_q\ $end
$var wire 1 0# \RAM1|ALT_INV_ram~74_q\ $end
$var wire 1 1# \RAM1|ALT_INV_ram~58_q\ $end
$var wire 1 2# \RAM1|ALT_INV_ram~65_q\ $end
$var wire 1 3# \RAM1|ALT_INV_ram~49_q\ $end
$var wire 1 4# \RAM1|ALT_INV_ram~73_q\ $end
$var wire 1 5# \RAM1|ALT_INV_ram~57_q\ $end
$var wire 1 6# \MUX1|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 7# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 8# \MUX1|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 9# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 :# \DECODER|ALT_INV_Equal3~0_combout\ $end
$var wire 1 ;# \MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 <# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 =# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 ># \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 ?# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 @# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 A# \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 B# \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 C# \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 D# \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 E# \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 F# \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 G# \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 H# \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 I# \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 J# \RAM1|ALT_INV_ram~141_combout\ $end
$var wire 1 K# \RAM1|ALT_INV_ram~137_combout\ $end
$var wire 1 L# \RAM1|ALT_INV_ram~133_combout\ $end
$var wire 1 M# \RAM1|ALT_INV_ram~129_combout\ $end
$var wire 1 N# \RAM1|ALT_INV_ram~125_combout\ $end
$var wire 1 O# \RAM1|ALT_INV_ram~121_combout\ $end
$var wire 1 P# \RAM1|ALT_INV_ram~117_combout\ $end
$var wire 1 Q# \RAM1|ALT_INV_ram~113_combout\ $end
$var wire 1 R# \RAM1|ALT_INV_ram~109_combout\ $end
$var wire 1 S# \RAM1|ALT_INV_ram~105_combout\ $end
$var wire 1 T# \RAM1|ALT_INV_ram~101_combout\ $end
$var wire 1 U# \RAM1|ALT_INV_ram~97_combout\ $end
$var wire 1 V# \RAM1|ALT_INV_ram~93_combout\ $end
$var wire 1 W# \RAM1|ALT_INV_ram~89_combout\ $end
$var wire 1 X# \RAM1|ALT_INV_ram~85_combout\ $end
$var wire 1 Y# \RAM1|ALT_INV_ram~81_combout\ $end
$var wire 1 Z# \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 [# \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 \# \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 ]# \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 ^# \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 _# \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 `# \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 a# \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 b# \PC|ALT_INV_DOUT[8]~DUPLICATE_q\ $end
$var wire 1 c# \PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 d# \PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 e# \PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 f# \REGA|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 g# \REGA|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 h# \REGA|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 i# \DECODER|ALT_INV_Equal3~2_combout\ $end
$var wire 1 j# \DECODER|ALT_INV_Equal3~1_combout\ $end
$var wire 1 k# \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 l# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 m# \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 n# \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 o# \RAM1|ALT_INV_ram~48_q\ $end
$var wire 1 p# \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 q# \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 r# \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 s# \RAM1|ALT_INV_ram~47_q\ $end
$var wire 1 t# \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 u# \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 v# \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 w# \RAM1|ALT_INV_ram~46_q\ $end
$var wire 1 x# \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 y# \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 z# \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 {# \RAM1|ALT_INV_ram~45_q\ $end
$var wire 1 |# \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 }# \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 ~# \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 !$ \RAM1|ALT_INV_ram~44_q\ $end
$var wire 1 "$ \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 #$ \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 $$ \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 %$ \RAM1|ALT_INV_ram~43_q\ $end
$var wire 1 &$ \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 '$ \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 ($ \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 )$ \RAM1|ALT_INV_ram~42_q\ $end
$var wire 1 *$ \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 +$ \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 ,$ \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 -$ \RAM1|ALT_INV_ram~41_q\ $end
$var wire 1 .$ \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 /$ \RAM1|ALT_INV_ram~72_q\ $end
$var wire 1 0$ \RAM1|ALT_INV_ram~56_q\ $end
$var wire 1 1$ \RAM1|ALT_INV_ram~80_q\ $end
$var wire 1 2$ \RAM1|ALT_INV_ram~64_q\ $end
$var wire 1 3$ \RAM1|ALT_INV_ram~71_q\ $end
$var wire 1 4$ \RAM1|ALT_INV_ram~55_q\ $end
$var wire 1 5$ \RAM1|ALT_INV_ram~79_q\ $end
$var wire 1 6$ \RAM1|ALT_INV_ram~63_q\ $end
$var wire 1 7$ \RAM1|ALT_INV_ram~70_q\ $end
$var wire 1 8$ \RAM1|ALT_INV_ram~54_q\ $end
$var wire 1 9$ \RAM1|ALT_INV_ram~78_q\ $end
$var wire 1 :$ \RAM1|ALT_INV_ram~62_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0C
1D
xE
1F
1G
1H
1I
1J
1K
0L
0n
xo
xp
xq
xr
xs
xt
xu
xv
xw
xx
xy
xz
x{
x|
1}
1~
1!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
16!
07!
08!
09!
0:!
1;!
0<!
0=!
0>!
0?!
1@!
0A!
0B!
0C!
1D!
1E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
1Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
1l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
1z!
1{!
1|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
1-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
1="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
1L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
1^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
1m"
0n"
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
1*#
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
13#
14#
15#
06#
07#
18#
19#
1:#
1;#
1<#
1=#
1>#
0?#
1@#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
1b#
1c#
1d#
1e#
1f#
1g#
1h#
0i#
1j#
1k#
1l#
1m#
1n#
1o#
1p#
1q#
1r#
1s#
1t#
1u#
1v#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
1%$
1&$
1'$
1($
1)$
1*$
1+$
1,$
1-$
1.$
1/$
10$
11$
12$
13$
14$
15$
16$
17$
18$
19$
1:$
x"
x#
x$
1%
xM
xN
xO
1P
xQ
xR
xS
xT
xU
xV
xW
xX
xY
xZ
0[
0\
0]
0^
0_
0`
0a
0b
0c
1d
1e
0f
0g
0h
0i
0j
0k
0l
0m
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
1A#
1B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1&
1'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
x9
x:
x;
x<
x=
x>
x?
x@
xA
xB
$end
#10000
0%
0P
0}
0~
#20000
1%
1P
1}
1~
1!#
1t"
1}!
0f#
0_#
0I#
0!!
1"!
18!
0;!
1>!
0@!
1A!
1u!
1r!
0|!
1,"
0k#
17#
0l#
1i#
0>#
1k
1c
0-"
1<"
0E!
1?!
0z!
1R!
1-
18
0="
1K"
16#
09#
0d
1O!
0R!
1|!
0L"
1]"
0&
0e
0^"
1l"
0'
0m"
#30000
0%
0P
0}
0~
#40000
1%
1P
1}
1~
0!#
1~"
1#!
1s!
0#$
0e#
0H#
1I#
1!!
1;!
0A!
08!
1<!
1w!
0O#
0=#
1>#
1k#
0i#
1b
0c
1k!
0O!
1E!
1=!
1y!
08
17
0W#
0<#
08#
1d
1m!
0{!
1X!
0w!
1&
1O#
0;#
1e
0|!
1Z!
0l!
0y!
1'
1W#
0m!
#50000
0%
0P
0}
0~
#60000
1%
1P
1}
1~
1!#
1v"
1[!
1b!
1u"
0t"
0}!
1f#
1_#
0`#
0g#
0h#
0a#
0I#
0!!
0"!
1$!
18!
0;!
0>!
1A!
1H!
0Z!
1l!
1Q!
1c!
1e!
1\!
1_!
1m!
0u!
0r!
1|!
0,"
0k#
1l#
1i#
0>#
0k
1l
1m
1c
1-"
0<"
0m!
1{!
1%!
0E!
0X!
0k!
0?!
1K!
1/
1.
0-
18
0|!
1,"
1="
0K"
19#
18#
1;#
0d
1Z!
1m!
0K!
1M!
1L"
0]"
0-"
1<"
0&
0e
0="
1K"
1^"
0l"
0'
1m"
0L"
1]"
0^"
1l"
0m"
#70000
0%
0P
0}
0~
#80000
1%
1P
1}
1~
0!#
0~"
0#!
1}"
1&!
1N!
1d!
0*$
0.$
0d#
0G#
1e#
1H#
1I#
1!!
0$!
0%!
1'!
17!
08!
19!
0A!
1E!
1T!
1h!
0P#
0Q#
1k#
0@#
1>#
0j#
1a
0b
0c
1(!
1%!
0'!
0D!
0Y!
0Z!
0m!
1|!
0,"
1-"
0<"
1="
0K"
1L"
0]"
1^"
0l"
1m"
0M!
1W!
1j!
08
07
16
0(!
0X#
0Y#
1e
0m"
0^"
0L"
0="
0-"
1Z!
0l!
1X!
1k!
1'
1m!
0{!
08#
0;#
0Z!
1l!
0m!
1{!
0|!
1|!
1m!
#90000
0%
0P
0}
0~
#100000
1%
1P
1}
1~
1!#
0v"
0[!
1t"
1}!
0f#
0_#
1h#
1a#
0I#
0!!
1"!
0H!
1Z!
0l!
0Q!
1u!
1r!
0|!
1,"
1k
0m
1c
1-"
0m!
0/
1-
18
#110000
0%
0P
0}
0~
#120000
1%
1P
1}
1~
0!#
1~"
1#!
1v"
1[!
0b!
0u"
0t"
0}!
1s"
0^#
1f#
1_#
1`#
1g#
0h#
0a#
0e#
0H#
1I#
1!!
1>!
07!
18!
0<!
1H!
0Z!
1l!
1Q!
0c!
0e!
0\!
0_!
1m!
0{!
0u!
0r!
1|!
0,"
1!"
1'"
0-"
1<"
1=#
0>#
1j#
0l#
1j
0k
0l
1m
1b
0c
1="
1-"
0<"
0|!
0m!
1{!
1?!
1D!
1Y!
1Z!
0l!
1m!
0{!
1|!
0-"
1<"
0="
1K"
1L"
1^"
1m"
1:!
0=!
1/
0.
0-
1,
08
17
0|!
1,"
1="
0K"
1<#
0:#
09#
0L"
1]"
0="
1K"
1|!
0,"
0m!
0Z!
1l!
0D!
0T!
0h!
1w!
1L"
0]"
1-"
1m!
0-"
0L"
1]"
0^"
1l"
0O#
1P#
1Q#
1^"
0l"
0W!
0j!
1y!
0m"
0^"
1l"
1m"
0W#
1X#
1Y#
0m"
0X!
0k!
1z!
06#
18#
1;#
1Z!
0m!
1{!
0|!
1|!
#130000
0%
0P
0}
0~
#140000
1%
1P
1}
1~
1!#
1t"
1}!
0s"
1^#
0f#
0_#
0I#
0!!
0"!
1$!
08!
09!
0>!
1u!
1r!
0|!
1,"
0!"
0'"
1-"
0<"
1l#
1@#
1>#
0j
1k
1c
1="
0K"
0-"
1<"
0%!
1'!
0:!
0E!
0?!
1-
0,
18
1(!
0="
1K"
1L"
0]"
19#
1:#
1D!
0w!
1^"
0l"
0L"
1]"
1O#
0e
0^"
1l"
1m"
0y!
0'
0m"
1W#
0z!
16#
1|!
#150000
0%
0P
0}
0~
#160000
1%
1P
1}
1~
0!#
0~"
0#!
0}"
0&!
1|"
1)!
0c#
0F#
1d#
1G#
1e#
1H#
1I#
1!!
0$!
1%!
0'!
0(!
1*!
1`
0a
0b
0c
1+!
1(!
0*!
0%!
08
07
06
15
0+!
#170000
0%
0P
0}
0~
#180000
1%
1P
1}
1~
1!#
0I#
0!!
1"!
1c
18
#190000
0%
0P
0}
0~
#200000
1%
1P
1}
1~
0!#
1~"
1#!
0e#
0H#
1I#
1!!
1b
0c
08
17
#210000
0%
0P
0}
0~
#220000
1%
1P
1}
1~
1!#
0I#
0!!
0"!
1$!
1c
1%!
18
#230000
0%
0P
0}
0~
#240000
1%
1P
1}
1~
0!#
0~"
0#!
1}"
1&!
0d#
0G#
1e#
1H#
1I#
1!!
0$!
0%!
1'!
1a
0b
0c
0(!
1*!
1%!
0'!
08
07
16
1(!
0*!
1+!
0+!
#250000
0%
0P
0}
0~
#260000
1%
1P
1}
1~
1!#
0I#
0!!
1"!
1c
18
#270000
0%
0P
0}
0~
#280000
1%
1P
1}
1~
0!#
1~"
1#!
0e#
0H#
1I#
1!!
1b
0c
08
17
#290000
0%
0P
0}
0~
#300000
1%
1P
1}
1~
1!#
0I#
0!!
0"!
1$!
1c
0%!
1'!
18
0(!
1*!
1+!
#310000
0%
0P
0}
0~
#320000
1%
1P
1}
1~
0!#
0~"
0#!
0}"
0&!
0|"
0)!
1{"
1,!
0E#
1c#
1F#
1d#
1G#
1e#
1H#
1I#
1!!
0$!
1%!
0'!
1(!
0*!
1;!
1@!
1E!
0+!
1-!
06!
1?#
07#
0i#
1_
0`
0a
0b
0c
1.!
1+!
0-!
0(!
0%!
1z!
0;!
0@!
0E!
08
07
06
05
14
0.!
17#
1i#
06#
1e
1d
0|!
0z!
1'
1&
16#
0e
0d
1|!
0'
0&
#330000
0%
0P
0}
0~
#340000
1%
1P
1}
1~
1!#
0I#
0!!
1"!
18!
1>!
0l#
0>#
1c
18
#350000
0%
0P
0}
0~
#360000
1%
1P
1}
1~
0!#
1~"
1#!
0e#
0H#
1I#
1!!
08!
1>#
1b
0c
08
17
#370000
0%
0P
0}
0~
#380000
1%
1P
1}
1~
1!#
0I#
0!!
0"!
1$!
18!
0>!
1l#
0>#
1c
1%!
18
#390000
0%
0P
0}
0~
#400000
1%
1P
1}
1~
0!#
0~"
0#!
1}"
1&!
0d#
0G#
1e#
1H#
1I#
1!!
0$!
0%!
1'!
08!
19!
0@#
1>#
1a
0b
0c
1(!
1%!
0'!
08
07
16
0(!
#410000
0%
0P
0}
0~
#420000
1%
1P
1}
1~
1!#
0I#
0!!
1"!
1c
18
#430000
0%
0P
0}
0~
#440000
1%
1P
1}
1~
0!#
1~"
1#!
0e#
0H#
1I#
1!!
1>!
18!
0>#
0l#
1b
0c
08
17
#450000
0%
0P
0}
0~
#460000
1%
1P
1}
1~
1!#
0I#
0!!
0"!
1$!
08!
09!
0>!
1l#
1@#
1>#
1c
0%!
1'!
18
1(!
#470000
0%
0P
0}
0~
#480000
1%
1P
1}
1~
0!#
0~"
0#!
0}"
0&!
1|"
1)!
0c#
0F#
1d#
1G#
1e#
1H#
1I#
1!!
0$!
1%!
0'!
0(!
1*!
1`
0a
0b
0c
0+!
1-!
1(!
0*!
0%!
08
07
06
15
1+!
0-!
1.!
0.!
#490000
0%
0P
0}
0~
#500000
1%
1P
1}
1~
1!#
0I#
0!!
1"!
1c
18
#510000
0%
0P
0}
0~
#520000
1%
1P
1}
1~
0!#
1~"
1#!
0e#
0H#
1I#
1!!
1b
0c
08
17
#530000
0%
0P
0}
0~
#540000
1%
1P
1}
1~
1!#
0I#
0!!
0"!
1$!
1c
1%!
18
#550000
0%
0P
0}
0~
#560000
1%
1P
1}
1~
0!#
0~"
0#!
1}"
1&!
0d#
0G#
1e#
1H#
1I#
1!!
0$!
0%!
1'!
1a
0b
0c
0(!
1*!
1%!
0'!
08
07
16
1(!
0*!
0+!
1-!
1.!
1+!
0-!
0.!
#570000
0%
0P
0}
0~
#580000
1%
1P
1}
1~
1!#
0I#
0!!
1"!
1c
18
#590000
0%
0P
0}
0~
#600000
1%
1P
1}
1~
0!#
1~"
1#!
0e#
0H#
1I#
1!!
1b
0c
08
17
#610000
0%
0P
0}
0~
#620000
1%
1P
1}
1~
1!#
0I#
0!!
0"!
1$!
1c
0%!
1'!
18
0(!
1*!
0+!
1-!
1.!
#630000
0%
0P
0}
0~
#640000
1%
1P
1}
1~
0!#
0~"
0#!
0}"
0&!
0|"
0)!
0{"
0,!
1z"
0D#
1E#
1c#
1F#
1d#
1G#
1e#
1H#
1I#
1!!
0$!
1%!
0'!
1(!
0*!
1+!
0-!
0.!
1/!
1^
0_
0`
0a
0b
0c
10!
1.!
0/!
0+!
0(!
0%!
08
07
06
05
04
13
00!
#650000
0%
0P
0}
0~
#660000
1%
1P
1}
1~
1!#
0I#
0!!
1"!
18!
1>!
0l#
0>#
1c
18
#670000
0%
0P
0}
0~
#680000
1%
1P
1}
1~
0!#
1~"
1#!
0e#
0H#
1I#
1!!
08!
1<!
0=#
1>#
1b
0c
08
17
#690000
0%
0P
0}
0~
#700000
1%
1P
1}
1~
1!#
0I#
0!!
0"!
1$!
18!
0>!
1l#
0>#
1c
1%!
18
#710000
0%
0P
0}
0~
#720000
1%
1P
1}
1~
0!#
0~"
0#!
1}"
1&!
0d#
0G#
1e#
1H#
1I#
1!!
0$!
0%!
1'!
08!
19!
0@#
1>#
1a
0b
0c
1(!
1%!
0'!
08
07
16
0(!
#730000
0%
0P
0}
0~
#740000
1%
1P
1}
1~
1!#
0I#
0!!
1"!
1c
18
#750000
0%
0P
0}
0~
#760000
1%
1P
1}
1~
0!#
1~"
1#!
0e#
0H#
1I#
1!!
1>!
18!
0<!
1=#
0>#
0l#
1b
0c
08
17
#770000
0%
0P
0}
0~
#780000
1%
1P
1}
1~
1!#
0I#
0!!
0"!
1$!
08!
09!
0>!
1l#
1@#
1>#
1c
0%!
1'!
18
1(!
#790000
0%
0P
0}
0~
#800000
1%
1P
1}
1~
0!#
0~"
0#!
0}"
0&!
1|"
1)!
0c#
0F#
1d#
1G#
1e#
1H#
1I#
1!!
0$!
1%!
0'!
0(!
1*!
1`
0a
0b
0c
1+!
1(!
0*!
0%!
08
07
06
15
0+!
#810000
0%
0P
0}
0~
#820000
1%
1P
1}
1~
1!#
0I#
0!!
1"!
1c
18
#830000
0%
0P
0}
0~
#840000
1%
1P
1}
1~
0!#
1~"
1#!
0e#
0H#
1I#
1!!
1b
0c
08
17
#850000
0%
0P
0}
0~
#860000
1%
1P
1}
1~
1!#
0I#
0!!
0"!
1$!
1c
1%!
18
#870000
0%
0P
0}
0~
#880000
1%
1P
1}
1~
0!#
0~"
0#!
1}"
1&!
0d#
0G#
1e#
1H#
1I#
1!!
0$!
0%!
1'!
1a
0b
0c
0(!
1*!
1%!
0'!
08
07
16
1(!
0*!
1+!
0+!
#890000
0%
0P
0}
0~
#900000
1%
1P
1}
1~
1!#
0I#
0!!
1"!
1c
18
#910000
0%
0P
0}
0~
#920000
1%
1P
1}
1~
0!#
1~"
1#!
0e#
0H#
1I#
1!!
1b
0c
08
17
#930000
0%
0P
0}
0~
#940000
1%
1P
1}
1~
1!#
0I#
0!!
0"!
1$!
1c
0%!
1'!
18
0(!
1*!
1+!
#950000
0%
0P
0}
0~
#960000
1%
1P
1}
1~
0!#
0~"
0#!
0}"
0&!
0|"
0)!
1{"
1,!
0E#
1c#
1F#
1d#
1G#
1e#
1H#
1I#
1!!
0$!
1%!
0'!
1(!
0*!
0+!
1-!
1_
0`
0a
0b
0c
0.!
1/!
1+!
0-!
0(!
0%!
08
07
06
05
14
1.!
0/!
10!
00!
#970000
0%
0P
0}
0~
#980000
1%
1P
1}
1~
1!#
0I#
0!!
1"!
18!
1>!
0l#
0>#
1c
18
#990000
0%
0P
0}
0~
#1000000
