#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 1;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f13c6f8fa0 .scope module, "test" "test" 2 3;
 .timescale 0 -1;
v000001f13c753f20_0 .var "clock", 0 0;
v000001f13c754e20_0 .net "out", 3 0, L_000001f13c6f00a0;  1 drivers
v000001f13c753a20_0 .var "reset", 0 0;
S_000001f13c6f9130 .scope module, "acc" "accumulator" 2 8, 3 1 0, S_000001f13c6f8fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "out";
L_000001f13c6f00a0 .functor BUFZ 4, v000001f13c754880_0, C4<0000>, C4<0000>, C4<0000>;
v000001f13c755640_0 .net "added", 4 0, L_000001f13c755780;  1 drivers
v000001f13c753de0_0 .net "clk", 0 0, v000001f13c753f20_0;  1 drivers
v000001f13c7551e0_0 .net "out", 3 0, L_000001f13c6f00a0;  alias, 1 drivers
v000001f13c754880_0 .var "register", 3 0;
v000001f13c754a60_0 .net "rst", 0 0, v000001f13c753a20_0;  1 drivers
E_000001f13c6f3240/0 .event negedge, v000001f13c754a60_0;
E_000001f13c6f3240/1 .event posedge, v000001f13c753de0_0;
E_000001f13c6f3240 .event/or E_000001f13c6f3240/0, E_000001f13c6f3240/1;
L_000001f13c755780 .concat8 [ 4 1 0 0], L_000001f13c7555a0, L_000001f13c7565a0;
S_000001f13c6fa4a0 .scope module, "adder" "adder_4bit" 3 9, 4 1 0, S_000001f13c6f9130;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
v000001f13c7538e0_0 .net "a", 3 0, v000001f13c754880_0;  1 drivers
L_000001f13c7578c8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001f13c754380_0 .net "b", 3 0, L_000001f13c7578c8;  1 drivers
v000001f13c754420_0 .net "c0", 0 0, L_000001f13c756370;  1 drivers
v000001f13c753980_0 .net "c1", 0 0, L_000001f13c7564c0;  1 drivers
v000001f13c754740_0 .net "c2", 0 0, L_000001f13c755ff0;  1 drivers
L_000001f13c757910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f13c7556e0_0 .net "cin", 0 0, L_000001f13c757910;  1 drivers
v000001f13c754240_0 .net "cout", 0 0, L_000001f13c7565a0;  1 drivers
v000001f13c7547e0_0 .net "s", 3 0, L_000001f13c7555a0;  1 drivers
L_000001f13c755280 .part v000001f13c754880_0, 0, 1;
L_000001f13c754b00 .part L_000001f13c7578c8, 0, 1;
L_000001f13c754ba0 .part v000001f13c754880_0, 1, 1;
L_000001f13c755320 .part L_000001f13c7578c8, 1, 1;
L_000001f13c753e80 .part v000001f13c754880_0, 2, 1;
L_000001f13c753fc0 .part L_000001f13c7578c8, 2, 1;
L_000001f13c755460 .part v000001f13c754880_0, 3, 1;
L_000001f13c755500 .part L_000001f13c7578c8, 3, 1;
L_000001f13c7555a0 .concat8 [ 1 1 1 1], L_000001f13c7566f0, L_000001f13c755ce0, L_000001f13c756450, L_000001f13c756530;
S_000001f13c6fa630 .scope module, "bit0" "adder_1bit" 4 10, 5 1 0, S_000001f13c6fa4a0;
 .timescale 0 -1;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f13c756680 .functor XOR 1, L_000001f13c755280, L_000001f13c754b00, C4<0>, C4<0>;
L_000001f13c756060 .functor AND 1, L_000001f13c755280, L_000001f13c754b00, C4<1>, C4<1>;
L_000001f13c755c70 .functor AND 1, L_000001f13c757910, L_000001f13c756680, C4<1>, C4<1>;
L_000001f13c7566f0 .functor XOR 1, L_000001f13c756680, L_000001f13c757910, C4<0>, C4<0>;
L_000001f13c756370 .functor OR 1, L_000001f13c756060, L_000001f13c755c70, C4<0>, C4<0>;
v000001f13c6f1e10_0 .net "a", 0 0, L_000001f13c755280;  1 drivers
v000001f13c6f1370_0 .net "b", 0 0, L_000001f13c754b00;  1 drivers
v000001f13c6f1c30_0 .net "carry1", 0 0, L_000001f13c756060;  1 drivers
v000001f13c6f1eb0_0 .net "carry2", 0 0, L_000001f13c755c70;  1 drivers
v000001f13c6f1f50_0 .net "cin", 0 0, L_000001f13c757910;  alias, 1 drivers
v000001f13c6f1ff0_0 .net "cout", 0 0, L_000001f13c756370;  alias, 1 drivers
v000001f13c6f1410_0 .net "half_sum", 0 0, L_000001f13c756680;  1 drivers
v000001f13c6f2090_0 .net "s", 0 0, L_000001f13c7566f0;  1 drivers
S_000001f13c6c2ce0 .scope module, "bit1" "adder_1bit" 4 11, 5 1 0, S_000001f13c6fa4a0;
 .timescale 0 -1;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f13c756760 .functor XOR 1, L_000001f13c754ba0, L_000001f13c755320, C4<0>, C4<0>;
L_000001f13c755ab0 .functor AND 1, L_000001f13c754ba0, L_000001f13c755320, C4<1>, C4<1>;
L_000001f13c7559d0 .functor AND 1, L_000001f13c756370, L_000001f13c756760, C4<1>, C4<1>;
L_000001f13c755ce0 .functor XOR 1, L_000001f13c756760, L_000001f13c756370, C4<0>, C4<0>;
L_000001f13c7564c0 .functor OR 1, L_000001f13c755ab0, L_000001f13c7559d0, C4<0>, C4<0>;
v000001f13c754060_0 .net "a", 0 0, L_000001f13c754ba0;  1 drivers
v000001f13c7553c0_0 .net "b", 0 0, L_000001f13c755320;  1 drivers
v000001f13c754d80_0 .net "carry1", 0 0, L_000001f13c755ab0;  1 drivers
v000001f13c754100_0 .net "carry2", 0 0, L_000001f13c7559d0;  1 drivers
v000001f13c7541a0_0 .net "cin", 0 0, L_000001f13c756370;  alias, 1 drivers
v000001f13c754c40_0 .net "cout", 0 0, L_000001f13c7564c0;  alias, 1 drivers
v000001f13c753ac0_0 .net "half_sum", 0 0, L_000001f13c756760;  1 drivers
v000001f13c754ce0_0 .net "s", 0 0, L_000001f13c755ce0;  1 drivers
S_000001f13c6c2e70 .scope module, "bit2" "adder_1bit" 4 12, 5 1 0, S_000001f13c6fa4a0;
 .timescale 0 -1;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f13c755a40 .functor XOR 1, L_000001f13c753e80, L_000001f13c753fc0, C4<0>, C4<0>;
L_000001f13c7561b0 .functor AND 1, L_000001f13c753e80, L_000001f13c753fc0, C4<1>, C4<1>;
L_000001f13c7563e0 .functor AND 1, L_000001f13c7564c0, L_000001f13c755a40, C4<1>, C4<1>;
L_000001f13c756450 .functor XOR 1, L_000001f13c755a40, L_000001f13c7564c0, C4<0>, C4<0>;
L_000001f13c755ff0 .functor OR 1, L_000001f13c7561b0, L_000001f13c7563e0, C4<0>, C4<0>;
v000001f13c754ec0_0 .net "a", 0 0, L_000001f13c753e80;  1 drivers
v000001f13c753b60_0 .net "b", 0 0, L_000001f13c753fc0;  1 drivers
v000001f13c754920_0 .net "carry1", 0 0, L_000001f13c7561b0;  1 drivers
v000001f13c755140_0 .net "carry2", 0 0, L_000001f13c7563e0;  1 drivers
v000001f13c7544c0_0 .net "cin", 0 0, L_000001f13c7564c0;  alias, 1 drivers
v000001f13c754600_0 .net "cout", 0 0, L_000001f13c755ff0;  alias, 1 drivers
v000001f13c754f60_0 .net "half_sum", 0 0, L_000001f13c755a40;  1 drivers
v000001f13c753c00_0 .net "s", 0 0, L_000001f13c756450;  1 drivers
S_000001f13c6c3000 .scope module, "bit3" "adder_1bit" 4 13, 5 1 0, S_000001f13c6fa4a0;
 .timescale 0 -1;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f13c755d50 .functor XOR 1, L_000001f13c755460, L_000001f13c755500, C4<0>, C4<0>;
L_000001f13c755dc0 .functor AND 1, L_000001f13c755460, L_000001f13c755500, C4<1>, C4<1>;
L_000001f13c7558f0 .functor AND 1, L_000001f13c755ff0, L_000001f13c755d50, C4<1>, C4<1>;
L_000001f13c756530 .functor XOR 1, L_000001f13c755d50, L_000001f13c755ff0, C4<0>, C4<0>;
L_000001f13c7565a0 .functor OR 1, L_000001f13c755dc0, L_000001f13c7558f0, C4<0>, C4<0>;
v000001f13c7546a0_0 .net "a", 0 0, L_000001f13c755460;  1 drivers
v000001f13c755000_0 .net "b", 0 0, L_000001f13c755500;  1 drivers
v000001f13c7550a0_0 .net "carry1", 0 0, L_000001f13c755dc0;  1 drivers
v000001f13c754560_0 .net "carry2", 0 0, L_000001f13c7558f0;  1 drivers
v000001f13c7549c0_0 .net "cin", 0 0, L_000001f13c755ff0;  alias, 1 drivers
v000001f13c753ca0_0 .net "cout", 0 0, L_000001f13c7565a0;  alias, 1 drivers
v000001f13c7542e0_0 .net "half_sum", 0 0, L_000001f13c755d50;  1 drivers
v000001f13c753d40_0 .net "s", 0 0, L_000001f13c756530;  1 drivers
    .scope S_000001f13c6f9130;
T_0 ;
    %wait E_000001f13c6f3240;
    %load/vec4 v000001f13c754a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001f13c755640_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000001f13c754880_0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f13c754880_0, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f13c6f8fa0;
T_1 ;
    %vpi_call 2 11 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f13c753f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f13c753a20_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f13c753a20_0, 0, 1;
    %delay 300, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001f13c6f8fa0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v000001f13c753f20_0;
    %inv;
    %store/vec4 v000001f13c753f20_0, 0, 1;
    %load/vec4 v000001f13c753f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 2 27 "$display", "%d", v000001f13c754e20_0 {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "test.v";
    "accumulator.v";
    "adder_4bit.v";
    "adder_1bit.v";
