Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Jul 14 12:04:50 2025
| Host         : DESKTOP-NFP22S6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_microwave_timing_summary_routed.rpt -pb top_microwave_timing_summary_routed.pb -rpx top_microwave_timing_summary_routed.rpx -warn_on_violation
| Design       : top_microwave
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.254        0.000                      0                  531        0.175        0.000                      0                  531        4.500        0.000                       0                   391  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.254        0.000                      0                  531        0.175        0.000                      0                  531        4.500        0.000                       0                   391  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 u_clock/sec_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/sec_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 0.952ns (21.256%)  route 3.527ns (78.744%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.613     5.134    u_clock/CLK
    SLICE_X59Y80         FDCE                                         r  u_clock/sec_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.456     5.590 r  u_clock/sec_count_reg[2]/Q
                         net (fo=15, routed)          1.192     6.782    u_clock/sec_seg[2]
    SLICE_X58Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.906 f  u_clock/sec_count[2]_i_3/O
                         net (fo=1, routed)           0.622     7.528    u_clock/sec_count[2]_i_3_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.652 f  u_clock/sec_count[2]_i_2/O
                         net (fo=3, routed)           0.725     8.377    u_clock/sec_count[2]_i_2_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.501 f  u_clock/sec_count[6]_i_3/O
                         net (fo=2, routed)           0.291     8.793    u_clock/sec_count[6]_i_3_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I1_O)        0.124     8.917 r  u_clock/sec_count[6]_i_1/O
                         net (fo=7, routed)           0.696     9.613    u_clock/sec_count[6]_i_1_n_0
    SLICE_X59Y77         FDCE                                         r  u_clock/sec_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.494    14.835    u_clock/CLK
    SLICE_X59Y77         FDCE                                         r  u_clock/sec_count_reg[4]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X59Y77         FDCE (Setup_fdce_C_CE)      -0.205    14.867    u_clock/sec_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  5.254    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 u_clock/sec_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/sec_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 0.952ns (21.298%)  route 3.518ns (78.702%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.613     5.134    u_clock/CLK
    SLICE_X59Y80         FDCE                                         r  u_clock/sec_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.456     5.590 r  u_clock/sec_count_reg[2]/Q
                         net (fo=15, routed)          1.192     6.782    u_clock/sec_seg[2]
    SLICE_X58Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.906 f  u_clock/sec_count[2]_i_3/O
                         net (fo=1, routed)           0.622     7.528    u_clock/sec_count[2]_i_3_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.652 f  u_clock/sec_count[2]_i_2/O
                         net (fo=3, routed)           0.725     8.377    u_clock/sec_count[2]_i_2_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.501 f  u_clock/sec_count[6]_i_3/O
                         net (fo=2, routed)           0.291     8.793    u_clock/sec_count[6]_i_3_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I1_O)        0.124     8.917 r  u_clock/sec_count[6]_i_1/O
                         net (fo=7, routed)           0.687     9.604    u_clock/sec_count[6]_i_1_n_0
    SLICE_X59Y80         FDCE                                         r  u_clock/sec_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.497    14.838    u_clock/CLK
    SLICE_X59Y80         FDCE                                         r  u_clock/sec_count_reg[2]/C
                         clock pessimism              0.296    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X59Y80         FDCE (Setup_fdce_C_CE)      -0.205    14.894    u_clock/sec_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 u_clock/sec_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/sec_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 0.952ns (21.298%)  route 3.518ns (78.702%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.613     5.134    u_clock/CLK
    SLICE_X59Y80         FDCE                                         r  u_clock/sec_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.456     5.590 r  u_clock/sec_count_reg[2]/Q
                         net (fo=15, routed)          1.192     6.782    u_clock/sec_seg[2]
    SLICE_X58Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.906 f  u_clock/sec_count[2]_i_3/O
                         net (fo=1, routed)           0.622     7.528    u_clock/sec_count[2]_i_3_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.652 f  u_clock/sec_count[2]_i_2/O
                         net (fo=3, routed)           0.725     8.377    u_clock/sec_count[2]_i_2_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.501 f  u_clock/sec_count[6]_i_3/O
                         net (fo=2, routed)           0.291     8.793    u_clock/sec_count[6]_i_3_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I1_O)        0.124     8.917 r  u_clock/sec_count[6]_i_1/O
                         net (fo=7, routed)           0.687     9.604    u_clock/sec_count[6]_i_1_n_0
    SLICE_X59Y80         FDCE                                         r  u_clock/sec_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.497    14.838    u_clock/CLK
    SLICE_X59Y80         FDCE                                         r  u_clock/sec_count_reg[3]/C
                         clock pessimism              0.296    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X59Y80         FDCE (Setup_fdce_C_CE)      -0.205    14.894    u_clock/sec_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 u_clock/sec_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/sec_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 0.952ns (21.493%)  route 3.477ns (78.507%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.613     5.134    u_clock/CLK
    SLICE_X59Y80         FDCE                                         r  u_clock/sec_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.456     5.590 r  u_clock/sec_count_reg[2]/Q
                         net (fo=15, routed)          1.192     6.782    u_clock/sec_seg[2]
    SLICE_X58Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.906 f  u_clock/sec_count[2]_i_3/O
                         net (fo=1, routed)           0.622     7.528    u_clock/sec_count[2]_i_3_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.652 f  u_clock/sec_count[2]_i_2/O
                         net (fo=3, routed)           0.725     8.377    u_clock/sec_count[2]_i_2_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.501 f  u_clock/sec_count[6]_i_3/O
                         net (fo=2, routed)           0.291     8.793    u_clock/sec_count[6]_i_3_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I1_O)        0.124     8.917 r  u_clock/sec_count[6]_i_1/O
                         net (fo=7, routed)           0.647     9.563    u_clock/sec_count[6]_i_1_n_0
    SLICE_X58Y76         FDCE                                         r  u_clock/sec_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.493    14.834    u_clock/CLK
    SLICE_X58Y76         FDCE                                         r  u_clock/sec_count_reg[5]/C
                         clock pessimism              0.272    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X58Y76         FDCE (Setup_fdce_C_CE)      -0.205    14.866    u_clock/sec_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  5.302    

Slack (MET) :             5.312ns  (required time - arrival time)
  Source:                 u_sec_deb/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sec_deb/btn_state_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.138ns (25.589%)  route 3.309ns (74.411%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.546     5.067    u_sec_deb/CLK
    SLICE_X54Y79         FDCE                                         r  u_sec_deb/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDCE (Prop_fdce_C_Q)         0.518     5.585 r  u_sec_deb/count_reg[3]/Q
                         net (fo=2, routed)           1.079     6.664    u_sec_deb/count[3]
    SLICE_X54Y79         LUT6 (Prop_lut6_I3_O)        0.124     6.788 f  u_sec_deb/btn_state_i_5/O
                         net (fo=1, routed)           0.302     7.090    u_sec_deb/btn_state_i_5_n_0
    SLICE_X54Y80         LUT5 (Prop_lut5_I1_O)        0.124     7.214 f  u_sec_deb/btn_state_i_4/O
                         net (fo=1, routed)           0.590     7.804    u_sec_deb/btn_state_i_4_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.928 r  u_sec_deb/btn_state_i_3/O
                         net (fo=1, routed)           0.500     8.428    u_sec_deb/btn_state_i_3_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124     8.552 r  u_sec_deb/btn_state_i_2/O
                         net (fo=21, routed)          0.648     9.200    u_sec_deb/btn_state_i_2_n_0
    SLICE_X52Y81         LUT3 (Prop_lut3_I0_O)        0.124     9.324 r  u_sec_deb/btn_state_i_1/O
                         net (fo=1, routed)           0.190     9.514    u_sec_deb/btn_state
    SLICE_X52Y81         FDCE                                         r  u_sec_deb/btn_state_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.432    14.773    u_sec_deb/CLK
    SLICE_X52Y81         FDCE                                         r  u_sec_deb/btn_state_reg/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X52Y81         FDCE (Setup_fdce_C_CE)      -0.169    14.827    u_sec_deb/btn_state_reg
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  5.312    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 u_clock/sec_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/sec_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.952ns (22.193%)  route 3.338ns (77.807%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.613     5.134    u_clock/CLK
    SLICE_X59Y80         FDCE                                         r  u_clock/sec_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.456     5.590 r  u_clock/sec_count_reg[2]/Q
                         net (fo=15, routed)          1.192     6.782    u_clock/sec_seg[2]
    SLICE_X58Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.906 f  u_clock/sec_count[2]_i_3/O
                         net (fo=1, routed)           0.622     7.528    u_clock/sec_count[2]_i_3_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.652 f  u_clock/sec_count[2]_i_2/O
                         net (fo=3, routed)           0.725     8.377    u_clock/sec_count[2]_i_2_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.501 f  u_clock/sec_count[6]_i_3/O
                         net (fo=2, routed)           0.291     8.793    u_clock/sec_count[6]_i_3_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I1_O)        0.124     8.917 r  u_clock/sec_count[6]_i_1/O
                         net (fo=7, routed)           0.507     9.423    u_clock/sec_count[6]_i_1_n_0
    SLICE_X58Y77         FDCE                                         r  u_clock/sec_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.494    14.835    u_clock/CLK
    SLICE_X58Y77         FDCE                                         r  u_clock/sec_count_reg[0]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y77         FDCE (Setup_fdce_C_CE)      -0.205    14.867    u_clock/sec_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -9.423    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 u_clock/sec_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/sec_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.952ns (22.193%)  route 3.338ns (77.807%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.613     5.134    u_clock/CLK
    SLICE_X59Y80         FDCE                                         r  u_clock/sec_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.456     5.590 r  u_clock/sec_count_reg[2]/Q
                         net (fo=15, routed)          1.192     6.782    u_clock/sec_seg[2]
    SLICE_X58Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.906 f  u_clock/sec_count[2]_i_3/O
                         net (fo=1, routed)           0.622     7.528    u_clock/sec_count[2]_i_3_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.652 f  u_clock/sec_count[2]_i_2/O
                         net (fo=3, routed)           0.725     8.377    u_clock/sec_count[2]_i_2_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.501 f  u_clock/sec_count[6]_i_3/O
                         net (fo=2, routed)           0.291     8.793    u_clock/sec_count[6]_i_3_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I1_O)        0.124     8.917 r  u_clock/sec_count[6]_i_1/O
                         net (fo=7, routed)           0.507     9.423    u_clock/sec_count[6]_i_1_n_0
    SLICE_X58Y77         FDCE                                         r  u_clock/sec_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.494    14.835    u_clock/CLK
    SLICE_X58Y77         FDCE                                         r  u_clock/sec_count_reg[1]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y77         FDCE (Setup_fdce_C_CE)      -0.205    14.867    u_clock/sec_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -9.423    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 u_clock/sec_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/sec_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 0.952ns (22.249%)  route 3.327ns (77.751%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.613     5.134    u_clock/CLK
    SLICE_X59Y80         FDCE                                         r  u_clock/sec_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.456     5.590 r  u_clock/sec_count_reg[2]/Q
                         net (fo=15, routed)          1.192     6.782    u_clock/sec_seg[2]
    SLICE_X58Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.906 f  u_clock/sec_count[2]_i_3/O
                         net (fo=1, routed)           0.622     7.528    u_clock/sec_count[2]_i_3_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.652 f  u_clock/sec_count[2]_i_2/O
                         net (fo=3, routed)           0.725     8.377    u_clock/sec_count[2]_i_2_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.501 f  u_clock/sec_count[6]_i_3/O
                         net (fo=2, routed)           0.291     8.793    u_clock/sec_count[6]_i_3_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I1_O)        0.124     8.917 r  u_clock/sec_count[6]_i_1/O
                         net (fo=7, routed)           0.496     9.413    u_clock/sec_count[6]_i_1_n_0
    SLICE_X59Y78         FDCE                                         r  u_clock/sec_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.496    14.837    u_clock/CLK
    SLICE_X59Y78         FDCE                                         r  u_clock/sec_count_reg[6]/C
                         clock pessimism              0.272    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X59Y78         FDCE (Setup_fdce_C_CE)      -0.205    14.869    u_clock/sec_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  5.456    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 u_tick_gen/s_tick_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_gen/s_tick_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 1.076ns (24.158%)  route 3.378ns (75.842%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.609     5.130    u_tick_gen/CLK
    SLICE_X65Y77         FDCE                                         r  u_tick_gen/s_tick_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.456     5.586 f  u_tick_gen/s_tick_counter_reg[18]/Q
                         net (fo=2, routed)           0.703     6.289    u_tick_gen/s_tick_counter[18]
    SLICE_X65Y77         LUT4 (Prop_lut4_I0_O)        0.124     6.413 r  u_tick_gen/s_tick_counter[26]_i_8/O
                         net (fo=1, routed)           0.650     7.063    u_tick_gen/s_tick_counter[26]_i_8_n_0
    SLICE_X65Y76         LUT5 (Prop_lut5_I4_O)        0.124     7.187 r  u_tick_gen/s_tick_counter[26]_i_7/O
                         net (fo=1, routed)           0.604     7.792    u_tick_gen/s_tick_counter[26]_i_7_n_0
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  u_tick_gen/s_tick_counter[26]_i_3/O
                         net (fo=1, routed)           0.431     8.347    u_tick_gen/s_tick_counter[26]_i_3_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.471 f  u_tick_gen/s_tick_counter[26]_i_2/O
                         net (fo=27, routed)          0.989     9.460    u_tick_gen/s_tick_0
    SLICE_X65Y78         LUT2 (Prop_lut2_I0_O)        0.124     9.584 r  u_tick_gen/s_tick_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.584    u_tick_gen/s_tick_counter_1[25]
    SLICE_X65Y78         FDCE                                         r  u_tick_gen/s_tick_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.497    14.838    u_tick_gen/CLK
    SLICE_X65Y78         FDCE                                         r  u_tick_gen/s_tick_counter_reg[25]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X65Y78         FDCE (Setup_fdce_C_D)        0.031    15.106    u_tick_gen/s_tick_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 u_tick_gen/s_tick_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_gen/s_tick_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 1.106ns (24.666%)  route 3.378ns (75.334%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.609     5.130    u_tick_gen/CLK
    SLICE_X65Y77         FDCE                                         r  u_tick_gen/s_tick_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.456     5.586 f  u_tick_gen/s_tick_counter_reg[18]/Q
                         net (fo=2, routed)           0.703     6.289    u_tick_gen/s_tick_counter[18]
    SLICE_X65Y77         LUT4 (Prop_lut4_I0_O)        0.124     6.413 r  u_tick_gen/s_tick_counter[26]_i_8/O
                         net (fo=1, routed)           0.650     7.063    u_tick_gen/s_tick_counter[26]_i_8_n_0
    SLICE_X65Y76         LUT5 (Prop_lut5_I4_O)        0.124     7.187 r  u_tick_gen/s_tick_counter[26]_i_7/O
                         net (fo=1, routed)           0.604     7.792    u_tick_gen/s_tick_counter[26]_i_7_n_0
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  u_tick_gen/s_tick_counter[26]_i_3/O
                         net (fo=1, routed)           0.431     8.347    u_tick_gen/s_tick_counter[26]_i_3_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.471 f  u_tick_gen/s_tick_counter[26]_i_2/O
                         net (fo=27, routed)          0.989     9.460    u_tick_gen/s_tick_0
    SLICE_X65Y78         LUT2 (Prop_lut2_I0_O)        0.154     9.614 r  u_tick_gen/s_tick_counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.614    u_tick_gen/s_tick_counter_1[26]
    SLICE_X65Y78         FDCE                                         r  u_tick_gen/s_tick_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.497    14.838    u_tick_gen/CLK
    SLICE_X65Y78         FDCE                                         r  u_tick_gen/s_tick_counter_reg[26]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X65Y78         FDCE (Setup_fdce_C_D)        0.075    15.150    u_tick_gen/s_tick_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  5.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_buzzer/TONE[2].r_cnt_reg[2][15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_buzzer/TONE[2].r_cnt_reg[2][16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.336%)  route 0.122ns (39.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.562     1.445    u_buzzer/CLK
    SLICE_X55Y88         FDCE                                         r  u_buzzer/TONE[2].r_cnt_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  u_buzzer/TONE[2].r_cnt_reg[2][15]/Q
                         net (fo=20, routed)          0.122     1.708    u_buzzer/TONE[2].r_cnt_reg[2][15]
    SLICE_X54Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.753 r  u_buzzer/TONE[2].r_cnt[2][16]_i_1/O
                         net (fo=1, routed)           0.000     1.753    u_buzzer/TONE[2].r_cnt[2][16]_i_1_n_0
    SLICE_X54Y88         FDCE                                         r  u_buzzer/TONE[2].r_cnt_reg[2][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.832     1.960    u_buzzer/CLK
    SLICE_X54Y88         FDCE                                         r  u_buzzer/TONE[2].r_cnt_reg[2][16]/C
                         clock pessimism             -0.502     1.458    
    SLICE_X54Y88         FDCE (Hold_fdce_C_D)         0.120     1.578    u_buzzer/TONE[2].r_cnt_reg[2][16]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_fnd/u_circle/ani_circle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd/u_circle/circle_1000_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.189ns (53.264%)  route 0.166ns (46.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.583     1.466    u_fnd/u_circle/CLK
    SLICE_X59Y70         FDCE                                         r  u_fnd/u_circle/ani_circle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  u_fnd/u_circle/ani_circle_reg[0]/Q
                         net (fo=17, routed)          0.166     1.773    u_fnd/u_circle/ani_circle[0]
    SLICE_X60Y71         LUT4 (Prop_lut4_I0_O)        0.048     1.821 r  u_fnd/u_circle/circle_1000[5]_i_1/O
                         net (fo=1, routed)           0.000     1.821    u_fnd/u_circle/circle_10000_out[5]
    SLICE_X60Y71         FDRE                                         r  u_fnd/u_circle/circle_1000_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.850     1.977    u_fnd/u_circle/CLK
    SLICE_X60Y71         FDRE                                         r  u_fnd/u_circle/circle_1000_reg[5]/C
                         clock pessimism             -0.498     1.479    
    SLICE_X60Y71         FDRE (Hold_fdre_C_D)         0.131     1.610    u_fnd/u_circle/circle_1000_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u_buzzer/TONE[4].r_cnt_reg[4][15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_buzzer/TONE[4].r_cnt_reg[4][16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.702%)  route 0.136ns (42.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.592     1.475    u_buzzer/CLK
    SLICE_X65Y90         FDCE                                         r  u_buzzer/TONE[4].r_cnt_reg[4][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.141     1.616 f  u_buzzer/TONE[4].r_cnt_reg[4][15]/Q
                         net (fo=20, routed)          0.136     1.753    u_buzzer/TONE[4].r_cnt_reg[4][15]
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.798 r  u_buzzer/TONE[4].r_cnt[4][16]_i_1/O
                         net (fo=1, routed)           0.000     1.798    u_buzzer/TONE[4].r_cnt[4][16]_i_1_n_0
    SLICE_X63Y90         FDCE                                         r  u_buzzer/TONE[4].r_cnt_reg[4][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.862     1.990    u_buzzer/CLK
    SLICE_X63Y90         FDCE                                         r  u_buzzer/TONE[4].r_cnt_reg[4][16]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X63Y90         FDCE (Hold_fdce_C_D)         0.092     1.583    u_buzzer/TONE[4].r_cnt_reg[4][16]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u_buzzer/TONE[4].r_cnt_reg[4][15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_buzzer/TONE[4].r_cnt_reg[4][17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.170%)  route 0.139ns (42.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.592     1.475    u_buzzer/CLK
    SLICE_X65Y90         FDCE                                         r  u_buzzer/TONE[4].r_cnt_reg[4][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.141     1.616 f  u_buzzer/TONE[4].r_cnt_reg[4][15]/Q
                         net (fo=20, routed)          0.139     1.756    u_buzzer/TONE[4].r_cnt_reg[4][15]
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.801 r  u_buzzer/TONE[4].r_cnt[4][17]_i_1/O
                         net (fo=1, routed)           0.000     1.801    u_buzzer/TONE[4].r_cnt[4][17]_i_1_n_0
    SLICE_X63Y90         FDCE                                         r  u_buzzer/TONE[4].r_cnt_reg[4][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.862     1.990    u_buzzer/CLK
    SLICE_X63Y90         FDCE                                         r  u_buzzer/TONE[4].r_cnt_reg[4][17]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X63Y90         FDCE (Hold_fdce_C_D)         0.092     1.583    u_buzzer/TONE[4].r_cnt_reg[4][17]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 u_fnd/u_circle/ani_circle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd/u_circle/circle_1000_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.866%)  route 0.166ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.583     1.466    u_fnd/u_circle/CLK
    SLICE_X59Y70         FDCE                                         r  u_fnd/u_circle/ani_circle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  u_fnd/u_circle/ani_circle_reg[0]/Q
                         net (fo=17, routed)          0.166     1.773    u_fnd/u_circle/ani_circle[0]
    SLICE_X60Y71         LUT4 (Prop_lut4_I0_O)        0.045     1.818 r  u_fnd/u_circle/circle_1000[3]_i_1/O
                         net (fo=1, routed)           0.000     1.818    u_fnd/u_circle/circle_10000_out[3]
    SLICE_X60Y71         FDRE                                         r  u_fnd/u_circle/circle_1000_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.850     1.977    u_fnd/u_circle/CLK
    SLICE_X60Y71         FDRE                                         r  u_fnd/u_circle/circle_1000_reg[3]/C
                         clock pessimism             -0.498     1.479    
    SLICE_X60Y71         FDRE (Hold_fdre_C_D)         0.121     1.600    u_fnd/u_circle/circle_1000_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u_start_deb/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_start_deb/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.212ns (59.745%)  route 0.143ns (40.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.557     1.440    u_start_deb/CLK
    SLICE_X56Y79         FDCE                                         r  u_start_deb/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  u_start_deb/btn_state_reg/Q
                         net (fo=49, routed)          0.143     1.747    u_start_deb/start_clean
    SLICE_X57Y79         LUT4 (Prop_lut4_I1_O)        0.048     1.795 r  u_start_deb/count[19]_i_1__1/O
                         net (fo=1, routed)           0.000     1.795    u_start_deb/count[19]_i_1__1_n_0
    SLICE_X57Y79         FDCE                                         r  u_start_deb/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.823     1.951    u_start_deb/CLK
    SLICE_X57Y79         FDCE                                         r  u_start_deb/count_reg[19]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X57Y79         FDCE (Hold_fdce_C_D)         0.107     1.560    u_start_deb/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_clock/prev_btn_min_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_buzzer/cnt_re_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.252ns (70.831%)  route 0.104ns (29.169%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.589     1.472    u_clock/CLK
    SLICE_X63Y84         FDCE                                         r  u_clock/prev_btn_min_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u_clock/prev_btn_min_reg/Q
                         net (fo=26, routed)          0.104     1.717    u_buzzer/prev_btn_min
    SLICE_X62Y84         LUT3 (Prop_lut3_I1_O)        0.045     1.762 r  u_buzzer/cnt_re[20]_i_2/O
                         net (fo=1, routed)           0.000     1.762    u_buzzer/cnt_re[20]_i_2_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.828 r  u_buzzer/cnt_re_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    u_buzzer/cnt_re_reg[20]_i_1_n_5
    SLICE_X62Y84         FDCE                                         r  u_buzzer/cnt_re_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.857     1.985    u_buzzer/CLK
    SLICE_X62Y84         FDCE                                         r  u_buzzer/cnt_re_reg[22]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X62Y84         FDCE (Hold_fdce_C_D)         0.105     1.590    u_buzzer/cnt_re_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u_fnd/u_circle/ani_circle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd/u_circle/circle_10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.933%)  route 0.159ns (46.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.583     1.466    u_fnd/u_circle/CLK
    SLICE_X59Y70         FDCE                                         r  u_fnd/u_circle/ani_circle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  u_fnd/u_circle/ani_circle_reg[2]/Q
                         net (fo=16, routed)          0.159     1.766    u_fnd/u_circle/ani_circle[2]
    SLICE_X58Y71         LUT5 (Prop_lut5_I1_O)        0.045     1.811 r  u_fnd/u_circle/circle_10[0]_i_1/O
                         net (fo=1, routed)           0.000     1.811    u_fnd/u_circle/circle_10[0]_i_1_n_0
    SLICE_X58Y71         FDRE                                         r  u_fnd/u_circle/circle_10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.850     1.977    u_fnd/u_circle/CLK
    SLICE_X58Y71         FDRE                                         r  u_fnd/u_circle/circle_10_reg[0]/C
                         clock pessimism             -0.498     1.479    
    SLICE_X58Y71         FDRE (Hold_fdre_C_D)         0.092     1.571    u_fnd/u_circle/circle_10_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 u_fnd/u_circle/ani_circle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd/u_circle/circle_10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.753%)  route 0.160ns (46.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.583     1.466    u_fnd/u_circle/CLK
    SLICE_X59Y70         FDCE                                         r  u_fnd/u_circle/ani_circle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  u_fnd/u_circle/ani_circle_reg[2]/Q
                         net (fo=16, routed)          0.160     1.767    u_fnd/u_circle/ani_circle[2]
    SLICE_X58Y71         LUT5 (Prop_lut5_I1_O)        0.045     1.812 r  u_fnd/u_circle/circle_10[3]_i_1/O
                         net (fo=1, routed)           0.000     1.812    u_fnd/u_circle/circle_10[3]_i_1_n_0
    SLICE_X58Y71         FDRE                                         r  u_fnd/u_circle/circle_10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.850     1.977    u_fnd/u_circle/CLK
    SLICE_X58Y71         FDRE                                         r  u_fnd/u_circle/circle_10_reg[3]/C
                         clock pessimism             -0.498     1.479    
    SLICE_X58Y71         FDRE (Hold_fdre_C_D)         0.092     1.571    u_fnd/u_circle/circle_10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u_buzzer/TONE[2].r_cnt_reg[2][16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_buzzer/TONE[2].r_cnt_reg[2][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.117%)  route 0.139ns (39.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.562     1.445    u_buzzer/CLK
    SLICE_X54Y88         FDCE                                         r  u_buzzer/TONE[2].r_cnt_reg[2][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  u_buzzer/TONE[2].r_cnt_reg[2][16]/Q
                         net (fo=20, routed)          0.139     1.748    u_buzzer/TONE[2].r_cnt_reg[2][16]
    SLICE_X55Y88         LUT6 (Prop_lut6_I3_O)        0.045     1.793 r  u_buzzer/TONE[2].r_cnt[2][15]_i_1/O
                         net (fo=1, routed)           0.000     1.793    u_buzzer/TONE[2].r_cnt[2][15]_i_1_n_0
    SLICE_X55Y88         FDCE                                         r  u_buzzer/TONE[2].r_cnt_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.832     1.960    u_buzzer/CLK
    SLICE_X55Y88         FDCE                                         r  u_buzzer/TONE[2].r_cnt_reg[2][15]/C
                         clock pessimism             -0.502     1.458    
    SLICE_X55Y88         FDCE (Hold_fdce_C_D)         0.091     1.549    u_buzzer/TONE[2].r_cnt_reg[2][15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y86   u_buzzer/TONE[0].r_cnt_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y84   u_buzzer/TONE[0].r_cnt_reg[0][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y84   u_buzzer/TONE[0].r_cnt_reg[0][11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y84   u_buzzer/TONE[0].r_cnt_reg[0][12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y85   u_buzzer/TONE[0].r_cnt_reg[0][13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y85   u_buzzer/TONE[0].r_cnt_reg[0][14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y85   u_buzzer/TONE[0].r_cnt_reg[0][15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y85   u_buzzer/TONE[0].r_cnt_reg[0][16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y86   u_buzzer/TONE[0].r_cnt_reg[0][17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y86   u_buzzer/TONE[0].r_cnt_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y86   u_buzzer/TONE[0].r_cnt_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   u_buzzer/TONE[0].r_cnt_reg[0][10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   u_buzzer/TONE[0].r_cnt_reg[0][10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   u_buzzer/TONE[0].r_cnt_reg[0][11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   u_buzzer/TONE[0].r_cnt_reg[0][11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   u_buzzer/TONE[0].r_cnt_reg[0][12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   u_buzzer/TONE[0].r_cnt_reg[0][12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y85   u_buzzer/TONE[0].r_cnt_reg[0][13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y85   u_buzzer/TONE[0].r_cnt_reg[0][13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y86   u_buzzer/TONE[0].r_cnt_reg[0][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y86   u_buzzer/TONE[0].r_cnt_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   u_buzzer/TONE[0].r_cnt_reg[0][10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   u_buzzer/TONE[0].r_cnt_reg[0][10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   u_buzzer/TONE[0].r_cnt_reg[0][11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   u_buzzer/TONE[0].r_cnt_reg[0][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   u_buzzer/TONE[0].r_cnt_reg[0][12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y84   u_buzzer/TONE[0].r_cnt_reg[0][12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y85   u_buzzer/TONE[0].r_cnt_reg[0][13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y85   u_buzzer/TONE[0].r_cnt_reg[0][13]/C



