<<<<<<< HEAD
module top_module (
    input clk,
    input slowena,
    input reset,
    output [3:0] q);
    always @(posedge clk) begin
        if(reset) begin
           q <= 4'b0; 
        end
        else if(slowena) begin
            if(q==4'd9) begin
                q <= 4'b0;
            end
            else begin 
                q <= q + 4'b1;
            end
        end
		//else cases => latch
    end

endmodule
=======
module top_module (
    input clk,
    input slowena,
    input reset,
    output [3:0] q);
    always @(posedge clk) begin
        if(reset) begin
           q <= 4'b0; 
        end
        else if(slowena) begin
            if(q==4'd9) begin
                q <= 4'b0;
            end
            else begin 
                q <= q + 4'b1;
            end
        end
		//else cases => latch
    end

endmodule
>>>>>>> d96ee98fb7d32fd804ae8ec4881a76e286ef3d75
