// Seed: 3880695668
module module_0 (
    input id_0,
    output reg id_1
);
  reg id_2;
  always @(((1)) or posedge id_2) begin
    id_1 <= id_2;
  end
  always @(id_0 or posedge id_0) begin
    SystemTFIdentifier;
  end
  always @((1) or posedge 1)
    if (id_0) id_1 <= 1;
    else id_2 = id_0;
endmodule
