m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex4 - FSM (Finite State Machine)/Simulation - ModelSim - Bit Sequence (Correct)
Ebitsequencedetection
Z1 w1659086333
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z4 8BitSequence.vhd
Z5 FBitSequence.vhd
l0
L4
V1TEN@niZ;IRH3cF>]YIYK3
!s100 ZGW]IOIcfRBH0P0WX4_0k3
Z6 OV;C;10.5b;63
32
Z7 !s110 1659086339
!i10b 1
Z8 !s108 1659086339.000000
Z9 !s90 -reportprogress|300|BitSequence.vhd|
Z10 !s107 BitSequence.vhd|
!i113 1
Z11 tExplicit 1 CvgOpt 0
Aone
R2
R3
Z12 DEx4 work 20 bitsequencedetection 0 22 1TEN@niZ;IRH3cF>]YIYK3
l16
L10
V;d8C89ZPGMV<Y7XfoKTnf2
!s100 GVM[_:>4I2[Y0cVXj<iOh2
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
