;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN <101, <-106
	SPL -120, -605
	ADD 210, 60
	SPL -120, -605
	ADD 270, 60
	SUB @121, 106
	MOV -171, -20
	MOV -171, -20
	SUB 12, @1
	MOV -7, <-20
	CMP -207, <-120
	MOV -7, <-20
	SUB @-147, 120
	SUB @-147, 120
	SUB -1, <-20
	MOV -7, <-20
	SUB @-147, 120
	SUB @-127, 100
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	CMP @-127, 100
	SUB 12, @10
	SUB #270, <0
	SUB @-207, @-120
	SUB @-127, 100
	ADD 210, 30
	ADD #270, <1
	SUB #270, <0
	SUB @925, 10
	SPL 20, <12
	SUB @-127, 100
	SUB #12, @200
	SUB #72, 270
	SLT 121, 0
	ADD #270, <0
	ADD #270, <0
	SUB @121, 100
	DAT #27, #100
	SUB @-127, 100
	SUB #270, <0
	SLT 52, 200
	SLT 52, 200
	SPL 0, <402
	JMP @72, #200
	JMN @12, #200
	JMN @12, #208
