[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Thu Jul 31 05:00:32 2025
[*]
[dumpfile] "/home/feipenghhq/Desktop/GITHUB/SDRAM_controller/sim/cocotb/tests/sim_build/tb_top.fst"
[dumpfile_mtime] "Thu Jul 31 04:59:03 2025"
[dumpfile_size] 121671
[savefile] "/home/feipenghhq/Desktop/GITHUB/SDRAM_controller/sim/cocotb/tests/wave.gtkw"
[timestart] 0
[size] 3370 1243
[pos] -1 -1
*-24.000000 202375001 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] tb_top.
[treeopen] tb_top.dut.
[treeopen] tb_top.dut.u_sdram_controller.
[sst_width] 315
[signals_width] 420
[sst_expanded] 1
[sst_vpaned_height] 715
@28
tb_top.rst_n
tb_top.clk
@200
-
-BUS
@28
tb_top.dut.u_sdram_controller.u_sdram_ctrl.bus_req_read
tb_top.dut.u_sdram_controller.u_sdram_ctrl.bus_req_write
tb_top.dut.u_sdram_controller.u_sdram_ctrl.bus_req_ready
@22
tb_top.dut.u_sdram_controller.u_sdram_ctrl.bus_req_addr[23:0]
@28
tb_top.dut.u_sdram_controller.u_sdram_ctrl.bus_req_byteenable[1:0]
@22
tb_top.dut.u_sdram_controller.u_sdram_ctrl.bus_req_wdata[15:0]
@28
tb_top.dut.u_sdram_controller.u_sdram_ctrl.bus_rsp_valid
@22
tb_top.dut.u_sdram_controller.u_sdram_ctrl.bus_rsp_rdata[15:0]
@200
-
-SDRAM
@28
tb_top.sdram_cke
tb_top.sdram_cs_n
tb_top.sdram_ras_n
tb_top.sdram_cas_n
tb_top.sdram_we_n
(1)tb_top.sdram_addr[11:0]
tb_top.sdram_ba[1:0]
@c00024
tb_top.sdram_addr[11:0]
@28
(0)tb_top.sdram_addr[11:0]
(1)tb_top.sdram_addr[11:0]
(2)tb_top.sdram_addr[11:0]
(3)tb_top.sdram_addr[11:0]
(4)tb_top.sdram_addr[11:0]
(5)tb_top.sdram_addr[11:0]
(6)tb_top.sdram_addr[11:0]
(7)tb_top.sdram_addr[11:0]
(8)tb_top.sdram_addr[11:0]
(9)tb_top.sdram_addr[11:0]
(10)tb_top.sdram_addr[11:0]
(11)tb_top.sdram_addr[11:0]
@1401200
-group_end
@28
tb_top.sdram_dqm[1:0]
@22
tb_top.sdram_dq[15:0]
@200
-
-INTERNAL
@820
tb_top.dut.u_sdram_controller.u_sdram_ctrl.sdram_state_str[95:0]
@200
-
-SDRAM
@28
tb_top.sdram_model.Sys_clk
[pattern_trace] 1
[pattern_trace] 0
