Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Nov 24 17:29:22 2025
| Host         : myDELL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nrf_receiver_system_top_control_sets_placed.rpt
| Design       : nrf_receiver_system_top
| Device       : xc7z020
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      6 |            1 |
|     10 |            2 |
|     12 |            1 |
|     14 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            2 |
| No           | No                    | Yes                    |              32 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              24 |            4 |
| Yes          | No                    | Yes                    |              86 |           18 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | ctrl_inst/nrf_ce_i_1_n_0        | reset_btn_IBUF   |                1 |              2 |
|  clk_IBUF_BUFG | ctrl_inst/nrf_csn               | reset_btn_IBUF   |                1 |              2 |
|  clk_IBUF_BUFG | spi_inst/sck_i_1_n_0            | reset_btn_IBUF   |                1 |              2 |
|  clk_IBUF_BUFG | ctrl_inst/leds_out[3]_i_1_n_0   | reset_btn_IBUF   |                1 |              6 |
|  clk_IBUF_BUFG | ctrl_inst/val_to_write__0       |                  |                2 |             10 |
|  clk_IBUF_BUFG | ctrl_inst/state[4]_i_1_n_0      | reset_btn_IBUF   |                3 |             10 |
|  clk_IBUF_BUFG |                                 |                  |                2 |             12 |
|  clk_IBUF_BUFG | ctrl_inst/g0_b0__1__0_n_0       |                  |                2 |             14 |
|  clk_IBUF_BUFG | spi_inst/mosi0_out              | reset_btn_IBUF   |                6 |             24 |
|  clk_IBUF_BUFG |                                 | reset_btn_IBUF   |                5 |             32 |
|  clk_IBUF_BUFG | ctrl_inst/delay_cnt[19]_i_1_n_0 | reset_btn_IBUF   |                5 |             40 |
+----------------+---------------------------------+------------------+------------------+----------------+


