{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551418065926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551418065934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 01 00:27:45 2019 " "Processing started: Fri Mar 01 00:27:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551418065934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551418065934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top -c Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551418065934 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551418066394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551418066395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top-ServoMotor " "Found design unit 1: Top-ServoMotor" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551418078726 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551418078726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551418078726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/synchronizer8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/synchronizer8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer8bit-beh " "Found design unit 1: synchronizer8bit-beh" {  } { { "Components/synchronizer8bit.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/synchronizer8bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551418078743 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer8bit " "Found entity 1: synchronizer8bit" {  } { { "Components/synchronizer8bit.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/synchronizer8bit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551418078743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551418078743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/synchronizer4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/synchronizer4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer4bit-beh " "Found design unit 1: synchronizer4bit-beh" {  } { { "Components/synchronizer4bit.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/synchronizer4bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551418078758 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer4bit " "Found entity 1: synchronizer4bit" {  } { { "Components/synchronizer4bit.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/synchronizer4bit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551418078758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551418078758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/rising_edge_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/rising_edge_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_synchronizer-beh " "Found design unit 1: rising_edge_synchronizer-beh" {  } { { "Components/rising_edge_synchronizer.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/rising_edge_synchronizer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551418078773 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_synchronizer " "Found entity 1: rising_edge_synchronizer" {  } { { "Components/rising_edge_synchronizer.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/rising_edge_synchronizer.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551418078773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551418078773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-beh " "Found design unit 1: memory-beh" {  } { { "Components/memory.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/memory.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551418078792 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Components/memory.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551418078792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551418078792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/generic_counter_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/generic_counter_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_counter_Time-beh " "Found design unit 1: generic_counter_Time-beh" {  } { { "Components/generic_counter_Time.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/generic_counter_Time.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551418078812 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_counter_Time " "Found entity 1: generic_counter_Time" {  } { { "Components/generic_counter_Time.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/generic_counter_Time.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551418078812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551418078812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/generic_counter_angle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/generic_counter_angle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_counter_Angle-beh " "Found design unit 1: generic_counter_Angle-beh" {  } { { "Components/generic_counter_Angle.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/generic_counter_Angle.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551418078825 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_counter_Angle " "Found entity 1: generic_counter_Angle" {  } { { "Components/generic_counter_Angle.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/generic_counter_Angle.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551418078825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551418078825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/fsm_servo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/fsm_servo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Servo-beh " "Found design unit 1: FSM_Servo-beh" {  } { { "Components/FSM_Servo.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Servo.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551418078839 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Servo " "Found entity 1: FSM_Servo" {  } { { "Components/FSM_Servo.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Servo.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551418078839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551418078839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/fsm_angle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/fsm_angle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Angle-beh " "Found design unit 1: FSM_Angle-beh" {  } { { "Components/FSM_Angle.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Angle.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551418078853 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Angle " "Found entity 1: FSM_Angle" {  } { { "Components/FSM_Angle.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Angle.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551418078853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551418078853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/double_dabble.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/double_dabble.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_dabble-Behavioral " "Found design unit 1: double_dabble-Behavioral" {  } { { "Components/double_dabble.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/double_dabble.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551418078867 ""} { "Info" "ISGN_ENTITY_NAME" "1 double_dabble " "Found entity 1: double_dabble" {  } { { "Components/double_dabble.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/double_dabble.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551418078867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551418078867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/components_include.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components/components_include.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components_include " "Found design unit 1: components_include" {  } { { "Components/components_include.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/components_include.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551418078879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551418078879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-arc " "Found design unit 1: BCD-arc" {  } { { "Components/BCD.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/BCD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551418078893 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "Components/BCD.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/BCD.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551418078893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551418078893 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551418078961 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 Top.vhd(30) " "VHDL Signal Declaration warning at Top.vhd(30): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551418078967 "|Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Min_raw Top.vhd(53) " "VHDL Signal Declaration warning at Top.vhd(53): used implicit default value for signal \"Min_raw\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551418078967 "|Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Max_raw Top.vhd(54) " "VHDL Signal Declaration warning at Top.vhd(54): used implicit default value for signal \"Max_raw\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551418078967 "|Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "minverified Top.vhd(90) " "VHDL Signal Declaration warning at Top.vhd(90): used implicit default value for signal \"minverified\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 90 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551418078967 "|Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "maxverified Top.vhd(91) " "VHDL Signal Declaration warning at Top.vhd(91): used implicit default value for signal \"maxverified\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551418078967 "|Top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Stored_Data Top.vhd(104) " "VHDL Process Statement warning at Top.vhd(104): inferring latch(es) for signal or variable \"Stored_Data\", which holds its previous value in one or more paths through the process" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1551418078968 "|Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stored_Data\[0\] Top.vhd(104) " "Inferred latch for \"Stored_Data\[0\]\" at Top.vhd(104)" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551418078968 "|Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stored_Data\[1\] Top.vhd(104) " "Inferred latch for \"Stored_Data\[1\]\" at Top.vhd(104)" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551418078968 "|Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stored_Data\[2\] Top.vhd(104) " "Inferred latch for \"Stored_Data\[2\]\" at Top.vhd(104)" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551418078968 "|Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stored_Data\[3\] Top.vhd(104) " "Inferred latch for \"Stored_Data\[3\]\" at Top.vhd(104)" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551418078968 "|Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stored_Data\[4\] Top.vhd(104) " "Inferred latch for \"Stored_Data\[4\]\" at Top.vhd(104)" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551418078968 "|Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stored_Data\[5\] Top.vhd(104) " "Inferred latch for \"Stored_Data\[5\]\" at Top.vhd(104)" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551418078968 "|Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stored_Data\[6\] Top.vhd(104) " "Inferred latch for \"Stored_Data\[6\]\" at Top.vhd(104)" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551418078968 "|Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stored_Data\[7\] Top.vhd(104) " "Inferred latch for \"Stored_Data\[7\]\" at Top.vhd(104)" {  } { { "Components/Top.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551418078968 "|Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:Memory_for_display " "Elaborating entity \"memory\" for hierarchy \"memory:Memory_for_display\"" {  } { { "Components/Top.vhd" "Memory_for_display" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551418078971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer8bit synchronizer8bit:A_Synchonizer " "Elaborating entity \"synchronizer8bit\" for hierarchy \"synchronizer8bit:A_Synchonizer\"" {  } { { "Components/Top.vhd" "A_Synchonizer" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551418078978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Servo FSM_Servo:The_State_MachineF " "Elaborating entity \"FSM_Servo\" for hierarchy \"FSM_Servo:The_State_MachineF\"" {  } { { "Components/Top.vhd" "The_State_MachineF" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551418078985 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Interrupt_right FSM_Servo.vhd(35) " "VHDL Signal Declaration warning at FSM_Servo.vhd(35): used explicit default value for signal \"Interrupt_right\" because signal was never assigned a value" {  } { { "Components/FSM_Servo.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Servo.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1551418078988 "|Top|FSM_Servo:The_State_MachineF"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Interrupt_left FSM_Servo.vhd(36) " "VHDL Signal Declaration warning at FSM_Servo.vhd(36): used explicit default value for signal \"Interrupt_left\" because signal was never assigned a value" {  } { { "Components/FSM_Servo.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Servo.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1551418078988 "|Top|FSM_Servo:The_State_MachineF"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Sweep_Right FSM_Servo.vhd(37) " "VHDL Signal Declaration warning at FSM_Servo.vhd(37): used explicit default value for signal \"Sweep_Right\" because signal was never assigned a value" {  } { { "Components/FSM_Servo.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Servo.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1551418078988 "|Top|FSM_Servo:The_State_MachineF"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Sweep_Left FSM_Servo.vhd(38) " "VHDL Signal Declaration warning at FSM_Servo.vhd(38): used explicit default value for signal \"Sweep_Left\" because signal was never assigned a value" {  } { { "Components/FSM_Servo.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Servo.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1551418078988 "|Top|FSM_Servo:The_State_MachineF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Angle FSM_Angle:The_State_MachineA " "Elaborating entity \"FSM_Angle\" for hierarchy \"FSM_Angle:The_State_MachineA\"" {  } { { "Components/Top.vhd" "The_State_MachineA" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551418078991 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Input_Min FSM_Angle.vhd(34) " "VHDL Signal Declaration warning at FSM_Angle.vhd(34): used explicit default value for signal \"Input_Min\" because signal was never assigned a value" {  } { { "Components/FSM_Angle.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Angle.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1551418078993 "|Top|FSM_Angle:The_State_MachineA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Verify_min FSM_Angle.vhd(35) " "VHDL Signal Declaration warning at FSM_Angle.vhd(35): used explicit default value for signal \"Verify_min\" because signal was never assigned a value" {  } { { "Components/FSM_Angle.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Angle.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1551418078993 "|Top|FSM_Angle:The_State_MachineA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Input_Max FSM_Angle.vhd(36) " "VHDL Signal Declaration warning at FSM_Angle.vhd(36): used explicit default value for signal \"Input_Max\" because signal was never assigned a value" {  } { { "Components/FSM_Angle.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Angle.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1551418078993 "|Top|FSM_Angle:The_State_MachineA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Verify_max FSM_Angle.vhd(37) " "VHDL Signal Declaration warning at FSM_Angle.vhd(37): used explicit default value for signal \"Verify_max\" because signal was never assigned a value" {  } { { "Components/FSM_Angle.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Angle.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1551418078993 "|Top|FSM_Angle:The_State_MachineA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Start_Servo FSM_Angle.vhd(77) " "VHDL Process Statement warning at FSM_Angle.vhd(77): inferring latch(es) for signal or variable \"Start_Servo\", which holds its previous value in one or more paths through the process" {  } { { "Components/FSM_Angle.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Angle.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1551418078994 "|Top|FSM_Angle:The_State_MachineA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Start_Servo FSM_Angle.vhd(77) " "Inferred latch for \"Start_Servo\" at FSM_Angle.vhd(77)" {  } { { "Components/FSM_Angle.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Angle.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551418078995 "|Top|FSM_Angle:The_State_MachineA"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Start_Servo FSM_Angle.vhd(148) " "Can't resolve multiple constant drivers for net \"Start_Servo\" at FSM_Angle.vhd(148)" {  } { { "Components/FSM_Angle.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Angle.vhd" 148 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551418078995 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "FSM_Angle.vhd(77) " "Constant driver at FSM_Angle.vhd(77)" {  } { { "Components/FSM_Angle.vhd" "" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/FSM_Angle.vhd" 77 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551418078995 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "FSM_Angle:The_State_MachineA " "Can't elaborate user hierarchy \"FSM_Angle:The_State_MachineA\"" {  } { { "Components/Top.vhd" "The_State_MachineA" { Text "Z:/Documents/ESD1/EmbededSystemsDesign/HW/Components/Top.vhd" 205 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551418078995 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551418079159 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 01 00:27:59 2019 " "Processing ended: Fri Mar 01 00:27:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551418079159 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551418079159 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551418079159 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551418079159 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 16 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 16 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551418079863 ""}
