

================================================================
== Vitis HLS Report for 'MLP_Pipeline_VITIS_LOOP_98_4'
================================================================
* Date:           Tue Jan 21 17:55:58 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        mlp_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.846 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|   11|   11|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_98_4  |       10|       10|         2|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     42|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       8|     87|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln98_fu_123_p2         |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |e_last_fu_134_p2           |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln98_fu_117_p2        |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  42|          15|          13|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |OUTPUT_STREAM_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1       |   9|          2|    4|          8|
    |j_fu_62                    |   9|          2|    4|          8|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         10|   11|         22|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |e_last_reg_165           |  1|   0|    1|          0|
    |j_fu_62                  |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  MLP_Pipeline_VITIS_LOOP_98_4|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  MLP_Pipeline_VITIS_LOOP_98_4|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  MLP_Pipeline_VITIS_LOOP_98_4|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  MLP_Pipeline_VITIS_LOOP_98_4|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  MLP_Pipeline_VITIS_LOOP_98_4|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  MLP_Pipeline_VITIS_LOOP_98_4|  return value|
|OUTPUT_STREAM_TREADY    |   in|    1|        axis|        OUTPUT_STREAM_V_data_V|       pointer|
|OUTPUT_STREAM_TDATA     |  out|   32|        axis|        OUTPUT_STREAM_V_data_V|       pointer|
|l_out_outputs_address0  |  out|    4|   ap_memory|                 l_out_outputs|         array|
|l_out_outputs_ce0       |  out|    1|   ap_memory|                 l_out_outputs|         array|
|l_out_outputs_q0        |   in|   32|   ap_memory|                 l_out_outputs|         array|
|OUTPUT_STREAM_TVALID    |  out|    1|        axis|        OUTPUT_STREAM_V_dest_V|       pointer|
|OUTPUT_STREAM_TDEST     |  out|    5|        axis|        OUTPUT_STREAM_V_dest_V|       pointer|
|OUTPUT_STREAM_TKEEP     |  out|    4|        axis|        OUTPUT_STREAM_V_keep_V|       pointer|
|OUTPUT_STREAM_TSTRB     |  out|    4|        axis|        OUTPUT_STREAM_V_strb_V|       pointer|
|OUTPUT_STREAM_TUSER     |  out|    4|        axis|        OUTPUT_STREAM_V_user_V|       pointer|
|OUTPUT_STREAM_TLAST     |  out|    1|        axis|        OUTPUT_STREAM_V_last_V|       pointer|
|OUTPUT_STREAM_TID       |  out|    5|        axis|          OUTPUT_STREAM_V_id_V|       pointer|
+------------------------+-----+-----+------------+------------------------------+--------------+

