
---------- Begin Simulation Statistics ----------
final_tick                                13674555000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    388                       # Simulator instruction rate (inst/s)
host_mem_usage                                7681188                       # Number of bytes of host memory used
host_op_rate                                      398                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18013.28                       # Real time elapsed on the host
host_tick_rate                                 574805                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6997971                       # Number of instructions simulated
sim_ops                                       7172386                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010354                       # Number of seconds simulated
sim_ticks                                 10354117500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.711020                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  209978                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               217119                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                387                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3822                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            219638                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2668                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3295                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              627                       # Number of indirect misses.
system.cpu.branchPred.lookups                  247344                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10302                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          661                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1459477                       # Number of instructions committed
system.cpu.committedOps                       1484826                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.212443                       # CPI: cycles per instruction
system.cpu.discardedOps                          8361                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             801418                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             72509                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           393450                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1527026                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311290                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      308                       # number of quiesce instructions executed
system.cpu.numCycles                          4688486                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       308                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1006399     67.78%     67.78% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1302      0.09%     67.87% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::MemRead                  73093      4.92%     72.79% # Class of committed instruction
system.cpu.op_class_0::MemWrite                404032     27.21%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1484826                       # Class of committed instruction
system.cpu.quiesceCycles                     11878102                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3161460                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          465                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2995                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        363505                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              128600                       # Transaction distribution
system.membus.trans_dist::ReadResp             131640                       # Transaction distribution
system.membus.trans_dist::WriteReq              53441                       # Transaction distribution
system.membus.trans_dist::WriteResp             53441                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          249                       # Transaction distribution
system.membus.trans_dist::WriteClean               41                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2699                       # Transaction distribution
system.membus.trans_dist::ReadExReq               100                       # Transaction distribution
system.membus.trans_dist::ReadExResp              100                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2817                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           223                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       178706                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        178706                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       358369                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       365089                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       357412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       357412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 730763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       180288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       180288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        37952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7177                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        49017                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11436924                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11436924                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11666229                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            542668                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000868                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029448                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  542197     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                     471      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              542668                       # Request fanout histogram
system.membus.reqLayer6.occupancy           882853888                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6811875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8110390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1303500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5500655                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          759243830                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           14429250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6329463                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1582366                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7911828                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1582366                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6329463                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7911828                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7911828                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7911828                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     15823657                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       271005                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       271005                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       688130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       696322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       767290                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3718                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7177                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11010052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11141124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     12197765                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1323389625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1088108349                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    609693000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      6329463                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4747097                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6329463                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     17406022                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6329463                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4747097                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11076560                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      6329463                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11076560                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     11076560                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     28482582                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4747097                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11076560                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       15823657                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4747097                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1632201                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6379298                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4747097                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     15823657                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1632201                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      22202955                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       128274                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       128274                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        50432                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        50432                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       339970                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       357412                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10878980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11436924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       210337                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       210337    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       210337                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    475821375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    691791000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1157194517                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     25317851                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     12658925                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1195171293                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     31647313                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     31683241                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     63330554                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1188841830                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     57001092                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     12658925                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1258501847                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15138820                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2883584                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18153476                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8126468                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     16646148                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3784705                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        90112                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3878913                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       253953                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2383873                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      6329463                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1462106259                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    278496357                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6329463                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1753261541                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    822830145                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    784853755                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1607683900                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      6329463                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2284936403                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1063350112                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6329463                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3360945440                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       180288                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       181568                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       180288                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       180288                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2817                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2837                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     17412203                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       123622                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       17535826                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     17412203                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     17412203                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     17412203                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       123622                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      17535826                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7995396                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8228668                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        18560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2883584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3246208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       124929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              128577                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          290                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        45056                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50722                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     19024316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    772194830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1632201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1872878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             794724224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1792524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     25317851                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    278496357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6329463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1582366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            313518559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1792524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     44342166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1050691186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6329463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1582366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1632201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1872878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1108242784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    169823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003254134250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           93                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           93                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              232513                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              53791                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      128577                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50722                       # Number of write requests accepted
system.mem_ctrls.readBursts                    128577                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50722                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    164                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3192                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4150387160                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  642065000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7521228410                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32320.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58570.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        70                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   119714                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47124                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                128575                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50722                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  112631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    140                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    931.332575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   840.668093                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.090288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          371      3.01%      3.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          385      3.13%      6.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          153      1.24%      7.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          188      1.53%      8.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          191      1.55%     10.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          178      1.45%     11.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          135      1.10%     13.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          265      2.15%     15.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10444     84.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12310                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           93                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1380.924731                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1778.681413                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            43     46.24%     46.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.08%     47.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18     19.35%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      1.08%     67.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      1.08%     68.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            5      5.38%     74.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      8.60%     82.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8      8.60%     91.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      1.08%     92.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      1.08%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      6.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            93                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           93                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     545.548387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    211.481276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    484.607630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             27     29.03%     29.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4      4.30%     33.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      6.45%     39.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      4.30%     44.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      1.08%     45.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      3.23%     48.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      2.15%     50.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      3.23%     53.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           43     46.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            93                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8218432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3247104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8228668                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3246208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       313.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    794.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    313.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10354042750                       # Total gap between requests
system.mem_ctrls.avgGap                      57747.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7985028                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        20416                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2883584                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 19020838.811226550490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 771193488.967070460320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1632200.909444962395                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1866696.992766404524                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1971775.962557890685                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 25317850.603878121823                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 278496356.642659306526                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6329462.650969530456                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1489648.924691071035                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       124929                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          303                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          290                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        45056                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    175529425                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7306645855                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     25020785                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     14032345                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20057676125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  35777800625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 129400392375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3935732250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     63908625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56990.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58486.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     94418.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46311.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  69164400.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   8734814.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2871990.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3843488.53                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    249643.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7495042910                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    560070000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2300104090                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 616                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           308                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     24103699.269481                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    142462409.573295                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          308    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       168500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545314750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             308                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6250615625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7423939375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       705355                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           705355                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       705355                       # number of overall hits
system.cpu.icache.overall_hits::total          705355                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2817                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2817                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2817                       # number of overall misses
system.cpu.icache.overall_misses::total          2817                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    122863125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    122863125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    122863125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    122863125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       708172                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       708172                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       708172                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       708172                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003978                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003978                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003978                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003978                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43614.882854                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43614.882854                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43614.882854                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43614.882854                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2817                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2817                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2817                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2817                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    118526250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    118526250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    118526250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    118526250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003978                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003978                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003978                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003978                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42075.346113                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42075.346113                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42075.346113                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42075.346113                       # average overall mshr miss latency
system.cpu.icache.replacements                   2628                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       705355                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          705355                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2817                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2817                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    122863125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    122863125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       708172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       708172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003978                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003978                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43614.882854                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43614.882854                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2817                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2817                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    118526250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    118526250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003978                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003978                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42075.346113                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42075.346113                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           387.159686                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1096296                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2628                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            417.159817                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   387.159686                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.756171                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.756171                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          344                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1419161                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1419161                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       116392                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           116392                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       116392                       # number of overall hits
system.cpu.dcache.overall_hits::total          116392                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          412                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            412                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          412                       # number of overall misses
system.cpu.dcache.overall_misses::total           412                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     32257250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     32257250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     32257250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     32257250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       116804                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       116804                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       116804                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       116804                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003527                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003527                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003527                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003527                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78294.296117                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78294.296117                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78294.296117                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78294.296117                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          249                       # number of writebacks
system.cpu.dcache.writebacks::total               249                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           89                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           89                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           89                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           89                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          323                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          323                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          323                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          323                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3335                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3335                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     24758250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24758250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     24758250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24758250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7104000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7104000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002765                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002765                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002765                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002765                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76650.928793                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76650.928793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76650.928793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76650.928793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2130.134933                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2130.134933                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    320                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        73331                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           73331                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          231                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           231                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16759500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16759500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        73562                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        73562                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003140                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003140                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72551.948052                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72551.948052                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          223                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          223                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          326                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          326                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15847375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15847375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7104000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7104000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003031                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003031                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71064.461883                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71064.461883                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21791.411043                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21791.411043                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        43061                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          43061                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          181                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          181                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     15497750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15497750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        43242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        43242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004186                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004186                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85622.928177                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85622.928177                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           81                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           81                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3009                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3009                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8910875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8910875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002313                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002313                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 89108.750000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89108.750000                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       178706                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       178706                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1867327875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1867327875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10449.161612                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10449.161612                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        30133                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        30133                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       148573                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       148573                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1800009013                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1800009013                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12115.317137                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12115.317137                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           489.944275                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6366                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               361                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.634349                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   489.944275                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.956922                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.956922                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          213                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          246                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1897187                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1897187                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13674555000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                13674643125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    388                       # Simulator instruction rate (inst/s)
host_mem_usage                                7681188                       # Number of bytes of host memory used
host_op_rate                                      398                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18013.38                       # Real time elapsed on the host
host_tick_rate                                 574806                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6997980                       # Number of instructions simulated
sim_ops                                       7172401                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010354                       # Number of seconds simulated
sim_ticks                                 10354205625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.710160                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  209980                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               217123                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                388                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3824                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            219638                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2668                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3295                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              627                       # Number of indirect misses.
system.cpu.branchPred.lookups                  247350                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10304                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          661                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1459486                       # Number of instructions committed
system.cpu.committedOps                       1484841                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.212519                       # CPI: cycles per instruction
system.cpu.discardedOps                          8368                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             801435                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             72509                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           393451                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1527123                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311282                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      308                       # number of quiesce instructions executed
system.cpu.numCycles                          4688627                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       308                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1006407     67.78%     67.78% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1302      0.09%     67.87% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.87% # Class of committed instruction
system.cpu.op_class_0::MemRead                  73099      4.92%     72.79% # Class of committed instruction
system.cpu.op_class_0::MemWrite                404032     27.21%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1484841                       # Class of committed instruction
system.cpu.quiesceCycles                     11878102                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3161504                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          465                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2996                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        363507                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              128600                       # Transaction distribution
system.membus.trans_dist::ReadResp             131641                       # Transaction distribution
system.membus.trans_dist::WriteReq              53441                       # Transaction distribution
system.membus.trans_dist::WriteResp             53441                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          250                       # Transaction distribution
system.membus.trans_dist::WriteClean               41                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2699                       # Transaction distribution
system.membus.trans_dist::ReadExReq               100                       # Transaction distribution
system.membus.trans_dist::ReadExResp              100                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2817                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           224                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       178706                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        178706                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       358372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       365092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       357412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       357412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 730766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       180288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       180288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        38080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7177                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        49145                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11436924                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11436924                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11666357                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            542669                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000868                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029448                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  542198     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                     471      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              542669                       # Request fanout histogram
system.membus.reqLayer6.occupancy           882861263                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6811875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8110390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1303500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5506405                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          759243830                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           14429250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6329409                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1582352                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7911761                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1582352                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6329409                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7911761                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7911761                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7911761                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     15823522                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       271005                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       271005                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       688130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       696322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       767290                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3718                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7177                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11010052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11141124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     12197765                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1323389625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1088108349                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    609693000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      6329409                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4747057                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6329409                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     17405874                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6329409                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4747057                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11076465                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      6329409                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11076465                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     11076465                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     28482340                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4747057                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11076465                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       15823522                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4747057                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1632187                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6379244                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4747057                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     15823522                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1632187                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      22202766                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       128274                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       128274                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        50432                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        50432                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       339970                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       357412                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10878980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11436924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       210337                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       210337    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       210337                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    475821375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    691791000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1157184668                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     25317635                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     12658818                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1195161121                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     31647044                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     31682971                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     63330015                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1188831712                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     57000606                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     12658818                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1258491136                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15138820                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2883584                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18153476                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8126468                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     16646148                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3784705                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        90112                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3878913                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       253953                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2383873                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      6329409                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1462093815                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    278493986                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6329409                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1753246619                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    822823141                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    784847075                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1607670217                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      6329409                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2284916956                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1063341061                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6329409                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3360916835                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       180288                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       181568                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       180288                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       180288                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2817                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2837                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     17412055                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       123621                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       17535676                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     17412055                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     17412055                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     17412055                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       123621                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      17535676                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7995396                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8228732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        18624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2883584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3246272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       124929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              128578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          291                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        45056                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50723                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     19024154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    772188258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1632187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1879043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             794723642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1798689                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     25317635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    278493986                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6329409                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1582352                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            313522072                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1798689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     44341789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1050682244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6329409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1582352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1632187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1879043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1108245713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    169823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003254134250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           93                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           93                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              232516                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              53791                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      128578                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50723                       # Number of write requests accepted
system.mem_ctrls.readBursts                    128578                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50723                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    164                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3192                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4150387160                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  642070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7521254660                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32320.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58570.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        70                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   119715                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47124                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                128576                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50723                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  112631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    140                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    931.332575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   840.668093                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.090288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          371      3.01%      3.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          385      3.13%      6.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          153      1.24%      7.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          188      1.53%      8.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          191      1.55%     10.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          178      1.45%     11.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          135      1.10%     13.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          265      2.15%     15.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10444     84.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12310                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           93                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1380.924731                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1778.681413                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            43     46.24%     46.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.08%     47.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18     19.35%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      1.08%     67.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      1.08%     68.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            5      5.38%     74.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      8.60%     82.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8      8.60%     91.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      1.08%     92.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      1.08%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      6.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            93                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           93                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     545.548387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    211.481276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    484.607630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             27     29.03%     29.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4      4.30%     33.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      6.45%     39.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      4.30%     44.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      1.08%     45.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      3.23%     48.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      2.15%     50.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      3.23%     53.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           43     46.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            93                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8218496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3247104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8228732                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3246272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       313.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    794.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    313.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10354301250                       # Total gap between requests
system.mem_ctrls.avgGap                      57748.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7985028                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        20416                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2883584                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 19020676.924213584512                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 771186925.312775969505                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1632187.017726915190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1872862.168506528949                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1971759.180704893544                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 25317635.122781328857                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 278493986.350594639778                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6329408.780695332214                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1489636.246237866348                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       124929                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          291                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        45056                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    175529425                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7306645855                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     25020785                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     14058595                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20057676125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  35777800625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 129400392375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3935732250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     63908625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56990.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58486.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     94418.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46245.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  68926722.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   8734814.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2871990.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3843488.53                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    249643.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7495042910                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    560070000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2300192215                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 616                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           308                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     24103699.269481                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    142462409.573295                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          308    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       168500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545314750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             308                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6250703750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7423939375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       705367                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           705367                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       705367                       # number of overall hits
system.cpu.icache.overall_hits::total          705367                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2817                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2817                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2817                       # number of overall misses
system.cpu.icache.overall_misses::total          2817                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    122863125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    122863125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    122863125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    122863125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       708184                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       708184                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       708184                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       708184                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003978                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003978                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003978                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003978                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43614.882854                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43614.882854                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43614.882854                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43614.882854                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2817                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2817                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2817                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2817                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    118526250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    118526250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    118526250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    118526250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003978                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003978                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003978                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003978                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42075.346113                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42075.346113                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42075.346113                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42075.346113                       # average overall mshr miss latency
system.cpu.icache.replacements                   2628                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       705367                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          705367                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2817                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2817                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    122863125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    122863125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       708184                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       708184                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003978                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003978                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43614.882854                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43614.882854                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2817                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2817                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    118526250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    118526250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003978                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003978                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42075.346113                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42075.346113                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           387.159745                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2155496                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3022                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            713.268034                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   387.159745                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.756171                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.756171                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          344                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1419185                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1419185                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       116397                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           116397                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       116397                       # number of overall hits
system.cpu.dcache.overall_hits::total          116397                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          413                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            413                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          413                       # number of overall misses
system.cpu.dcache.overall_misses::total           413                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     32317875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     32317875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     32317875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     32317875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       116810                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       116810                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       116810                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       116810                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003536                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003536                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003536                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003536                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78251.513317                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78251.513317                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78251.513317                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78251.513317                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          250                       # number of writebacks
system.cpu.dcache.writebacks::total               250                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           89                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           89                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           89                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           89                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          324                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          324                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3335                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3335                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     24817375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24817375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     24817375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24817375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7104000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7104000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002774                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002774                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002774                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002774                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76596.836420                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76596.836420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76596.836420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76596.836420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2130.134933                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2130.134933                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    321                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        73336                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           73336                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          232                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           232                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16820125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16820125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        73568                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        73568                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003154                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003154                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72500.538793                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72500.538793                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          224                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          224                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          326                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          326                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15906500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15906500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7104000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7104000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003045                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003045                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71011.160714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71011.160714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21791.411043                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21791.411043                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        43061                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          43061                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          181                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          181                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     15497750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15497750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        43242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        43242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004186                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004186                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85622.928177                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85622.928177                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           81                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           81                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3009                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3009                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8910875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8910875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002313                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002313                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 89108.750000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89108.750000                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       178706                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       178706                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1867327875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1867327875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10449.161612                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10449.161612                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        30133                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        30133                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       148573                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       148573                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1800009013                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1800009013                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12115.317137                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12115.317137                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           489.944139                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              121212                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               836                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            144.990431                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   489.944139                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.956922                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.956922                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          246                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1897212                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1897212                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13674643125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
