sch2hdl -intstyle ise -family spartan6 -verilog test_drc.vf -w {/home/ise/ism_projects/xi share/KRSSG FPGA CODES/cordic_test/test.sch} 
