
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.955054                       # Number of seconds simulated
sim_ticks                                1955053914500                       # Number of ticks simulated
final_tick                               1955053914500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 207261                       # Simulator instruction rate (inst/s)
host_op_rate                                   363252                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              810413464                       # Simulator tick rate (ticks/s)
host_mem_usage                                 823992                       # Number of bytes of host memory used
host_seconds                                  2412.42                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313783                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           36480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       336758176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336794656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        36480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     41770432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41770432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         10523693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10524833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1305326                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1305326                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              18659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          172250071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             172268731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         18659                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            18659                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        21365361                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             21365361                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        21365361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             18659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         172250071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            193634091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    10524833                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1305326                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10524833                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1305326                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              672469312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1120000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                75867008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336794656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41770432                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  17500                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                119877                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      9185760                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            670272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            648712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            651394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            691265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            645662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            643016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            667829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            639730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            645387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            644350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           648091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           655078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           664760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           668368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           659361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           664058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             88929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             74600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             69648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             77100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             69254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             70116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             68770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            69477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            73304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74852                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1955053631500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10524833                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1305326                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10507331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  71395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  71765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  71749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  71759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  71752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  71757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  71752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  71756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  71905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  71756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  71908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  71825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  71776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  71772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  71745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  71744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6049490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.702382                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.160709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   120.093762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2243722     37.09%     37.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3574737     59.09%     96.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        87020      1.44%     97.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        26401      0.44%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15423      0.25%     98.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11239      0.19%     98.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10897      0.18%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8508      0.14%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        71543      1.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6049490                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        71744                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     146.455327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     77.001432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    222.191799                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         59660     83.16%     83.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         6426      8.96%     92.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         4952      6.90%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          273      0.38%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          141      0.20%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           95      0.13%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           51      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           41      0.06%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           23      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           25      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           19      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           12      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         71744                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        71744                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.522943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.500690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.873741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            52478     73.15%     73.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1194      1.66%     74.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17895     24.94%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              175      0.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         71744                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 162941409250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            359953903000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                52536665000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15507.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34257.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       343.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        38.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    172.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5144406                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  498859                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                42.08                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     165260.13                       # Average gap between requests
system.mem_ctrls.pageHitRate                    48.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              22917769560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12504735375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             41011464000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3913051680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         127694330400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1056665677095                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         246130138500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1510837166610                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            772.787066                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 403030950750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   65283400000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1486735421750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22816374840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12449410875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             40945733400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3768482880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         127694330400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1050229940760                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         251775521250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1509679794405                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            772.195075                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 412088004000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   65283400000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1477678368500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3910107829                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313783                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966680                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966680                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046958                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076418                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654667                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763599                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3910107829                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420254     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313783                       # Class of executed instruction
system.cpu.dcache.tags.replacements          17406519                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.488590                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           276403283                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          17408567                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.877429                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1434060500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.488590                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999750                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999750                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          740                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1088                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          211                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         311220417                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        311220417                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    205050006                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       205050006                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71353277                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71353277                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     276403283                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        276403283                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    276403283                       # number of overall hits
system.cpu.dcache.overall_hits::total       276403283                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     16283284                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      16283284                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1125283                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1125283                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     17408567                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       17408567                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     17408567                       # number of overall misses
system.cpu.dcache.overall_misses::total      17408567                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 956029131000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 956029131000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  45244682500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  45244682500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1001273813500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1001273813500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1001273813500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1001273813500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478560                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478560                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293811850                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293811850                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293811850                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293811850                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.073569                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.073569                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.015526                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015526                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.059251                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.059251                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.059251                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.059251                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58712.304655                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58712.304655                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 40207.381165                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40207.381165                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 57516.153598                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57516.153598                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 57516.153598                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57516.153598                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      4316222                       # number of writebacks
system.cpu.dcache.writebacks::total           4316222                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     16283284                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     16283284                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1125283                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1125283                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     17408567                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     17408567                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     17408567                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     17408567                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 939745847000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 939745847000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  44119399500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  44119399500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 983865246500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 983865246500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 983865246500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 983865246500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.073569                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.073569                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.015526                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015526                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.059251                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059251                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.059251                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059251                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57712.304655                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57712.304655                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 39207.381165                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39207.381165                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 56516.153598                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56516.153598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 56516.153598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56516.153598                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               173                       # number of replacements
system.cpu.icache.tags.tagsinuse           937.552481                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677316803                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1143                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          592578.130359                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   937.552481                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.915579                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.915579                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          970                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          970                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5418544711                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5418544711                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677316803                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677316803                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677316803                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677316803                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677316803                       # number of overall hits
system.cpu.icache.overall_hits::total       677316803                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1143                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1143                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1143                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1143                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1143                       # number of overall misses
system.cpu.icache.overall_misses::total          1143                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     90624500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     90624500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     90624500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     90624500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     90624500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     90624500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 79286.526684                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79286.526684                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 79286.526684                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79286.526684                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 79286.526684                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79286.526684                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks          173                       # number of writebacks
system.cpu.icache.writebacks::total               173                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1143                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1143                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1143                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1143                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1143                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1143                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     89481500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     89481500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     89481500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     89481500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     89481500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     89481500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78286.526684                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78286.526684                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78286.526684                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78286.526684                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78286.526684                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78286.526684                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  10623092                       # number of replacements
system.l2.tags.tagsinuse                 32268.662999                       # Cycle average of tags in use
system.l2.tags.total_refs                    22433084                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10655736                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.105259                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              352582288000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6100.728129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          2.983092                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      26164.951778                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.186179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.798491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984761                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32644                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          617                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4582                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18743                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8702                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996216                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46597421                       # Number of tag accesses
system.l2.tags.data_accesses                 46597421                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      4316222                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4316222                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          173                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              173                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             671513                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                671513                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        6213361                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6213361                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               6884874                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6884877                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    3                       # number of overall hits
system.l2.overall_hits::cpu.data              6884874                       # number of overall hits
system.l2.overall_hits::total                 6884877                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           453770                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              453770                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1140                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1140                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data     10069923                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10069923                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1140                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            10523693                       # number of demand (read+write) misses
system.l2.demand_misses::total               10524833                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1140                       # number of overall misses
system.l2.overall_misses::cpu.data           10523693                       # number of overall misses
system.l2.overall_misses::total              10524833                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  35380588500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   35380588500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     87735500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     87735500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 850080573500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 850080573500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      87735500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  885461162000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     885548897500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     87735500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 885461162000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    885548897500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4316222                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4316222                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          173                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          173                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1125283                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1125283                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1143                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1143                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     16283284                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16283284                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1143                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          17408567                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             17409710                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1143                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         17408567                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            17409710                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.403250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.403250                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.997375                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997375                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.618421                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.618421                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.997375                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.604512                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.604538                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.997375                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.604512                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.604538                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 77970.312052                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77970.312052                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 76960.964912                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76960.964912                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 84417.782887                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84417.782887                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76960.964912                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 84139.775077                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84138.997502                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76960.964912                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 84139.775077                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84138.997502                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1305326                       # number of writebacks
system.l2.writebacks::total                   1305326                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       600496                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        600496                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       453770                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         453770                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1140                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1140                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data     10069923                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10069923                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       10523693                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10524833                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      10523693                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10524833                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  30842888500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  30842888500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     76335500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     76335500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 749381343500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 749381343500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     76335500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 780224232000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 780300567500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     76335500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 780224232000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 780300567500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.403250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.403250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.997375                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997375                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.618421                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.618421                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.997375                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.604512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.604538                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.997375                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.604512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.604538                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 67970.312052                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67970.312052                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66960.964912                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66960.964912                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 74417.782887                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74417.782887                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 66960.964912                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 74139.775077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74138.997502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 66960.964912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 74139.775077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74138.997502                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp           10071063                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1305326                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9185760                       # Transaction distribution
system.membus.trans_dist::ReadExReq            453770                       # Transaction distribution
system.membus.trans_dist::ReadExResp           453770                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10071063                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31540752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     31540752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31540752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    378565088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    378565088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               378565088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          21015919                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21015919    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            21015919                       # Request fanout histogram
system.membus.reqLayer2.occupancy         23639320000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        36352451000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     34816402                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     17406692                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         732502                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       732502                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          16284427                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5621548                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          173                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        22408063                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1125283                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1125283                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1143                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16283284                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     52223653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              52226112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        42112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    695193248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              695235360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10623092                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         28032802                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.026130                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.159522                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               27300300     97.39%     97.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 732502      2.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28032802                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        19566398500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1143000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17408567000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
