Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto e6bfbc8dce314335bb9c044b55f2117d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot szim_behav xil_defaultlib.szim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.atlagszamitas [atlagszamitas_default]
Compiling architecture design_1_atlagszamitas_0_0_arch of entity xil_defaultlib.design_1_atlagszamitas_0_0 [design_1_atlagszamitas_0_0_defau...]
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper [design_1_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.szim
Built simulation snapshot szim_behav
