{"Antonio Lain": [["Compiler Support for Hybrid Irregular Accesses on Multicomputers", ["Antonio Lain", "Prithviraj Banerjee"], "https://doi.org/10.1145/237578.237579", "ics", 1996]], "Prithviraj Banerjee": [["Compiler Support for Hybrid Irregular Accesses on Multicomputers", ["Antonio Lain", "Prithviraj Banerjee"], "https://doi.org/10.1145/237578.237579", "ics", 1996]], "Henk J. Sips": [["Analysis of Local Enumeration and Storage Schemes in HPF", ["Henk J. Sips", "Kees van Reeuwijk", "Will Denissen"], "https://doi.org/10.1145/237578.237580", "ics", 1996]], "Kees van Reeuwijk": [["Analysis of Local Enumeration and Storage Schemes in HPF", ["Henk J. Sips", "Kees van Reeuwijk", "Will Denissen"], "https://doi.org/10.1145/237578.237580", "ics", 1996]], "Will Denissen": [["Analysis of Local Enumeration and Storage Schemes in HPF", ["Henk J. Sips", "Kees van Reeuwijk", "Will Denissen"], "https://doi.org/10.1145/237578.237580", "ics", 1996]], "Toshio Suganuma": [["Detection and Global Optimization of Reduction Operations for Distributed Parallel Machines", ["Toshio Suganuma", "Hideaki Komatsu", "Toshio Nakatani"], "https://doi.org/10.1145/237578.237581", "ics", 1996]], "Hideaki Komatsu": [["Detection and Global Optimization of Reduction Operations for Distributed Parallel Machines", ["Toshio Suganuma", "Hideaki Komatsu", "Toshio Nakatani"], "https://doi.org/10.1145/237578.237581", "ics", 1996], ["A Register Allocation Technique Using Guarded PDG", ["Akira Koseki", "Hideaki Komatsu", "Yoshiaki Fukazawa"], "https://doi.org/10.1145/237578.237615", "ics", 1996]], "Toshio Nakatani": [["Detection and Global Optimization of Reduction Operations for Distributed Parallel Machines", ["Toshio Suganuma", "Hideaki Komatsu", "Toshio Nakatani"], "https://doi.org/10.1145/237578.237581", "ics", 1996]], "Yan Yang Xiao": [["Memory Organization in Multi-Channel Optical Networks: NUMA and COMA Revisited", ["Yan Yang Xiao", "John K. Bennett"], "https://doi.org/10.1145/237578.237582", "ics", 1996]], "John K. Bennett": [["Memory Organization in Multi-Channel Optical Networks: NUMA and COMA Revisited", ["Yan Yang Xiao", "John K. Bennett"], "https://doi.org/10.1145/237578.237582", "ics", 1996]], "Stefanos Kaxiras": [["The GLOW Cache Coherence Protocol Extensions for Widely Shared Data", ["Stefanos Kaxiras", "James R. Goodman"], "https://doi.org/10.1145/237578.237583", "ics", 1996]], "James R. Goodman": [["The GLOW Cache Coherence Protocol Extensions for Widely Shared Data", ["Stefanos Kaxiras", "James R. Goodman"], "https://doi.org/10.1145/237578.237583", "ics", 1996]], "Jai-Hoon Kim": [["A Cost-Comparison Approach for Adaptive Distributed Shared Memory", ["Jai-Hoon Kim", "Nitin H. Vaidya"], "https://doi.org/10.1145/237578.237584", "ics", 1996]], "Nitin H. Vaidya": [["A Cost-Comparison Approach for Adaptive Distributed Shared Memory", ["Jai-Hoon Kim", "Nitin H. Vaidya"], "https://doi.org/10.1145/237578.237584", "ics", 1996]], "Wayne Kelly": [["Minimizing Communication While Preserving Parallelism", ["Wayne Kelly", "William Pugh"], "https://doi.org/10.1145/237578.237585", "ics", 1996]], "William Pugh": [["Minimizing Communication While Preserving Parallelism", ["Wayne Kelly", "William Pugh"], "https://doi.org/10.1145/237578.237585", "ics", 1996]], "Akimasa Yoshida": [["Data-Localization for Fortran Macro-Dataflow Computation Using Partial Static Task Assignment", ["Akimasa Yoshida", "Kenichi Koshizuka", "Hironori Kasahara"], "https://doi.org/10.1145/237578.237586", "ics", 1996]], "Kenichi Koshizuka": [["Data-Localization for Fortran Macro-Dataflow Computation Using Partial Static Task Assignment", ["Akimasa Yoshida", "Kenichi Koshizuka", "Hironori Kasahara"], "https://doi.org/10.1145/237578.237586", "ics", 1996]], "Hironori Kasahara": [["Data-Localization for Fortran Macro-Dataflow Computation Using Partial Static Task Assignment", ["Akimasa Yoshida", "Kenichi Koshizuka", "Hironori Kasahara"], "https://doi.org/10.1145/237578.237586", "ics", 1996]], "R. Bruce Irvin": [["Mapping Performance Data for High-Level and Data Views of Parallel Program Performance", ["R. Bruce Irvin", "Barton P. Miller"], "https://doi.org/10.1145/237578.237587", "ics", 1996]], "Barton P. Miller": [["Mapping Performance Data for High-Level and Data Views of Parallel Program Performance", ["R. Bruce Irvin", "Barton P. Miller"], "https://doi.org/10.1145/237578.237587", "ics", 1996]], "Manuel Ujaldon": [["Experimental Evaluation of Efficient Sparse Matrix Distributions", ["Manuel Ujaldon", "Shamik D. Sharma", "Emilio L. Zapata", "Joel H. Saltz"], "https://doi.org/10.1145/237578.237588", "ics", 1996]], "Shamik D. Sharma": [["Experimental Evaluation of Efficient Sparse Matrix Distributions", ["Manuel Ujaldon", "Shamik D. Sharma", "Emilio L. Zapata", "Joel H. Saltz"], "https://doi.org/10.1145/237578.237588", "ics", 1996]], "Emilio L. Zapata": [["Experimental Evaluation of Efficient Sparse Matrix Distributions", ["Manuel Ujaldon", "Shamik D. Sharma", "Emilio L. Zapata", "Joel H. Saltz"], "https://doi.org/10.1145/237578.237588", "ics", 1996]], "Joel H. Saltz": [["Experimental Evaluation of Efficient Sparse Matrix Distributions", ["Manuel Ujaldon", "Shamik D. Sharma", "Emilio L. Zapata", "Joel H. Saltz"], "https://doi.org/10.1145/237578.237588", "ics", 1996], ["Runtime Coupling of Data-Parallel Programs", ["M. Ranganathan", "Anurag Acharya", "Guy Edjlali", "Alan Sussman", "Joel H. Saltz"], "https://doi.org/10.1145/237578.237608", "ics", 1996], ["An Interprocedural Framework for Placement of Asynchronous I/O Operations", ["Gagan Agrawal", "Anurag Acharya", "Joel H. Saltz"], "https://doi.org/10.1145/237578.237636", "ics", 1996]], "Robert van Engelen": [["CTADEL: A Generator of Multi-Platform High Performance Codes for PDE-Based Scientific Applications", ["Robert van Engelen", "Lex Wolters", "Gerard Cats"], "https://doi.org/10.1145/237578.237589", "ics", 1996]], "Lex Wolters": [["CTADEL: A Generator of Multi-Platform High Performance Codes for PDE-Based Scientific Applications", ["Robert van Engelen", "Lex Wolters", "Gerard Cats"], "https://doi.org/10.1145/237578.237589", "ics", 1996]], "Gerard Cats": [["CTADEL: A Generator of Multi-Platform High Performance Codes for PDE-Based Scientific Applications", ["Robert van Engelen", "Lex Wolters", "Gerard Cats"], "https://doi.org/10.1145/237578.237589", "ics", 1996]], "Marios D. Dikaiakos": [["A Performance Study of Cosmological Simulations on Message-Passing and Shared-Memory Multiprocessors", ["Marios D. Dikaiakos", "Joachim Stadel"], "https://doi.org/10.1145/237578.237590", "ics", 1996]], "Joachim Stadel": [["A Performance Study of Cosmological Simulations on Message-Passing and Shared-Memory Multiprocessors", ["Marios D. Dikaiakos", "Joachim Stadel"], "https://doi.org/10.1145/237578.237590", "ics", 1996]], "Srinivas Aluru": [["Parallel Additive Lagged Fibonacci Random Number Generators", ["Srinivas Aluru"], "https://doi.org/10.1145/237578.237591", "ics", 1996], ["Parallel Construction of Multidimensional Binary Search Trees", ["Ibraheem Al-Furaih", "Srinivas Aluru", "Sanjay Goil", "Sanjay Ranka"], "https://doi.org/10.1145/237578.237605", "ics", 1996]], "Juan J. Navarro": [["Data Prefetching and Multilevel Blocking for Linear Algebra Operations", ["Juan J. Navarro", "Elena Garcia-Diego", "Jose R. Herrero"], "https://doi.org/10.1145/237578.237592", "ics", 1996], ["Block Algorithms for Sparse Matrix Computations on High Performance Workstations", ["Juan J. Navarro", "Elena Garcia-Diego", "Josep-Lluis Larriba-Pey", "Toni Juan"], "https://doi.org/10.1145/237578.237624", "ics", 1996]], "Elena Garcia-Diego": [["Data Prefetching and Multilevel Blocking for Linear Algebra Operations", ["Juan J. Navarro", "Elena Garcia-Diego", "Jose R. Herrero"], "https://doi.org/10.1145/237578.237592", "ics", 1996], ["Block Algorithms for Sparse Matrix Computations on High Performance Workstations", ["Juan J. Navarro", "Elena Garcia-Diego", "Josep-Lluis Larriba-Pey", "Toni Juan"], "https://doi.org/10.1145/237578.237624", "ics", 1996]], "Jose R. Herrero": [["Data Prefetching and Multilevel Blocking for Linear Algebra Operations", ["Juan J. Navarro", "Elena Garcia-Diego", "Jose R. Herrero"], "https://doi.org/10.1145/237578.237592", "ics", 1996]], "Salvatore Orlando": [["A Template for Non-Uniform Parallel Loops Based on Dynamic Scheduling and Prefetching Techniques", ["Salvatore Orlando", "Raffaele Perego"], "https://doi.org/10.1145/237578.237593", "ics", 1996]], "Raffaele Perego": [["A Template for Non-Uniform Parallel Loops Based on Dynamic Scheduling and Prefetching Techniques", ["Salvatore Orlando", "Raffaele Perego"], "https://doi.org/10.1145/237578.237593", "ics", 1996]], "Sally A. McKee": [["Design and Evaluation of Dynamic Access Ordering Hardware", ["Sally A. McKee", "Assaji Aluwihare", "Benjamin H. Clark", "Robert H. Klenke", "Trevor C. Landon", "Christopher W. Oliver", "Maximo H. Salinas", "Adam E. Szymkowiak", "Kenneth L. Wright", "William A. Wulf", "James H. Aylor"], "https://doi.org/10.1145/237578.237594", "ics", 1996]], "Assaji Aluwihare": [["Design and Evaluation of Dynamic Access Ordering Hardware", ["Sally A. McKee", "Assaji Aluwihare", "Benjamin H. Clark", "Robert H. Klenke", "Trevor C. Landon", "Christopher W. Oliver", "Maximo H. Salinas", "Adam E. Szymkowiak", "Kenneth L. Wright", "William A. Wulf", "James H. Aylor"], "https://doi.org/10.1145/237578.237594", "ics", 1996]], "Benjamin H. Clark": [["Design and Evaluation of Dynamic Access Ordering Hardware", ["Sally A. McKee", "Assaji Aluwihare", "Benjamin H. Clark", "Robert H. Klenke", "Trevor C. Landon", "Christopher W. Oliver", "Maximo H. Salinas", "Adam E. Szymkowiak", "Kenneth L. Wright", "William A. Wulf", "James H. Aylor"], "https://doi.org/10.1145/237578.237594", "ics", 1996]], "Robert H. Klenke": [["Design and Evaluation of Dynamic Access Ordering Hardware", ["Sally A. McKee", "Assaji Aluwihare", "Benjamin H. Clark", "Robert H. Klenke", "Trevor C. Landon", "Christopher W. Oliver", "Maximo H. Salinas", "Adam E. Szymkowiak", "Kenneth L. Wright", "William A. Wulf", "James H. Aylor"], "https://doi.org/10.1145/237578.237594", "ics", 1996]], "Trevor C. Landon": [["Design and Evaluation of Dynamic Access Ordering Hardware", ["Sally A. McKee", "Assaji Aluwihare", "Benjamin H. Clark", "Robert H. Klenke", "Trevor C. Landon", "Christopher W. Oliver", "Maximo H. Salinas", "Adam E. Szymkowiak", "Kenneth L. Wright", "William A. Wulf", "James H. Aylor"], "https://doi.org/10.1145/237578.237594", "ics", 1996]], "Christopher W. Oliver": [["Design and Evaluation of Dynamic Access Ordering Hardware", ["Sally A. McKee", "Assaji Aluwihare", "Benjamin H. Clark", "Robert H. Klenke", "Trevor C. Landon", "Christopher W. Oliver", "Maximo H. Salinas", "Adam E. Szymkowiak", "Kenneth L. Wright", "William A. Wulf", "James H. Aylor"], "https://doi.org/10.1145/237578.237594", "ics", 1996]], "Maximo H. Salinas": [["Design and Evaluation of Dynamic Access Ordering Hardware", ["Sally A. McKee", "Assaji Aluwihare", "Benjamin H. Clark", "Robert H. Klenke", "Trevor C. Landon", "Christopher W. Oliver", "Maximo H. Salinas", "Adam E. Szymkowiak", "Kenneth L. Wright", "William A. Wulf", "James H. Aylor"], "https://doi.org/10.1145/237578.237594", "ics", 1996]], "Adam E. Szymkowiak": [["Design and Evaluation of Dynamic Access Ordering Hardware", ["Sally A. McKee", "Assaji Aluwihare", "Benjamin H. Clark", "Robert H. Klenke", "Trevor C. Landon", "Christopher W. Oliver", "Maximo H. Salinas", "Adam E. Szymkowiak", "Kenneth L. Wright", "William A. Wulf", "James H. Aylor"], "https://doi.org/10.1145/237578.237594", "ics", 1996]], "Kenneth L. Wright": [["Design and Evaluation of Dynamic Access Ordering Hardware", ["Sally A. McKee", "Assaji Aluwihare", "Benjamin H. Clark", "Robert H. Klenke", "Trevor C. Landon", "Christopher W. Oliver", "Maximo H. Salinas", "Adam E. Szymkowiak", "Kenneth L. Wright", "William A. Wulf", "James H. Aylor"], "https://doi.org/10.1145/237578.237594", "ics", 1996]], "William A. Wulf": [["Design and Evaluation of Dynamic Access Ordering Hardware", ["Sally A. McKee", "Assaji Aluwihare", "Benjamin H. Clark", "Robert H. Klenke", "Trevor C. Landon", "Christopher W. Oliver", "Maximo H. Salinas", "Adam E. Szymkowiak", "Kenneth L. Wright", "William A. Wulf", "James H. Aylor"], "https://doi.org/10.1145/237578.237594", "ics", 1996]], "James H. Aylor": [["Design and Evaluation of Dynamic Access Ordering Hardware", ["Sally A. McKee", "Assaji Aluwihare", "Benjamin H. Clark", "Robert H. Klenke", "Trevor C. Landon", "Christopher W. Oliver", "Maximo H. Salinas", "Adam E. Szymkowiak", "Kenneth L. Wright", "William A. Wulf", "James H. Aylor"], "https://doi.org/10.1145/237578.237594", "ics", 1996]], "Luddy Harrison": [["Examination of a Memory Access Classification Scheme for Pointer-Intensive and Numeric Programs", ["Luddy Harrison"], "https://doi.org/10.1145/237578.237595", "ics", 1996]], "Liuxi Yang": [["Optimizing Primary Data Caches for Parallel Scientific Applications: The Pool Buffer Approach", ["Liuxi Yang", "Josep Torrellas"], "https://doi.org/10.1145/237578.237596", "ics", 1996]], "Josep Torrellas": [["Optimizing Primary Data Caches for Parallel Scientific Applications: The Pool Buffer Approach", ["Liuxi Yang", "Josep Torrellas"], "https://doi.org/10.1145/237578.237596", "ics", 1996]], "Elise de Doncker": [["ParInt: A Software Package for Parallel Integration", ["Elise de Doncker", "Ajay Gupta", "Jay Ball", "Patricia Ealy", "Alan Genz"], "https://doi.org/10.1145/237578.237597", "ics", 1996]], "Ajay Gupta": [["ParInt: A Software Package for Parallel Integration", ["Elise de Doncker", "Ajay Gupta", "Jay Ball", "Patricia Ealy", "Alan Genz"], "https://doi.org/10.1145/237578.237597", "ics", 1996]], "Jay Ball": [["ParInt: A Software Package for Parallel Integration", ["Elise de Doncker", "Ajay Gupta", "Jay Ball", "Patricia Ealy", "Alan Genz"], "https://doi.org/10.1145/237578.237597", "ics", 1996]], "Patricia Ealy": [["ParInt: A Software Package for Parallel Integration", ["Elise de Doncker", "Ajay Gupta", "Jay Ball", "Patricia Ealy", "Alan Genz"], "https://doi.org/10.1145/237578.237597", "ics", 1996]], "Alan Genz": [["ParInt: A Software Package for Parallel Integration", ["Elise de Doncker", "Ajay Gupta", "Jay Ball", "Patricia Ealy", "Alan Genz"], "https://doi.org/10.1145/237578.237597", "ics", 1996]], "Jerome Galtier": [["Automatic Partitioning Techniques for Solving Partial Differential Equations on Irregular Adaptive Meshes", ["Jerome Galtier"], "https://doi.org/10.1145/237578.237598", "ics", 1996]], "Karen A. Tomko": [["Profile Driven Weighted Decomposition", ["Karen A. Tomko", "Edward S. Davidson"], "https://doi.org/10.1145/237578.237600", "ics", 1996]], "Edward S. Davidson": [["Profile Driven Weighted Decomposition", ["Karen A. Tomko", "Edward S. Davidson"], "https://doi.org/10.1145/237578.237600", "ics", 1996]], "Kaushik Ghosh": [["Evaluating the Limits of Message Passing via the Shared Attraction Memory on CC-COMA Machines: Experiences with TCGMSG and PVM", ["Kaushik Ghosh", "Stephen R. Breit"], "https://doi.org/10.1145/237578.237601", "ics", 1996]], "Stephen R. Breit": [["Evaluating the Limits of Message Passing via the Shared Attraction Memory on CC-COMA Machines: Experiences with TCGMSG and PVM", ["Kaushik Ghosh", "Stephen R. Breit"], "https://doi.org/10.1145/237578.237601", "ics", 1996]], "N. S. Sundar": [["Hybrid Algorithms for Complete Exchange in 2D Meshes", ["N. S. Sundar", "D. N. Jayasimha", "Dhabaleswar K. Panda", "P. Sadayappan"], "https://doi.org/10.1145/237578.237602", "ics", 1996]], "D. N. Jayasimha": [["Hybrid Algorithms for Complete Exchange in 2D Meshes", ["N. S. Sundar", "D. N. Jayasimha", "Dhabaleswar K. Panda", "P. Sadayappan"], "https://doi.org/10.1145/237578.237602", "ics", 1996]], "Dhabaleswar K. Panda": [["Hybrid Algorithms for Complete Exchange in 2D Meshes", ["N. S. Sundar", "D. N. Jayasimha", "Dhabaleswar K. Panda", "P. Sadayappan"], "https://doi.org/10.1145/237578.237602", "ics", 1996]], "P. Sadayappan": [["Hybrid Algorithms for Complete Exchange in 2D Meshes", ["N. S. Sundar", "D. N. Jayasimha", "Dhabaleswar K. Panda", "P. Sadayappan"], "https://doi.org/10.1145/237578.237602", "ics", 1996]], "Rob F. Van der Wijngaart": [["The Effect of Interrupts on Software Pipeline Execution on Message-Passing Architectures", ["Rob F. Van der Wijngaart", "Sekhar R. Sarukkai", "Pankaj Mehra"], "https://doi.org/10.1145/237578.237603", "ics", 1996]], "Sekhar R. Sarukkai": [["The Effect of Interrupts on Software Pipeline Execution on Message-Passing Architectures", ["Rob F. Van der Wijngaart", "Sekhar R. Sarukkai", "Pankaj Mehra"], "https://doi.org/10.1145/237578.237603", "ics", 1996]], "Pankaj Mehra": [["The Effect of Interrupts on Software Pipeline Execution on Message-Passing Architectures", ["Rob F. Van der Wijngaart", "Sekhar R. Sarukkai", "Pankaj Mehra"], "https://doi.org/10.1145/237578.237603", "ics", 1996]], "Hesham Keshk": [["Amon2: A Parallel Wire Routing Algorithm on a Torus Network Parallel Computer", ["Hesham Keshk", "Shin-ichiro Mori", "Hiroshi Nakashima", "Shinji Tomita"], "https://doi.org/10.1145/237578.237604", "ics", 1996]], "Shin-ichiro Mori": [["Amon2: A Parallel Wire Routing Algorithm on a Torus Network Parallel Computer", ["Hesham Keshk", "Shin-ichiro Mori", "Hiroshi Nakashima", "Shinji Tomita"], "https://doi.org/10.1145/237578.237604", "ics", 1996]], "Hiroshi Nakashima": [["Amon2: A Parallel Wire Routing Algorithm on a Torus Network Parallel Computer", ["Hesham Keshk", "Shin-ichiro Mori", "Hiroshi Nakashima", "Shinji Tomita"], "https://doi.org/10.1145/237578.237604", "ics", 1996]], "Shinji Tomita": [["Amon2: A Parallel Wire Routing Algorithm on a Torus Network Parallel Computer", ["Hesham Keshk", "Shin-ichiro Mori", "Hiroshi Nakashima", "Shinji Tomita"], "https://doi.org/10.1145/237578.237604", "ics", 1996]], "Ibraheem Al-Furaih": [["Parallel Construction of Multidimensional Binary Search Trees", ["Ibraheem Al-Furaih", "Srinivas Aluru", "Sanjay Goil", "Sanjay Ranka"], "https://doi.org/10.1145/237578.237605", "ics", 1996]], "Sanjay Goil": [["Parallel Construction of Multidimensional Binary Search Trees", ["Ibraheem Al-Furaih", "Srinivas Aluru", "Sanjay Goil", "Sanjay Ranka"], "https://doi.org/10.1145/237578.237605", "ics", 1996]], "Sanjay Ranka": [["Parallel Construction of Multidimensional Binary Search Trees", ["Ibraheem Al-Furaih", "Srinivas Aluru", "Sanjay Goil", "Sanjay Ranka"], "https://doi.org/10.1145/237578.237605", "ics", 1996]], "Andrew Sohn": [["Satisfiability Test with Synchronous Simulated Annealing on the Fujitsu AP1000 Massively-Parallel Multiprocessor", ["Andrew Sohn", "Rupak Biswas"], "https://doi.org/10.1145/237578.237606", "ics", 1996]], "Rupak Biswas": [["Satisfiability Test with Synchronous Simulated Annealing on the Fujitsu AP1000 Massively-Parallel Multiprocessor", ["Andrew Sohn", "Rupak Biswas"], "https://doi.org/10.1145/237578.237606", "ics", 1996]], "Sanjeev Krishnan": [["Automating Parallel Runtime Optimizations Using Post-Mortem Analysis", ["Sanjeev Krishnan", "Laxmikant V. Kale"], "https://doi.org/10.1145/237578.237607", "ics", 1996]], "Laxmikant V. Kale": [["Automating Parallel Runtime Optimizations Using Post-Mortem Analysis", ["Sanjeev Krishnan", "Laxmikant V. Kale"], "https://doi.org/10.1145/237578.237607", "ics", 1996]], "M. Ranganathan": [["Runtime Coupling of Data-Parallel Programs", ["M. Ranganathan", "Anurag Acharya", "Guy Edjlali", "Alan Sussman", "Joel H. Saltz"], "https://doi.org/10.1145/237578.237608", "ics", 1996]], "Anurag Acharya": [["Runtime Coupling of Data-Parallel Programs", ["M. Ranganathan", "Anurag Acharya", "Guy Edjlali", "Alan Sussman", "Joel H. Saltz"], "https://doi.org/10.1145/237578.237608", "ics", 1996], ["Eliminating Redundant Barrier Synchronizations in Rule-Based Programs", ["Anurag Acharya"], "https://doi.org/10.1145/237578.237631", "ics", 1996], ["An Interprocedural Framework for Placement of Asynchronous I/O Operations", ["Gagan Agrawal", "Anurag Acharya", "Joel H. Saltz"], "https://doi.org/10.1145/237578.237636", "ics", 1996]], "Guy Edjlali": [["Runtime Coupling of Data-Parallel Programs", ["M. Ranganathan", "Anurag Acharya", "Guy Edjlali", "Alan Sussman", "Joel H. Saltz"], "https://doi.org/10.1145/237578.237608", "ics", 1996]], "Alan Sussman": [["Runtime Coupling of Data-Parallel Programs", ["M. Ranganathan", "Anurag Acharya", "Guy Edjlali", "Alan Sussman", "Joel H. Saltz"], "https://doi.org/10.1145/237578.237608", "ics", 1996]], "Cong Fu": [["Run-Time Compilation for Parallel Sparse Matrix Computations", ["Cong Fu", "Tao Yang"], "https://doi.org/10.1145/237578.237609", "ics", 1996]], "Tao Yang": [["Run-Time Compilation for Parallel Sparse Matrix Computations", ["Cong Fu", "Tao Yang"], "https://doi.org/10.1145/237578.237609", "ics", 1996]], "Rahmat S. Hyder": [["Synchronization Hardware for Networks of Workstations: Performance vs. Cost", ["Rahmat S. Hyder", "David A. Wood"], "https://doi.org/10.1145/237578.237610", "ics", 1996]], "David A. Wood": [["Synchronization Hardware for Networks of Workstations: Performance vs. Cost", ["Rahmat S. Hyder", "David A. Wood"], "https://doi.org/10.1145/237578.237610", "ics", 1996]], "Akhilesh Kumar": [["Evaluating Virtual Channels for Cache-Coherent Shared-Memory Multiprocessors", ["Akhilesh Kumar", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/237578.237611", "ics", 1996]], "Laxmi N. Bhuyan": [["Evaluating Virtual Channels for Cache-Coherent Shared-Memory Multiprocessors", ["Akhilesh Kumar", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/237578.237611", "ics", 1996]], "Pierre-Yves Calland": [["A New Guaranteed Heuristic for the Software Pipelining Problem", ["Pierre-Yves Calland", "Alain Darte", "Yves Robert"], "https://doi.org/10.1145/237578.237613", "ics", 1996]], "Alain Darte": [["A New Guaranteed Heuristic for the Software Pipelining Problem", ["Pierre-Yves Calland", "Alain Darte", "Yves Robert"], "https://doi.org/10.1145/237578.237613", "ics", 1996]], "Yves Robert": [["A New Guaranteed Heuristic for the Software Pipelining Problem", ["Pierre-Yves Calland", "Alain Darte", "Yves Robert"], "https://doi.org/10.1145/237578.237613", "ics", 1996]], "Akira Koseki": [["A Register Allocation Technique Using Guarded PDG", ["Akira Koseki", "Hideaki Komatsu", "Yoshiaki Fukazawa"], "https://doi.org/10.1145/237578.237615", "ics", 1996]], "Yoshiaki Fukazawa": [["A Register Allocation Technique Using Guarded PDG", ["Akira Koseki", "Hideaki Komatsu", "Yoshiaki Fukazawa"], "https://doi.org/10.1145/237578.237615", "ics", 1996]], "Philippe Clauss": [["Counting Solutions to Linear and Nonlinear Constraints Through Ehrhart Polynomials: Applications to Analyze and Transform Scientific Programs", ["Philippe Clauss"], "https://doi.org/10.1145/237578.237617", "ics", 1996]], "Michael E. Thomadakis": [["An Efficient Steepest-Edge Simplex Algorithm for SIMD Computers", ["Michael E. Thomadakis", "Jyh-Charn Liu"], "https://doi.org/10.1145/237578.237620", "ics", 1996]], "Jyh-Charn Liu": [["An Efficient Steepest-Edge Simplex Algorithm for SIMD Computers", ["Michael E. Thomadakis", "Jyh-Charn Liu"], "https://doi.org/10.1145/237578.237620", "ics", 1996]], "Ester M. Garzon": [["Parallel Implementation of the Lanczos Method for Sparse Matrices: Analysis of Data Distributions", ["Ester M. Garzon", "Inmaculada Garcia"], "https://doi.org/10.1145/237578.237622", "ics", 1996]], "Inmaculada Garcia": [["Parallel Implementation of the Lanczos Method for Sparse Matrices: Analysis of Data Distributions", ["Ester M. Garzon", "Inmaculada Garcia"], "https://doi.org/10.1145/237578.237622", "ics", 1996]], "Josep-Lluis Larriba-Pey": [["Block Algorithms for Sparse Matrix Computations on High Performance Workstations", ["Juan J. Navarro", "Elena Garcia-Diego", "Josep-Lluis Larriba-Pey", "Toni Juan"], "https://doi.org/10.1145/237578.237624", "ics", 1996]], "Toni Juan": [["Block Algorithms for Sparse Matrix Computations on High Performance Workstations", ["Juan J. Navarro", "Elena Garcia-Diego", "Josep-Lluis Larriba-Pey", "Toni Juan"], "https://doi.org/10.1145/237578.237624", "ics", 1996]], "Luiz De Rose": [["A MATLAB to Fortran 90 Translator and Its Effectiveness", ["Luiz De Rose", "David A. Padua"], "https://doi.org/10.1145/237578.237627", "ics", 1996]], "David A. Padua": [["A MATLAB to Fortran 90 Translator and Its Effectiveness", ["Luiz De Rose", "David A. Padua"], "https://doi.org/10.1145/237578.237627", "ics", 1996]], "Saniya Ben Hassen": [["Integrating Task and Data Parallelism Using Shared Objects", ["Saniya Ben Hassen", "Henri E. Bal"], "https://doi.org/10.1145/237578.237628", "ics", 1996]], "Henri E. Bal": [["Integrating Task and Data Parallelism Using Shared Objects", ["Saniya Ben Hassen", "Henri E. Bal"], "https://doi.org/10.1145/237578.237628", "ics", 1996]], "Harvey J. Wasserman": [["Benchmark Tests on the Digital Equipment Corporation Alpha AXP 21164-based AlphaServer 8400, Including a Comparison of Optimized Vector and Superscalar Processing", ["Harvey J. Wasserman"], "https://doi.org/10.1145/237578.237632", "ics", 1996]], "Todd W. Mummert": [["Fine Grain Parallel Communication on General Purpose LANs", ["Todd W. Mummert", "Corey Kosak", "Peter Steenkiste", "Allan Fisher"], "https://doi.org/10.1145/237578.237634", "ics", 1996]], "Corey Kosak": [["Fine Grain Parallel Communication on General Purpose LANs", ["Todd W. Mummert", "Corey Kosak", "Peter Steenkiste", "Allan Fisher"], "https://doi.org/10.1145/237578.237634", "ics", 1996]], "Peter Steenkiste": [["Fine Grain Parallel Communication on General Purpose LANs", ["Todd W. Mummert", "Corey Kosak", "Peter Steenkiste", "Allan Fisher"], "https://doi.org/10.1145/237578.237634", "ics", 1996]], "Allan Fisher": [["Fine Grain Parallel Communication on General Purpose LANs", ["Todd W. Mummert", "Corey Kosak", "Peter Steenkiste", "Allan Fisher"], "https://doi.org/10.1145/237578.237634", "ics", 1996]], "Alexandre Farcy": [["Improving Single-Process Performance with Multithreaded Processors", ["Alexandre Farcy", "Olivier Temam"], "https://doi.org/10.1145/237578.237635", "ics", 1996]], "Olivier Temam": [["Improving Single-Process Performance with Multithreaded Processors", ["Alexandre Farcy", "Olivier Temam"], "https://doi.org/10.1145/237578.237635", "ics", 1996]], "Gagan Agrawal": [["An Interprocedural Framework for Placement of Asynchronous I/O Operations", ["Gagan Agrawal", "Anurag Acharya", "Joel H. Saltz"], "https://doi.org/10.1145/237578.237636", "ics", 1996]], "Rajesh Bordawekar": [["Automatic Optimization of Communication in Compiling Out-of-Core Stencil Codes", ["Rajesh Bordawekar", "Alok N. Choudhary", "J. Ramanujam"], "https://doi.org/10.1145/237578.237638", "ics", 1996]], "Alok N. Choudhary": [["Automatic Optimization of Communication in Compiling Out-of-Core Stencil Codes", ["Rajesh Bordawekar", "Alok N. Choudhary", "J. Ramanujam"], "https://doi.org/10.1145/237578.237638", "ics", 1996]], "J. Ramanujam": [["Automatic Optimization of Communication in Compiling Out-of-Core Stencil Codes", ["Rajesh Bordawekar", "Alok N. Choudhary", "J. Ramanujam"], "https://doi.org/10.1145/237578.237638", "ics", 1996]], "Nils Nieuwejaar": [["The Galley Parallel File System", ["Nils Nieuwejaar", "David Kotz"], "https://doi.org/10.1145/237578.237639", "ics", 1996]], "David Kotz": [["The Galley Parallel File System", ["Nils Nieuwejaar", "David Kotz"], "https://doi.org/10.1145/237578.237639", "ics", 1996]], "Anna M. del Corral": [["Reducing Inter-Vector-Conflicts in Complex Memory Systems", ["Anna M. del Corral", "Jose M. Llaberia"], "https://doi.org/10.1145/237578.237641", "ics", 1996]], "Jose M. Llaberia": [["Reducing Inter-Vector-Conflicts in Complex Memory Systems", ["Anna M. del Corral", "Jose M. Llaberia"], "https://doi.org/10.1145/237578.237641", "ics", 1996]], "Jacques Jorda": [["Performance of the Vectorial Processor VEC-SM2 Using Serial Multiport Memory", ["Jacques Jorda", "Abdelaziz Mzoughi", "O. Lafontaine", "Daniel Litaize"], "https://doi.org/10.1145/237578.237642", "ics", 1996]], "Abdelaziz Mzoughi": [["Performance of the Vectorial Processor VEC-SM2 Using Serial Multiport Memory", ["Jacques Jorda", "Abdelaziz Mzoughi", "O. Lafontaine", "Daniel Litaize"], "https://doi.org/10.1145/237578.237642", "ics", 1996]], "O. Lafontaine": [["Performance of the Vectorial Processor VEC-SM2 Using Serial Multiport Memory", ["Jacques Jorda", "Abdelaziz Mzoughi", "O. Lafontaine", "Daniel Litaize"], "https://doi.org/10.1145/237578.237642", "ics", 1996]], "Daniel Litaize": [["Performance of the Vectorial Processor VEC-SM2 Using Serial Multiport Memory", ["Jacques Jorda", "Abdelaziz Mzoughi", "O. Lafontaine", "Daniel Litaize"], "https://doi.org/10.1145/237578.237642", "ics", 1996]], "Shantanu Dutt": [["Are There Advantages to High-Dimension Architectures? Analysis of k-ary n-Cubes for the Class of Parallel Divide-and-Conquer Algorithms", ["Shantanu Dutt", "Nam Trinh"], "https://doi.org/10.1145/237578.237643", "ics", 1996]], "Nam Trinh": [["Are There Advantages to High-Dimension Architectures? Analysis of k-ary n-Cubes for the Class of Parallel Divide-and-Conquer Algorithms", ["Shantanu Dutt", "Nam Trinh"], "https://doi.org/10.1145/237578.237643", "ics", 1996]]}