// Seed: 1518973058
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout uwire id_6;
  assign module_1.id_7 = 0;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd11,
    parameter id_6 = 32'd68
) (
    input uwire _id_0,
    output uwire id_1,
    output supply0 id_2,
    input tri id_3,
    input uwire id_4,
    output tri id_5,
    input wor _id_6,
    input wor id_7
    , id_9
);
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  assign id_5 = id_6 ? id_9 : -1;
  wire [id_6 : id_0] id_10;
  logic id_11;
  ;
endmodule
