[2025-09-18 09:22:13] START suite=qualcomm_srv trace=srv295_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv295_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2793139 heartbeat IPC: 3.58 cumulative IPC: 3.58 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5361419 heartbeat IPC: 3.894 cumulative IPC: 3.73 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5361419 cumulative IPC: 3.73 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5361419 cumulative IPC: 3.73 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14850759 heartbeat IPC: 1.054 cumulative IPC: 1.054 (Simulation time: 00 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 24351786 heartbeat IPC: 1.053 cumulative IPC: 1.053 (Simulation time: 00 hr 03 min 49 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 33880711 heartbeat IPC: 1.049 cumulative IPC: 1.052 (Simulation time: 00 hr 05 min 05 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 43611858 heartbeat IPC: 1.028 cumulative IPC: 1.046 (Simulation time: 00 hr 06 min 23 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 53065969 heartbeat IPC: 1.058 cumulative IPC: 1.048 (Simulation time: 00 hr 07 min 38 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 62502215 heartbeat IPC: 1.06 cumulative IPC: 1.05 (Simulation time: 00 hr 08 min 54 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv295_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000018 cycles: 71806403 heartbeat IPC: 1.075 cumulative IPC: 1.054 (Simulation time: 00 hr 10 min 04 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 81207092 heartbeat IPC: 1.064 cumulative IPC: 1.055 (Simulation time: 00 hr 11 min 14 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 90489764 heartbeat IPC: 1.077 cumulative IPC: 1.057 (Simulation time: 00 hr 12 min 27 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 94455580 cumulative IPC: 1.059 (Simulation time: 00 hr 13 min 33 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 94455580 cumulative IPC: 1.059 (Simulation time: 00 hr 13 min 33 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv295_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.059 instructions: 100000000 cycles: 94455580
CPU 0 Branch Prediction Accuracy: 92.52% MPKI: 13.53 Average ROB Occupancy at Mispredict: 29.94
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06491
BRANCH_INDIRECT: 0.3259
BRANCH_CONDITIONAL: 11.91
BRANCH_DIRECT_CALL: 0.395
BRANCH_INDIRECT_CALL: 0.4715
BRANCH_RETURN: 0.3703


====Backend Stall Breakdown====
ROB_STALL: 206479
LQ_STALL: 0
SQ_STALL: 924783


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 119.78333
REPLAY_LOAD: 50.587524
NON_REPLAY_LOAD: 13.1172285

== Total ==
ADDR_TRANS: 50309
REPLAY_LOAD: 25142
NON_REPLAY_LOAD: 131028

== Counts ==
ADDR_TRANS: 420
REPLAY_LOAD: 497
NON_REPLAY_LOAD: 9989

cpu0->cpu0_STLB TOTAL        ACCESS:    2081570 HIT:    2053914 MISS:      27656 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2081570 HIT:    2053914 MISS:      27656 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 194.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   10161936 HIT:    8743536 MISS:    1418400 MSHR_MERGE:      77246
cpu0->cpu0_L2C LOAD         ACCESS:    7793807 HIT:    6708533 MISS:    1085274 MSHR_MERGE:      10563
cpu0->cpu0_L2C RFO          ACCESS:     592469 HIT:     439693 MISS:     152776 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     556258 HIT:     444113 MISS:     112145 MSHR_MERGE:      66683
cpu0->cpu0_L2C WRITE        ACCESS:    1155875 HIT:    1137725 MISS:      18150 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      63527 HIT:      13472 MISS:      50055 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     904464 ISSUED:     287509 USEFUL:       5354 USELESS:       8879
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.54 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14947606 HIT:    7528224 MISS:    7419382 MSHR_MERGE:    1825345
cpu0->cpu0_L1I LOAD         ACCESS:   14947606 HIT:    7528224 MISS:    7419382 MSHR_MERGE:    1825345
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.01 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30283966 HIT:   25146912 MISS:    5137054 MSHR_MERGE:    1916641
cpu0->cpu0_L1D LOAD         ACCESS:   16507583 HIT:   13716899 MISS:    2790684 MSHR_MERGE:     590915
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     721389 HIT:     224407 MISS:     496982 MSHR_MERGE:     132334
cpu0->cpu0_L1D WRITE        ACCESS:   12986152 HIT:   11200423 MISS:    1785729 MSHR_MERGE:    1193260
cpu0->cpu0_L1D TRANSLATION  ACCESS:      68842 HIT:       5183 MISS:      63659 MSHR_MERGE:        132
cpu0->cpu0_L1D PREFETCH REQUESTED:     931919 ISSUED:     721383 USEFUL:      84657 USELESS:      50198
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.94 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12259567 HIT:   10195009 MISS:    2064558 MSHR_MERGE:    1037291
cpu0->cpu0_ITLB LOAD         ACCESS:   12259567 HIT:   10195009 MISS:    2064558 MSHR_MERGE:    1037291
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.344 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28112858 HIT:   26675785 MISS:    1437073 MSHR_MERGE:     382770
cpu0->cpu0_DTLB LOAD         ACCESS:   28112858 HIT:   26675785 MISS:    1437073 MSHR_MERGE:     382770
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.711 cycles
cpu0->LLC TOTAL        ACCESS:    1574115 HIT:    1474726 MISS:      99389 MSHR_MERGE:       3815
cpu0->LLC LOAD         ACCESS:    1074711 HIT:    1016694 MISS:      58017 MSHR_MERGE:        341
cpu0->LLC RFO          ACCESS:     152774 HIT:     147784 MISS:       4990 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      45462 HIT:      27752 MISS:      17710 MSHR_MERGE:       3474
cpu0->LLC WRITE        ACCESS:     251113 HIT:     250651 MISS:        462 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      50055 HIT:      31845 MISS:      18210 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.26 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        985
  ROW_BUFFER_MISS:      94127
  AVG DBUS CONGESTED CYCLE: 4.004
Channel 0 WQ ROW_BUFFER_HIT:        693
  ROW_BUFFER_MISS:       5626
  FULL:          0
Channel 0 REFRESHES ISSUED:       7872

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       484769       579944       109900         9326
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           26         2260         3561         2008
  STLB miss resolved @ L2C                0          823         3984         6887         4738
  STLB miss resolved @ LLC                0          332         5918        16322        12024
  STLB miss resolved @ MEM                0            0         2563         9773        14268

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             193468        48457      1337601       182882          482
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          618          601           88
  STLB miss resolved @ L2C                0          315         1771         1285           26
  STLB miss resolved @ LLC                0           20         2141         2611           86
  STLB miss resolved @ MEM                0            0          472          611          269
[2025-09-18 09:35:47] END   suite=qualcomm_srv trace=srv295_ap (rc=0)
