###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       223364   # Number of WRITE/WRITEP commands
num_reads_done                 =       525384   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       434010   # Number of read row buffer hits
num_read_cmds                  =       525384   # Number of READ/READP commands
num_writes_done                =       223367   # Number of read requests issued
num_write_row_hits             =       166003   # Number of write row buffer hits
num_act_cmds                   =       149278   # Number of ACT commands
num_pre_cmds                   =       149250   # Number of PRE commands
num_ondemand_pres              =       126759   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9442949   # Cyles of rank active rank.0
rank_active_cycles.1           =      9161717   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       557051   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       838283   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       694628   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7518   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2607   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1666   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1153   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1696   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2740   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3214   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         5004   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         9885   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18641   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           38   # Write cmd latency (cycles)
write_latency[20-39]           =          885   # Write cmd latency (cycles)
write_latency[40-59]           =         1628   # Write cmd latency (cycles)
write_latency[60-79]           =         4010   # Write cmd latency (cycles)
write_latency[80-99]           =         8161   # Write cmd latency (cycles)
write_latency[100-119]         =        11276   # Write cmd latency (cycles)
write_latency[120-139]         =        15185   # Write cmd latency (cycles)
write_latency[140-159]         =        15855   # Write cmd latency (cycles)
write_latency[160-179]         =        15802   # Write cmd latency (cycles)
write_latency[180-199]         =        15493   # Write cmd latency (cycles)
write_latency[200-]            =       135031   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       244014   # Read request latency (cycles)
read_latency[40-59]            =        76257   # Read request latency (cycles)
read_latency[60-79]            =        68966   # Read request latency (cycles)
read_latency[80-99]            =        22477   # Read request latency (cycles)
read_latency[100-119]          =        15693   # Read request latency (cycles)
read_latency[120-139]          =        12299   # Read request latency (cycles)
read_latency[140-159]          =         8976   # Read request latency (cycles)
read_latency[160-179]          =         6982   # Read request latency (cycles)
read_latency[180-199]          =         5823   # Read request latency (cycles)
read_latency[200-]             =        63896   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.11503e+09   # Write energy
read_energy                    =  2.11835e+09   # Read energy
act_energy                     =  4.08425e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.67384e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.02376e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8924e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71691e+09   # Active standby energy rank.1
average_read_latency           =      104.125   # Average read request latency (cycles)
average_interarrival           =      13.3555   # Average request interarrival latency (cycles)
total_energy                   =  1.66255e+10   # Total energy (pJ)
average_power                  =      1662.55   # Average power (mW)
average_bandwidth              =      6.38934   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       252585   # Number of WRITE/WRITEP commands
num_reads_done                 =       555458   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       457654   # Number of read row buffer hits
num_read_cmds                  =       555457   # Number of READ/READP commands
num_writes_done                =       252588   # Number of read requests issued
num_write_row_hits             =       190308   # Number of write row buffer hits
num_act_cmds                   =       160715   # Number of ACT commands
num_pre_cmds                   =       160688   # Number of PRE commands
num_ondemand_pres              =       137574   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9347338   # Cyles of rank active rank.0
rank_active_cycles.1           =      9297205   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       652662   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       702795   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       755777   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5993   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2448   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1560   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1154   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1653   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2719   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3171   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         5097   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         9882   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18594   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           38   # Write cmd latency (cycles)
write_latency[20-39]           =          910   # Write cmd latency (cycles)
write_latency[40-59]           =         1753   # Write cmd latency (cycles)
write_latency[60-79]           =         4802   # Write cmd latency (cycles)
write_latency[80-99]           =         9941   # Write cmd latency (cycles)
write_latency[100-119]         =        13254   # Write cmd latency (cycles)
write_latency[120-139]         =        16871   # Write cmd latency (cycles)
write_latency[140-159]         =        16701   # Write cmd latency (cycles)
write_latency[160-179]         =        17066   # Write cmd latency (cycles)
write_latency[180-199]         =        17410   # Write cmd latency (cycles)
write_latency[200-]            =       153839   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       239003   # Read request latency (cycles)
read_latency[40-59]            =        81046   # Read request latency (cycles)
read_latency[60-79]            =        75836   # Read request latency (cycles)
read_latency[80-99]            =        26099   # Read request latency (cycles)
read_latency[100-119]          =        17725   # Read request latency (cycles)
read_latency[120-139]          =        13997   # Read request latency (cycles)
read_latency[140-159]          =         9936   # Read request latency (cycles)
read_latency[160-179]          =         7931   # Read request latency (cycles)
read_latency[180-199]          =         6713   # Read request latency (cycles)
read_latency[200-]             =        77170   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.2609e+09   # Write energy
read_energy                    =   2.2396e+09   # Read energy
act_energy                     =  4.39716e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.13278e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.37342e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83274e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80146e+09   # Active standby energy rank.1
average_read_latency           =      114.752   # Average read request latency (cycles)
average_interarrival           =      12.3755   # Average request interarrival latency (cycles)
total_energy                   =  1.69297e+10   # Total energy (pJ)
average_power                  =      1692.97   # Average power (mW)
average_bandwidth              =      6.89533   # Average bandwidth
