// Seed: 2460933647
module module_0 (
    input  wand id_0,
    output wire id_1
);
  assign module_1.id_1 = 0;
  assign id_1 = -1;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    input supply1 id_2,
    output wor id_3,
    input wor id_4,
    output uwire id_5,
    output wor id_6,
    input tri1 id_7,
    output supply1 id_8,
    input uwire id_9,
    input wire id_10,
    input wand id_11
);
  logic id_13, id_14;
  module_0 modCall_1 (
      id_2,
      id_8
  );
endmodule
module module_0 (
    access,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    module_2,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_3 #(
    parameter id_1 = 32'd20
) (
    input wor  id_0,
    input wire _id_1,
    input tri1 id_2
);
  logic id_4 = -1, id_5, id_6;
  wire [id_1 : id_1] id_7;
  module_2 modCall_1 (
      id_4,
      id_7,
      id_4,
      id_5,
      id_4,
      id_5,
      id_6,
      id_6,
      id_4
  );
endmodule
