$date
	Sun Oct 29 23:30:29 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Lab6_Lq1_tb $end
$var wire 1 ! Q $end
$var reg 1 " clk $end
$scope module uwu $end
$var wire 1 " clk $end
$var wire 1 # w $end
$var wire 1 ! Q $end
$var reg 1 $ state $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
z#
0"
z!
$end
#10
1$
1!
1#
1"
#20
z!
z#
0"
#30
0$
0!
0#
1"
#40
z!
z#
0"
#50
1$
1!
1#
1"
#60
z!
z#
0"
#70
0$
0!
0#
1"
#80
z!
z#
0"
#90
1$
1!
1#
1"
#100
z!
z#
0"
