// Seed: 1748106998
module module_0 (
    input uwire id_0,
    input wire id_1,
    input wor id_2,
    input wire id_3,
    input wand id_4,
    input supply0 id_5,
    input tri0 id_6,
    output uwire id_7,
    input supply0 id_8,
    input uwire id_9,
    input supply1 id_10,
    output wand id_11,
    input wor id_12,
    output supply0 id_13,
    input uwire id_14,
    input supply0 id_15,
    output tri id_16
);
  wire id_18;
endmodule
module module_1 #(
    parameter id_11 = 32'd68,
    parameter id_12 = 32'd8
) (
    input supply0 id_0,
    input wor id_1,
    input supply1 id_2,
    output logic id_3,
    output tri1 id_4
);
  tri0 id_6;
  wire id_7;
  wire id_8;
  always if (1 || 1) id_3 <= 1;
  assign id_4 = id_6 == id_1;
  wire id_9;
  wire id_10;
  defparam id_11.id_12 = 1;
  tri0 id_13 = id_1;
  module_0(
      id_0,
      id_0,
      id_1,
      id_2,
      id_13,
      id_13,
      id_0,
      id_4,
      id_2,
      id_2,
      id_1,
      id_4,
      id_13,
      id_4,
      id_13,
      id_0,
      id_13
  );
endmodule
