#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sat Dec 03 15:31:39 2016
# Process ID: 4648
# Current directory: C:/xup/embedded/2015_2_zynq_labs/lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14260 C:\xup\embedded\2015_2_zynq_labs\lab2\lab2.xpr
# Log file: C:/xup/embedded/2015_2_zynq_labs/lab2/vivado.log
# Journal file: C:/xup/embedded/2015_2_zynq_labs/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/xup/embedded/2015_2_zynq_labs/lab2/lab2.xpr
save_project_as lab3 C:/xup/embedded/2015_2_zynq_labs/lab3/lab3 -force
set_property  ip_repo_paths  C:/xup/embedded/2015_2_zynq_labs/led_ip [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/xup/embedded/2015_2_zynq_labs/led_ip/ip_repo [current_project]
update_ip_catalog
open_bd_design {C:/xup/embedded/2015_2_zynq_labs/lab3/lab3/lab3.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:led_ip:1.0 led_ip_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins led_ip_0/S_AXI]
regenerate_bd_layout
startgroup
create_bd_port -dir O -from 7 -to 0 LED
connect_bd_net [get_bd_pins /led_ip_0/LED] [get_bd_ports LED]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
validate_bd_design
regenerate_bd_layout
add_files -fileset constrs_1 -norecurse C:/xup/2015_2_zynq_sources/lab3/lab3_zed.xdc
generate_target all [get_files  C:/xup/embedded/2015_2_zynq_labs/lab3/lab3/lab3.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files C:/xup/embedded/2015_2_zynq_labs/lab3/lab3/lab3.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/xup/embedded/2015_2_zynq_labs/lab3/lab3/lab3.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 {system_xbar_0_synth_1 system_led_ip_0_0_synth_1 system_axi_bram_ctrl_0_0_synth_1 system_axi_bram_ctrl_0_bram_0_synth_1 system_auto_pc_0_synth_1 system_auto_pc_1_synth_1 system_auto_pc_2_synth_1 system_auto_pc_3_synth_1}
export_simulation -of_objects [get_files C:/xup/embedded/2015_2_zynq_labs/lab3/lab3/lab3.srcs/sources_1/bd/system/system.bd] -directory C:/xup/embedded/2015_2_zynq_labs/lab3/lab3/lab3.ip_user_files/sim_scripts -ip_user_files_dir C:/xup/embedded/2015_2_zynq_labs/lab3/lab3/lab3.ip_user_files -ipstatic_source_dir C:/xup/embedded/2015_2_zynq_labs/lab3/lab3/lab3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/xup/embedded/2015_2_zynq_labs/lab3/lab3/lab3.cache/compile_simlib/modelsim} {questa=C:/xup/embedded/2015_2_zynq_labs/lab3/lab3/lab3.cache/compile_simlib/questa} {riviera=C:/xup/embedded/2015_2_zynq_labs/lab3/lab3/lab3.cache/compile_simlib/riviera} {activehdl=C:/xup/embedded/2015_2_zynq_labs/lab3/lab3/lab3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
