/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* SCL */
#define SCL_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define SCL_0_INBUF_ENABLED 1u
#define SCL_0_INIT_DRIVESTATE 1u
#define SCL_0_INIT_MUXSEL 19u
#define SCL_0_INPUT_SYNC 2u
#define SCL_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SCL_0_NUM 4u
#define SCL_0_PORT GPIO_PRT6
#define SCL_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SCL_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SCL_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define SCL_INBUF_ENABLED 1u
#define SCL_INIT_DRIVESTATE 1u
#define SCL_INIT_MUXSEL 19u
#define SCL_INPUT_SYNC 2u
#define SCL_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SCL_NUM 4u
#define SCL_PORT GPIO_PRT6
#define SCL_SLEWRATE CY_GPIO_SLEW_FAST
#define SCL_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SDA */
#define SDA_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define SDA_0_INBUF_ENABLED 1u
#define SDA_0_INIT_DRIVESTATE 1u
#define SDA_0_INIT_MUXSEL 19u
#define SDA_0_INPUT_SYNC 2u
#define SDA_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SDA_0_NUM 5u
#define SDA_0_PORT GPIO_PRT6
#define SDA_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SDA_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SDA_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define SDA_INBUF_ENABLED 1u
#define SDA_INIT_DRIVESTATE 1u
#define SDA_INIT_MUXSEL 19u
#define SDA_INPUT_SYNC 2u
#define SDA_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SDA_NUM 5u
#define SDA_PORT GPIO_PRT6
#define SDA_SLEWRATE CY_GPIO_SLEW_FAST
#define SDA_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CLCD_E */
#define CLCD_E_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_E_0_INBUF_ENABLED 0u
#define CLCD_E_0_INIT_DRIVESTATE 0u
#define CLCD_E_0_INIT_MUXSEL 0u
#define CLCD_E_0_INPUT_SYNC 2u
#define CLCD_E_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_E_0_NUM 6u
#define CLCD_E_0_PORT GPIO_PRT9
#define CLCD_E_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_E_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CLCD_E_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_E_INBUF_ENABLED 0u
#define CLCD_E_INIT_DRIVESTATE 0u
#define CLCD_E_INIT_MUXSEL 0u
#define CLCD_E_INPUT_SYNC 2u
#define CLCD_E_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_E_NUM 6u
#define CLCD_E_PORT GPIO_PRT9
#define CLCD_E_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_E_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CLCD_RS */
#define CLCD_RS_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_RS_0_INBUF_ENABLED 0u
#define CLCD_RS_0_INIT_DRIVESTATE 0u
#define CLCD_RS_0_INIT_MUXSEL 0u
#define CLCD_RS_0_INPUT_SYNC 2u
#define CLCD_RS_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_RS_0_NUM 3u
#define CLCD_RS_0_PORT GPIO_PRT6
#define CLCD_RS_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_RS_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CLCD_RS_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_RS_INBUF_ENABLED 0u
#define CLCD_RS_INIT_DRIVESTATE 0u
#define CLCD_RS_INIT_MUXSEL 0u
#define CLCD_RS_INPUT_SYNC 2u
#define CLCD_RS_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_RS_NUM 3u
#define CLCD_RS_PORT GPIO_PRT6
#define CLCD_RS_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_RS_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CLCD_RW */
#define CLCD_RW_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_RW_0_INBUF_ENABLED 0u
#define CLCD_RW_0_INIT_DRIVESTATE 0u
#define CLCD_RW_0_INIT_MUXSEL 0u
#define CLCD_RW_0_INPUT_SYNC 2u
#define CLCD_RW_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_RW_0_NUM 2u
#define CLCD_RW_0_PORT GPIO_PRT6
#define CLCD_RW_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_RW_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CLCD_RW_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_RW_INBUF_ENABLED 0u
#define CLCD_RW_INIT_DRIVESTATE 0u
#define CLCD_RW_INIT_MUXSEL 0u
#define CLCD_RW_INPUT_SYNC 2u
#define CLCD_RW_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_RW_NUM 2u
#define CLCD_RW_PORT GPIO_PRT6
#define CLCD_RW_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_RW_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_rx */
#define UART_rx_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_rx_0_INBUF_ENABLED 1u
#define UART_rx_0_INIT_DRIVESTATE 1u
#define UART_rx_0_INIT_MUXSEL 18u
#define UART_rx_0_INPUT_SYNC 2u
#define UART_rx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_rx_0_NUM 0u
#define UART_rx_0_PORT GPIO_PRT10
#define UART_rx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_rx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_rx_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_rx_INBUF_ENABLED 1u
#define UART_rx_INIT_DRIVESTATE 1u
#define UART_rx_INIT_MUXSEL 18u
#define UART_rx_INPUT_SYNC 2u
#define UART_rx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_rx_NUM 0u
#define UART_rx_PORT GPIO_PRT10
#define UART_rx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_rx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_tx */
#define UART_tx_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_0_INBUF_ENABLED 0u
#define UART_tx_0_INIT_DRIVESTATE 1u
#define UART_tx_0_INIT_MUXSEL 18u
#define UART_tx_0_INPUT_SYNC 2u
#define UART_tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_0_NUM 1u
#define UART_tx_0_PORT GPIO_PRT10
#define UART_tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_tx_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_INBUF_ENABLED 0u
#define UART_tx_INIT_DRIVESTATE 1u
#define UART_tx_INIT_MUXSEL 18u
#define UART_tx_INPUT_SYNC 2u
#define UART_tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_NUM 1u
#define UART_tx_PORT GPIO_PRT10
#define UART_tx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* sampleV */
#define sampleV_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define sampleV_0_INBUF_ENABLED 1u
#define sampleV_0_INIT_DRIVESTATE 0u
#define sampleV_0_INIT_MUXSEL 0u
#define sampleV_0_INPUT_SYNC 2u
#define sampleV_0_INTERRUPT_MODE CY_GPIO_INTR_FALLING
#define sampleV_0_NUM 1u
#define sampleV_0_PORT GPIO_PRT9
#define sampleV_0_SLEWRATE CY_GPIO_SLEW_FAST
#define sampleV_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define sampleV_DRIVEMODE CY_GPIO_DM_HIGHZ
#define sampleV_INBUF_ENABLED 1u
#define sampleV_INIT_DRIVESTATE 0u
#define sampleV_INIT_MUXSEL 0u
#define sampleV_INPUT_SYNC 2u
#define sampleV_INTERRUPT_MODE CY_GPIO_INTR_FALLING
#define sampleV_NUM 1u
#define sampleV_PORT GPIO_PRT9
#define sampleV_SLEWRATE CY_GPIO_SLEW_FAST
#define sampleV_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CLCD_DB4 */
#define CLCD_DB4_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_DB4_0_INBUF_ENABLED 0u
#define CLCD_DB4_0_INIT_DRIVESTATE 0u
#define CLCD_DB4_0_INIT_MUXSEL 0u
#define CLCD_DB4_0_INPUT_SYNC 2u
#define CLCD_DB4_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_DB4_0_NUM 5u
#define CLCD_DB4_0_PORT GPIO_PRT9
#define CLCD_DB4_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_DB4_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CLCD_DB4_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_DB4_INBUF_ENABLED 0u
#define CLCD_DB4_INIT_DRIVESTATE 0u
#define CLCD_DB4_INIT_MUXSEL 0u
#define CLCD_DB4_INPUT_SYNC 2u
#define CLCD_DB4_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_DB4_NUM 5u
#define CLCD_DB4_PORT GPIO_PRT9
#define CLCD_DB4_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_DB4_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CLCD_DB5 */
#define CLCD_DB5_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_DB5_0_INBUF_ENABLED 0u
#define CLCD_DB5_0_INIT_DRIVESTATE 0u
#define CLCD_DB5_0_INIT_MUXSEL 0u
#define CLCD_DB5_0_INPUT_SYNC 2u
#define CLCD_DB5_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_DB5_0_NUM 4u
#define CLCD_DB5_0_PORT GPIO_PRT9
#define CLCD_DB5_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_DB5_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CLCD_DB5_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_DB5_INBUF_ENABLED 0u
#define CLCD_DB5_INIT_DRIVESTATE 0u
#define CLCD_DB5_INIT_MUXSEL 0u
#define CLCD_DB5_INPUT_SYNC 2u
#define CLCD_DB5_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_DB5_NUM 4u
#define CLCD_DB5_PORT GPIO_PRT9
#define CLCD_DB5_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_DB5_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CLCD_DB6 */
#define CLCD_DB6_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_DB6_0_INBUF_ENABLED 0u
#define CLCD_DB6_0_INIT_DRIVESTATE 0u
#define CLCD_DB6_0_INIT_MUXSEL 0u
#define CLCD_DB6_0_INPUT_SYNC 2u
#define CLCD_DB6_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_DB6_0_NUM 3u
#define CLCD_DB6_0_PORT GPIO_PRT9
#define CLCD_DB6_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_DB6_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CLCD_DB6_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_DB6_INBUF_ENABLED 0u
#define CLCD_DB6_INIT_DRIVESTATE 0u
#define CLCD_DB6_INIT_MUXSEL 0u
#define CLCD_DB6_INPUT_SYNC 2u
#define CLCD_DB6_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_DB6_NUM 3u
#define CLCD_DB6_PORT GPIO_PRT9
#define CLCD_DB6_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_DB6_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CLCD_DB7 */
#define CLCD_DB7_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_DB7_0_INBUF_ENABLED 0u
#define CLCD_DB7_0_INIT_DRIVESTATE 0u
#define CLCD_DB7_0_INIT_MUXSEL 0u
#define CLCD_DB7_0_INPUT_SYNC 2u
#define CLCD_DB7_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_DB7_0_NUM 2u
#define CLCD_DB7_0_PORT GPIO_PRT9
#define CLCD_DB7_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_DB7_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CLCD_DB7_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_DB7_INBUF_ENABLED 0u
#define CLCD_DB7_INIT_DRIVESTATE 0u
#define CLCD_DB7_INIT_MUXSEL 0u
#define CLCD_DB7_INPUT_SYNC 2u
#define CLCD_DB7_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_DB7_NUM 2u
#define CLCD_DB7_PORT GPIO_PRT9
#define CLCD_DB7_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_DB7_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* fault_led */
#define fault_led_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define fault_led_0_INBUF_ENABLED 0u
#define fault_led_0_INIT_DRIVESTATE 0u
#define fault_led_0_INIT_MUXSEL 0u
#define fault_led_0_INPUT_SYNC 2u
#define fault_led_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define fault_led_0_NUM 6u
#define fault_led_0_PORT GPIO_PRT12
#define fault_led_0_SLEWRATE CY_GPIO_SLEW_FAST
#define fault_led_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define fault_led_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define fault_led_INBUF_ENABLED 0u
#define fault_led_INIT_DRIVESTATE 0u
#define fault_led_INIT_MUXSEL 0u
#define fault_led_INPUT_SYNC 2u
#define fault_led_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define fault_led_NUM 6u
#define fault_led_PORT GPIO_PRT12
#define fault_led_SLEWRATE CY_GPIO_SLEW_FAST
#define fault_led_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Estop_test */
#define Estop_test_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Estop_test_0_INBUF_ENABLED 1u
#define Estop_test_0_INIT_DRIVESTATE 0u
#define Estop_test_0_INIT_MUXSEL 0u
#define Estop_test_0_INPUT_SYNC 2u
#define Estop_test_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Estop_test_0_NUM 6u
#define Estop_test_0_PORT GPIO_PRT10
#define Estop_test_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Estop_test_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Estop_test_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Estop_test_INBUF_ENABLED 1u
#define Estop_test_INIT_DRIVESTATE 0u
#define Estop_test_INIT_MUXSEL 0u
#define Estop_test_INPUT_SYNC 2u
#define Estop_test_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Estop_test_NUM 6u
#define Estop_test_PORT GPIO_PRT10
#define Estop_test_SLEWRATE CY_GPIO_SLEW_FAST
#define Estop_test_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Estop_emergency_LED */
#define Estop_emergency_LED_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Estop_emergency_LED_0_INBUF_ENABLED 0u
#define Estop_emergency_LED_0_INIT_DRIVESTATE 0u
#define Estop_emergency_LED_0_INIT_MUXSEL 0u
#define Estop_emergency_LED_0_INPUT_SYNC 2u
#define Estop_emergency_LED_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Estop_emergency_LED_0_NUM 1u
#define Estop_emergency_LED_0_PORT GPIO_PRT5
#define Estop_emergency_LED_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Estop_emergency_LED_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Estop_emergency_LED_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Estop_emergency_LED_INBUF_ENABLED 0u
#define Estop_emergency_LED_INIT_DRIVESTATE 0u
#define Estop_emergency_LED_INIT_MUXSEL 0u
#define Estop_emergency_LED_INPUT_SYNC 2u
#define Estop_emergency_LED_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Estop_emergency_LED_NUM 1u
#define Estop_emergency_LED_PORT GPIO_PRT5
#define Estop_emergency_LED_SLEWRATE CY_GPIO_SLEW_FAST
#define Estop_emergency_LED_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Inertial_emergency_LED */
#define Inertial_emergency_LED_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Inertial_emergency_LED_0_INBUF_ENABLED 0u
#define Inertial_emergency_LED_0_INIT_DRIVESTATE 1u
#define Inertial_emergency_LED_0_INIT_MUXSEL 0u
#define Inertial_emergency_LED_0_INPUT_SYNC 2u
#define Inertial_emergency_LED_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Inertial_emergency_LED_0_NUM 0u
#define Inertial_emergency_LED_0_PORT GPIO_PRT5
#define Inertial_emergency_LED_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Inertial_emergency_LED_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Inertial_emergency_LED_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Inertial_emergency_LED_INBUF_ENABLED 0u
#define Inertial_emergency_LED_INIT_DRIVESTATE 1u
#define Inertial_emergency_LED_INIT_MUXSEL 0u
#define Inertial_emergency_LED_INPUT_SYNC 2u
#define Inertial_emergency_LED_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Inertial_emergency_LED_NUM 0u
#define Inertial_emergency_LED_PORT GPIO_PRT5
#define Inertial_emergency_LED_SLEWRATE CY_GPIO_SLEW_FAST
#define Inertial_emergency_LED_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
