<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v43-2012-12-04.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.3 2012-12-04" file="US20140002766A1-20140102.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20131218" date-publ="20140102"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20140002766</doc-number><kind>A1</kind><date>20140102</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>14017692</doc-number><date>20130904</date></document-id></application-reference><us-application-series-code>14</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>CN</country><doc-number>200910077351.1</doc-number><date>20090218</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>33</main-group><subgroup>60</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20140102</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>33</main-group><subgroup>60</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20140102</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc></classifications-cpc><classification-national><country>US</country><main-classification>349 58</main-classification><further-classification>257 88</further-classification></classification-national><invention-title id="d0e61">ARRAY SUBSTRATE AND LIQUID CRYSTAL DISPLAY</invention-title><us-related-documents><division><relation><parent-doc><document-id><country>US</country><doc-number>12702495</doc-number><date>20100209</date></document-id><parent-grant-document><document-id><country>US</country><doc-number>8553184</doc-number></document-id></parent-grant-document></parent-doc><child-doc><document-id><country>US</country><doc-number>14017692</doc-number></document-id></child-doc></relation></division></us-related-documents><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>Beijing BOE Optoelectronics Technology Co., Ltd.</orgname><address><city>Beijing</city><country>CN</country></address></addressbook><residence><country>CN</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>GAO</last-name><first-name>Xuesong</first-name><address><city>Beijing</city><country>CN</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>Beijing BOE Optoelectronics Technology Co., Ltd.</orgname><role>03</role><address><city>Beijing</city><country>CN</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">An array substrate, comprising a substrate and a data line and a gate line formed on the substrate. The data line and gate line cross each other to define a pixel region and the pixel region comprises a reflective region and a transparent region. The pixel region further comprises: a pixel electrode, formed with a transparent conductive film on the substrate and provided at least in the transparent region; a thin film transistor, formed on the substrate, the transparent conductive film being retained below the gate line and a gate electrode of the thin film transistor; a planarization film, covering the thin film transistor on the substrate; and a reflective layer, formed on the planarization film and disposed in the reflective region of the pixel region. A method of manufacturing the array substrate is provided.</p></abstract></us-patent-application>