{
  "design": {
    "design_info": {
      "boundary_crc": "0x743BF6CD5493D6B7",
      "device": "xczu3eg-sbva484-1-e",
      "name": "ultra96v2_bd",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "axis_dwidth_converter_0": "",
      "axis_dwidth_converter_1": "",
      "fir_compiler_0": "",
      "axis_broadcaster_0": "",
      "cic_compiler_0": "",
      "axis_combiner_0": "",
      "cmpy_0": "",
      "dds_compiler_0": "",
      "cic_compiler_1": "",
      "CPU": {
        "axi_bram_ctrl_0": "",
        "axi_uart16550_0": "",
        "blk_mem_gen_0": "",
        "clk_wiz_0": "",
        "fan_pwm": "",
        "hd_gpio": "",
        "rst_ps8_0_100M": "",
        "xlconcat_0": "",
        "xlslice_0": "",
        "zynq_ultra_ps_e_0": "",
        "ps8_0_axi_periph": {
          "xbar": "",
          "s00_couplers": {},
          "s01_couplers": {},
          "m00_couplers": {
            "auto_ds": "",
            "auto_pc": ""
          },
          "m01_couplers": {
            "auto_ds": "",
            "auto_pc": ""
          },
          "m02_couplers": {
            "auto_ds": ""
          },
          "m03_couplers": {
            "auto_ds": "",
            "auto_pc": ""
          }
        },
        "proc_sys_reset_0": ""
      },
      "dds_compiler_1": "",
      "bus_to_axis_0": "",
      "xlslice_0": "",
      "xlconstant_0": "",
      "xlslice_3": "",
      "cvt_offset_binary_0": ""
    },
    "interface_ports": {
      "FAN_PWM": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      }
    },
    "ports": {
      "BT_HCI_CTS": {
        "direction": "I"
      },
      "BT_HCI_RTS": {
        "direction": "O"
      },
      "HD_GPIO": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "axis_dwidth_converter_0": {
        "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
        "xci_name": "ultra96v2_bd_axis_dwidth_converter_0_0",
        "parameters": {
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_BITS_PER_BYTE": {
            "value": "0"
          }
        }
      },
      "axis_dwidth_converter_1": {
        "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
        "xci_name": "ultra96v2_bd_axis_dwidth_converter_1_0",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "6"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "3"
          }
        }
      },
      "fir_compiler_0": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "xci_name": "ultra96v2_bd_fir_compiler_0_0",
        "parameters": {
          "BestPrecision": {
            "value": "true"
          },
          "Clock_Frequency": {
            "value": "122.88"
          },
          "CoefficientSource": {
            "value": "COE_File"
          },
          "Coefficient_File": {
            "value": "../../../../../../../FIR filter coefficients.coe"
          },
          "Coefficient_Fractional_Bits": {
            "value": "25"
          },
          "Coefficient_Sets": {
            "value": "1"
          },
          "Coefficient_Sign": {
            "value": "Signed"
          },
          "Coefficient_Structure": {
            "value": "Inferred"
          },
          "Coefficient_Width": {
            "value": "22"
          },
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "Data_Fractional_Bits": {
            "value": "0"
          },
          "Data_Sign": {
            "value": "Signed"
          },
          "Data_Width": {
            "value": "16"
          },
          "Decimation_Rate": {
            "value": "1"
          },
          "Filter_Architecture": {
            "value": "Systolic_Multiply_Accumulate"
          },
          "Filter_Type": {
            "value": "Interpolation"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "Interpolation_Rate": {
            "value": "8"
          },
          "M_DATA_Has_TREADY": {
            "value": "true"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Number_Channels": {
            "value": "2"
          },
          "Output_Rounding_Mode": {
            "value": "Symmetric_Rounding_to_Zero"
          },
          "Output_Width": {
            "value": "20"
          },
          "Quantization": {
            "value": "Quantize_Only"
          },
          "RateSpecification": {
            "value": "Frequency_Specification"
          },
          "S_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Sample_Frequency": {
            "value": "0.048"
          },
          "Select_Pattern": {
            "value": "All"
          },
          "Zero_Pack_Factor": {
            "value": "1"
          }
        }
      },
      "axis_broadcaster_0": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "xci_name": "ultra96v2_bd_axis_broadcaster_0_0",
        "parameters": {
          "M00_TDATA_REMAP": {
            "value": "tdata[23:0]"
          },
          "M01_TDATA_REMAP": {
            "value": "tdata[47:24]"
          },
          "M02_TDATA_REMAP": {
            "value": "tdata[23:0]"
          },
          "M_TDATA_NUM_BYTES": {
            "value": "3"
          },
          "NUM_MI": {
            "value": "2"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "6"
          }
        }
      },
      "cic_compiler_0": {
        "vlnv": "xilinx.com:ip:cic_compiler:4.0",
        "xci_name": "ultra96v2_bd_cic_compiler_0_0",
        "parameters": {
          "Clock_Frequency": {
            "value": "122.88"
          },
          "Fixed_Or_Initial_Rate": {
            "value": "320"
          },
          "HAS_ARESETN": {
            "value": "true"
          },
          "HAS_DOUT_TREADY": {
            "value": "false"
          },
          "Input_Data_Width": {
            "value": "20"
          },
          "Input_Sample_Frequency": {
            "value": "0.384"
          },
          "Maximum_Rate": {
            "value": "320"
          },
          "Minimum_Rate": {
            "value": "320"
          },
          "Number_Of_Stages": {
            "value": "6"
          },
          "Output_Data_Width": {
            "value": "23"
          },
          "Quantization": {
            "value": "Truncation"
          },
          "SamplePeriod": {
            "value": "320"
          }
        }
      },
      "axis_combiner_0": {
        "vlnv": "xilinx.com:ip:axis_combiner:1.1",
        "xci_name": "ultra96v2_bd_axis_combiner_0_0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "3"
          }
        }
      },
      "cmpy_0": {
        "vlnv": "xilinx.com:ip:cmpy:6.0",
        "xci_name": "ultra96v2_bd_cmpy_0_0",
        "parameters": {
          "APortWidth": {
            "value": "23"
          },
          "ARESETN": {
            "value": "true"
          },
          "BPortWidth": {
            "value": "16"
          },
          "OutputWidth": {
            "value": "20"
          }
        }
      },
      "dds_compiler_0": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "ultra96v2_bd_dds_compiler_0_0",
        "parameters": {
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "DDS_Clock_Rate": {
            "value": "122.88"
          },
          "Frequency_Resolution": {
            "value": "0.4"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "Has_Phase_Out": {
            "value": "false"
          },
          "Has_TREADY": {
            "value": "false"
          },
          "Latency": {
            "value": "8"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "Auto"
          },
          "Output_Frequency1": {
            "value": "0"
          },
          "Output_Width": {
            "value": "16"
          },
          "PINC1": {
            "value": "0"
          },
          "Phase_Increment": {
            "value": "Streaming"
          },
          "Phase_Width": {
            "value": "29"
          },
          "S_PHASE_Has_TUSER": {
            "value": "Not_Required"
          },
          "Spurious_Free_Dynamic_Range": {
            "value": "96"
          }
        }
      },
      "cic_compiler_1": {
        "vlnv": "xilinx.com:ip:cic_compiler:4.0",
        "xci_name": "ultra96v2_bd_cic_compiler_0_1",
        "parameters": {
          "Clock_Frequency": {
            "value": "122.88"
          },
          "Fixed_Or_Initial_Rate": {
            "value": "320"
          },
          "HAS_ARESETN": {
            "value": "true"
          },
          "HAS_DOUT_TREADY": {
            "value": "false"
          },
          "Input_Data_Width": {
            "value": "20"
          },
          "Input_Sample_Frequency": {
            "value": "0.384"
          },
          "Maximum_Rate": {
            "value": "320"
          },
          "Minimum_Rate": {
            "value": "320"
          },
          "Number_Of_Stages": {
            "value": "6"
          },
          "Output_Data_Width": {
            "value": "23"
          },
          "Quantization": {
            "value": "Truncation"
          },
          "SamplePeriod": {
            "value": "320"
          }
        }
      },
      "CPU": {
        "interface_ports": {
          "FAN_PWM": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          }
        },
        "ports": {
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "BT_HCI_CTS": {
            "direction": "I"
          },
          "BT_HCI_RTS": {
            "direction": "O"
          },
          "clk_out1": {
            "type": "clk",
            "direction": "O"
          },
          "HD_GPIO": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        },
        "components": {
          "axi_bram_ctrl_0": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "ultra96v2_bd_axi_bram_ctrl_0_0",
            "parameters": {
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            }
          },
          "axi_uart16550_0": {
            "vlnv": "xilinx.com:ip:axi_uart16550:2.0",
            "xci_name": "ultra96v2_bd_axi_uart16550_0_0"
          },
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "ultra96v2_bd_blk_mem_gen_0_0",
            "parameters": {
              "EN_SAFETY_CKT": {
                "value": "false"
              }
            }
          },
          "clk_wiz_0": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "ultra96v2_bd_clk_wiz_0_0",
            "parameters": {
              "CLKOUT1_JITTER": {
                "value": "273.224"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "454.749"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "122.88"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "101.375"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "8.250"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "10"
              }
            }
          },
          "fan_pwm": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "ultra96v2_bd_axi_gpio_0_1",
            "parameters": {
              "C_GPIO_WIDTH": {
                "value": "1"
              }
            }
          },
          "hd_gpio": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "ultra96v2_bd_axi_gpio_0_0",
            "parameters": {
              "C_GPIO_WIDTH": {
                "value": "16"
              }
            }
          },
          "rst_ps8_0_100M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "ultra96v2_bd_rst_ps8_0_100M_1"
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "ultra96v2_bd_xlconcat_0_0",
            "parameters": {
              "IN0_WIDTH": {
                "value": "1"
              },
              "IN1_WIDTH": {
                "value": "15"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "ultra96v2_bd_xlslice_0_0",
            "parameters": {
              "DIN_FROM": {
                "value": "14"
              },
              "DIN_WIDTH": {
                "value": "16"
              },
              "DOUT_WIDTH": {
                "value": "15"
              }
            }
          },
          "zynq_ultra_ps_e_0": {
            "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.3",
            "xci_name": "ultra96v2_bd_zynq_ultra_ps_e_0_0",
            "parameters": {
              "PSU_BANK_0_IO_STANDARD": {
                "value": "LVCMOS18"
              },
              "PSU_BANK_1_IO_STANDARD": {
                "value": "LVCMOS18"
              },
              "PSU_BANK_2_IO_STANDARD": {
                "value": "LVCMOS18"
              },
              "PSU_BANK_3_IO_STANDARD": {
                "value": "LVCMOS18"
              },
              "PSU_DDR_RAM_HIGHADDR": {
                "value": "0x7FFFFFFF"
              },
              "PSU_DDR_RAM_HIGHADDR_OFFSET": {
                "value": "0x00000002"
              },
              "PSU_DDR_RAM_LOWADDR_OFFSET": {
                "value": "0x80000000"
              },
              "PSU_MIO_12_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_13_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_14_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_15_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_16_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_17_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_18_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_19_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_20_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_21_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_22_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_23_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_25_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_31_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_35_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_36_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_37_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_39_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_39_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_39_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_40_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_44_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_45_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_76_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_77_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_7_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_8_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_TREE_PERIPHERALS": {
                "value": "UART 1#UART 1#UART 0#UART 0#I2C 1#I2C 1#SPI 1#GPIO0 MIO#GPIO0 MIO#SPI 1#SPI 1#SPI 1#GPIO0 MIO#SD 0#SD 0#SD 0#SD 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#SD 0#SD 0#GPIO0 MIO#SD 0#GPIO0 MIO#PMU GPI 0#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#SPI 0#GPIO1 MIO#GPIO1 MIO#SPI 0#SPI 0#SPI 0#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#GPIO2 MIO#GPIO2 MIO"
              },
              "PSU_MIO_TREE_SIGNALS": {
                "value": "txd#rxd#rxd#txd#scl_out#sda_out#sclk_out#gpio0[7]#gpio0[8]#n_ss_out[0]#miso#mosi#gpio0[12]#sdio0_data_out[0]#sdio0_data_out[1]#sdio0_data_out[2]#sdio0_data_out[3]#gpio0[17]#gpio0[18]#gpio0[19]#gpio0[20]#sdio0_cmd_out#sdio0_clk_out#gpio0[23]#sdio0_cd_n#gpio0[25]#gpi[0]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpio1[35]#gpio1[36]#gpio1[37]#sclk_out#gpio1[39]#gpio1[40]#n_ss_out[0]#miso#mosi#gpio1[44]#gpio1[45]#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#gpio2[76]#gpio2[77]"
              },
              "PSU_SD0_INTERNAL_BUS_WIDTH": {
                "value": "4"
              },
              "PSU_SD1_INTERNAL_BUS_WIDTH": {
                "value": "4"
              },
              "PSU_USB3__DUAL_CLOCK_ENABLE": {
                "value": "1"
              },
              "PSU__ACT_DDR_FREQ_MHZ": {
                "value": "533.333313"
              },
              "PSU__CAN1__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
                "value": "1200.000000"
              },
              "PSU__CRF_APB__ACPU_CTRL__DIVISOR0": {
                "value": "1"
              },
              "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
                "value": "APLL"
              },
              "PSU__CRF_APB__APLL_CTRL__DIV2": {
                "value": "1"
              },
              "PSU__CRF_APB__APLL_CTRL__FBDIV": {
                "value": "72"
              },
              "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0": {
                "value": "3"
              },
              "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
                "value": "250.000000"
              },
              "PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0": {
                "value": "2"
              },
              "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0": {
                "value": "5"
              },
              "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
                "value": "250.000000"
              },
              "PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0": {
                "value": "2"
              },
              "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
                "value": "262.500000"
              },
              "PSU__CRF_APB__DDR_CTRL__DIVISOR0": {
                "value": "4"
              },
              "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
                "value": "533"
              },
              "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
                "value": "600.000000"
              },
              "PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0": {
                "value": "2"
              },
              "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
                "value": "APLL"
              },
              "PSU__CRF_APB__DPLL_CTRL__DIV2": {
                "value": "1"
              },
              "PSU__CRF_APB__DPLL_CTRL__FBDIV": {
                "value": "63"
              },
              "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0": {
                "value": "2"
              },
              "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": {
                "value": "25.000000"
              },
              "PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0": {
                "value": "20"
              },
              "PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1": {
                "value": "1"
              },
              "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED": {
                "value": "1"
              },
              "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": {
                "value": "26.315790"
              },
              "PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0": {
                "value": "19"
              },
              "PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1": {
                "value": "1"
              },
              "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": {
                "value": "300.000000"
              },
              "PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0": {
                "value": "5"
              },
              "PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1": {
                "value": "1"
              },
              "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
                "value": "VPLL"
              },
              "PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED": {
                "value": "1"
              },
              "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
                "value": "600.000000"
              },
              "PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0": {
                "value": "2"
              },
              "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
                "value": "APLL"
              },
              "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
                "value": "500.000000"
              },
              "PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0": {
                "value": "1"
              },
              "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0": {
                "value": "6"
              },
              "PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0": {
                "value": "5"
              },
              "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0": {
                "value": "5"
              },
              "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
                "value": "525.000000"
              },
              "PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0": {
                "value": "2"
              },
              "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__VPLL_CTRL__DIV2": {
                "value": "1"
              },
              "PSU__CRF_APB__VPLL_CTRL__FBDIV": {
                "value": "90"
              },
              "PSU__CRF_APB__VPLL_CTRL__FRACDATA": {
                "value": "0.000000"
              },
              "PSU__CRF_APB__VPLL_CTRL__FRACFREQ": {
                "value": "300"
              },
              "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED": {
                "value": "1"
              },
              "PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0": {
                "value": "3"
              },
              "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
                "value": "500.000000"
              },
              "PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0": {
                "value": "3"
              },
              "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0": {
                "value": "3"
              },
              "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
                "value": "50.000000"
              },
              "PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0": {
                "value": "30"
              },
              "PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1": {
                "value": "1"
              },
              "PSU__CRL_APB__AMS_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0": {
                "value": "15"
              },
              "PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1": {
                "value": "1"
              },
              "PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0": {
                "value": "15"
              },
              "PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1": {
                "value": "1"
              },
              "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
                "value": "500.000000"
              },
              "PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0": {
                "value": "3"
              },
              "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ": {
                "value": "500"
              },
              "PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0": {
                "value": "4"
              },
              "PSU__CRL_APB__CSU_PLL_CTRL__FREQMHZ": {
                "value": "400"
              },
              "PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
                "value": "250.000000"
              },
              "PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0": {
                "value": "6"
              },
              "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
                "value": "1500.000000"
              },
              "PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0": {
                "value": "12"
              },
              "PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1": {
                "value": "1"
              },
              "PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0": {
                "value": "12"
              },
              "PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1": {
                "value": "1"
              },
              "PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0": {
                "value": "12"
              },
              "PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1": {
                "value": "1"
              },
              "PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0": {
                "value": "12"
              },
              "PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1": {
                "value": "1"
              },
              "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0": {
                "value": "4"
              },
              "PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1": {
                "value": "1"
              },
              "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0": {
                "value": "15"
              },
              "PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1": {
                "value": "1"
              },
              "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0": {
                "value": "15"
              },
              "PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1": {
                "value": "1"
              },
              "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__IOPLL_CTRL__DIV2": {
                "value": "1"
              },
              "PSU__CRL_APB__IOPLL_CTRL__FBDIV": {
                "value": "90"
              },
              "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0": {
                "value": "3"
              },
              "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
                "value": "250.000000"
              },
              "PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0": {
                "value": "6"
              },
              "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0": {
                "value": "15"
              },
              "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
                "value": "500.000000"
              },
              "PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0": {
                "value": "3"
              },
              "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0": {
                "value": "15"
              },
              "PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1": {
                "value": "1"
              },
              "PSU__CRL_APB__NAND_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
                "value": "187.500000"
              },
              "PSU__CRL_APB__PCAP_CTRL__DIVISOR0": {
                "value": "8"
              },
              "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0": {
                "value": "15"
              },
              "PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1": {
                "value": "1"
              },
              "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
                "value": "10.000000"
              },
              "PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0": {
                "value": "50"
              },
              "PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1": {
                "value": "3"
              },
              "PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ": {
                "value": "10"
              },
              "PSU__CRL_APB__PL1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ": {
                "value": "299.999700"
              },
              "PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0": {
                "value": "4"
              },
              "PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1": {
                "value": "1"
              },
              "PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ": {
                "value": "374.999625"
              },
              "PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0": {
                "value": "4"
              },
              "PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1": {
                "value": "1"
              },
              "PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0": {
                "value": "5"
              },
              "PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1": {
                "value": "1"
              },
              "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__RPLL_CTRL__DIV2": {
                "value": "1"
              },
              "PSU__CRL_APB__RPLL_CTRL__FBDIV": {
                "value": "90"
              },
              "PSU__CRL_APB__RPLL_CTRL__FRACDATA": {
                "value": "0.000000"
              },
              "PSU__CRL_APB__RPLL_CTRL__FRACFREQ": {
                "value": "25"
              },
              "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED": {
                "value": "1"
              },
              "PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0": {
                "value": "3"
              },
              "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": {
                "value": "187.500000"
              },
              "PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0": {
                "value": "8"
              },
              "PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1": {
                "value": "1"
              },
              "PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
                "value": "187.500000"
              },
              "PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0": {
                "value": "8"
              },
              "PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1": {
                "value": "1"
              },
              "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ": {
                "value": "187.500000"
              },
              "PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0": {
                "value": "8"
              },
              "PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1": {
                "value": "1"
              },
              "PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ": {
                "value": "187.500000"
              },
              "PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0": {
                "value": "8"
              },
              "PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1": {
                "value": "1"
              },
              "PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0": {
                "value": "15"
              },
              "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0": {
                "value": "15"
              },
              "PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1": {
                "value": "1"
              },
              "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0": {
                "value": "15"
              },
              "PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1": {
                "value": "1"
              },
              "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
                "value": "250.000000"
              },
              "PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0": {
                "value": "6"
              },
              "PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1": {
                "value": "1"
              },
              "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ": {
                "value": "250.000000"
              },
              "PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0": {
                "value": "6"
              },
              "PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1": {
                "value": "1"
              },
              "PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
                "value": "20.000000"
              },
              "PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0": {
                "value": "25"
              },
              "PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1": {
                "value": "3"
              },
              "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": {
                "value": "20"
              },
              "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__USB3__ENABLE": {
                "value": "1"
              },
              "PSU__CSUPMU__PERIPHERAL__VALID": {
                "value": "1"
              },
              "PSU__DDRC__ADDR_MIRROR": {
                "value": "1"
              },
              "PSU__DDRC__BRC_MAPPING": {
                "value": "ROW_BANK_COL"
              },
              "PSU__DDRC__BUS_WIDTH": {
                "value": "32 Bit"
              },
              "PSU__DDRC__CLOCK_STOP_EN": {
                "value": "0"
              },
              "PSU__DDRC__DEVICE_CAPACITY": {
                "value": "16384 MBits"
              },
              "PSU__DDRC__DM_DBI": {
                "value": "DM_NO_DBI"
              },
              "PSU__DDRC__DQMAP_0_3": {
                "value": "0"
              },
              "PSU__DDRC__DQMAP_12_15": {
                "value": "0"
              },
              "PSU__DDRC__DQMAP_16_19": {
                "value": "0"
              },
              "PSU__DDRC__DQMAP_20_23": {
                "value": "0"
              },
              "PSU__DDRC__DQMAP_24_27": {
                "value": "0"
              },
              "PSU__DDRC__DQMAP_28_31": {
                "value": "0"
              },
              "PSU__DDRC__DQMAP_32_35": {
                "value": "0"
              },
              "PSU__DDRC__DQMAP_36_39": {
                "value": "0"
              },
              "PSU__DDRC__DQMAP_40_43": {
                "value": "0"
              },
              "PSU__DDRC__DQMAP_44_47": {
                "value": "0"
              },
              "PSU__DDRC__DQMAP_48_51": {
                "value": "0"
              },
              "PSU__DDRC__DQMAP_4_7": {
                "value": "0"
              },
              "PSU__DDRC__DQMAP_52_55": {
                "value": "0"
              },
              "PSU__DDRC__DQMAP_56_59": {
                "value": "0"
              },
              "PSU__DDRC__DQMAP_60_63": {
                "value": "0"
              },
              "PSU__DDRC__DQMAP_64_67": {
                "value": "0"
              },
              "PSU__DDRC__DQMAP_68_71": {
                "value": "0"
              },
              "PSU__DDRC__DQMAP_8_11": {
                "value": "0"
              },
              "PSU__DDRC__DRAM_WIDTH": {
                "value": "32 Bits"
              },
              "PSU__DDRC__ECC": {
                "value": "Disabled"
              },
              "PSU__DDRC__ENABLE_DP_SWITCH": {
                "value": "1"
              },
              "PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP": {
                "value": "0"
              },
              "PSU__DDRC__LPDDR4_T_REF_RANGE": {
                "value": "Normal (0-85)"
              },
              "PSU__DDRC__MEMORY_TYPE": {
                "value": "LPDDR 4"
              },
              "PSU__DDRC__PER_BANK_REFRESH": {
                "value": "0"
              },
              "PSU__DDRC__PHY_DBI_MODE": {
                "value": "0"
              },
              "PSU__DDRC__RANK_ADDR_COUNT": {
                "value": "0"
              },
              "PSU__DDRC__ROW_ADDR_COUNT": {
                "value": "16"
              },
              "PSU__DDRC__SPEED_BIN": {
                "value": "LPDDR4_1066"
              },
              "PSU__DDRC__STATIC_RD_MODE": {
                "value": "0"
              },
              "PSU__DDRC__TRAIN_DATA_EYE": {
                "value": "1"
              },
              "PSU__DDRC__TRAIN_READ_GATE": {
                "value": "1"
              },
              "PSU__DDRC__TRAIN_WRITE_LEVEL": {
                "value": "1"
              },
              "PSU__DDRC__T_FAW": {
                "value": "40.0"
              },
              "PSU__DDRC__T_RAS_MIN": {
                "value": "42"
              },
              "PSU__DDRC__T_RC": {
                "value": "63"
              },
              "PSU__DDRC__T_RCD": {
                "value": "10"
              },
              "PSU__DDRC__T_RP": {
                "value": "12"
              },
              "PSU__DDRC__VENDOR_PART": {
                "value": "OTHERS"
              },
              "PSU__DDRC__VREF": {
                "value": "0"
              },
              "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
                "value": "0"
              },
              "PSU__DDR_QOS_ENABLE": {
                "value": "1"
              },
              "PSU__DDR_QOS_HP0_RDQOS": {
                "value": "7"
              },
              "PSU__DDR_QOS_HP0_WRQOS": {
                "value": "15"
              },
              "PSU__DDR_QOS_HP1_RDQOS": {
                "value": "3"
              },
              "PSU__DDR_QOS_HP1_WRQOS": {
                "value": "3"
              },
              "PSU__DDR_QOS_HP2_RDQOS": {
                "value": "3"
              },
              "PSU__DDR_QOS_HP2_WRQOS": {
                "value": "3"
              },
              "PSU__DDR_QOS_HP3_RDQOS": {
                "value": "3"
              },
              "PSU__DDR_QOS_HP3_WRQOS": {
                "value": "3"
              },
              "PSU__DDR_QOS_PORT0_TYPE": {
                "value": "Low Latency"
              },
              "PSU__DDR_QOS_PORT1_VN1_TYPE": {
                "value": "Low Latency"
              },
              "PSU__DDR_QOS_PORT1_VN2_TYPE": {
                "value": "Best Effort"
              },
              "PSU__DDR_QOS_PORT2_VN1_TYPE": {
                "value": "Low Latency"
              },
              "PSU__DDR_QOS_PORT2_VN2_TYPE": {
                "value": "Best Effort"
              },
              "PSU__DDR_QOS_PORT3_TYPE": {
                "value": "Video Traffic"
              },
              "PSU__DDR_QOS_PORT4_TYPE": {
                "value": "Best Effort"
              },
              "PSU__DDR_QOS_PORT5_TYPE": {
                "value": "Best Effort"
              },
              "PSU__DDR_QOS_RD_HPR_THRSHLD": {
                "value": "0"
              },
              "PSU__DDR_QOS_RD_LPR_THRSHLD": {
                "value": "16"
              },
              "PSU__DDR_QOS_WR_THRSHLD": {
                "value": "16"
              },
              "PSU__DDR__INTERFACE__FREQMHZ": {
                "value": "266.500"
              },
              "PSU__DISPLAYPORT__LANE0__ENABLE": {
                "value": "1"
              },
              "PSU__DISPLAYPORT__LANE0__IO": {
                "value": "GT Lane1"
              },
              "PSU__DISPLAYPORT__LANE1__ENABLE": {
                "value": "1"
              },
              "PSU__DISPLAYPORT__LANE1__IO": {
                "value": "GT Lane0"
              },
              "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__DLL__ISUSED": {
                "value": "1"
              },
              "PSU__DPAUX__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__DPAUX__PERIPHERAL__IO": {
                "value": "MIO 27 .. 30"
              },
              "PSU__DP__LANE_SEL": {
                "value": "Dual Lower"
              },
              "PSU__DP__REF_CLK_FREQ": {
                "value": "27"
              },
              "PSU__DP__REF_CLK_SEL": {
                "value": "Ref Clk1"
              },
              "PSU__ENET3__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__FPGA_PL0_ENABLE": {
                "value": "1"
              },
              "PSU__FPGA_PL1_ENABLE": {
                "value": "1"
              },
              "PSU__FPGA_PL2_ENABLE": {
                "value": "0"
              },
              "PSU__FPGA_PL3_ENABLE": {
                "value": "0"
              },
              "PSU__GPIO0_MIO__IO": {
                "value": "MIO 0 .. 25"
              },
              "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__GPIO1_MIO__IO": {
                "value": "MIO 26 .. 51"
              },
              "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__GPIO2_MIO__IO": {
                "value": "MIO 52 .. 77"
              },
              "PSU__GPIO2_MIO__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__GPIO_EMIO_WIDTH": {
                "value": "95"
              },
              "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__GT__LINK_SPEED": {
                "value": "HBR"
              },
              "PSU__GT__PRE_EMPH_LVL_4": {
                "value": "0"
              },
              "PSU__GT__VLT_SWNG_LVL_4": {
                "value": "0"
              },
              "PSU__I2C0__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__I2C1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__I2C1__PERIPHERAL__IO": {
                "value": "MIO 4 .. 5"
              },
              "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": {
                "value": "APB"
              },
              "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": {
                "value": "APB"
              },
              "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": {
                "value": "APB"
              },
              "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": {
                "value": "APB"
              },
              "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__MAXIGP0__DATA_WIDTH": {
                "value": "128"
              },
              "PSU__MAXIGP1__DATA_WIDTH": {
                "value": "128"
              },
              "PSU__OVERRIDE__BASIC_CLOCK": {
                "value": "1"
              },
              "PSU__PL_CLK0_BUF": {
                "value": "TRUE"
              },
              "PSU__PL_CLK1_BUF": {
                "value": "TRUE"
              },
              "PSU__PMU_COHERENCY": {
                "value": "0"
              },
              "PSU__PMU__AIBACK__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__EMIO_GPI__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__EMIO_GPO__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPI0__ENABLE": {
                "value": "1"
              },
              "PSU__PMU__GPI0__IO": {
                "value": "MIO 26"
              },
              "PSU__PMU__GPI1__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPI2__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPI3__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPI4__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPI5__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPO0__ENABLE": {
                "value": "1"
              },
              "PSU__PMU__GPO0__IO": {
                "value": "MIO 32"
              },
              "PSU__PMU__GPO1__ENABLE": {
                "value": "1"
              },
              "PSU__PMU__GPO1__IO": {
                "value": "MIO 33"
              },
              "PSU__PMU__GPO2__ENABLE": {
                "value": "1"
              },
              "PSU__PMU__GPO2__IO": {
                "value": "MIO 34"
              },
              "PSU__PMU__GPO2__POLARITY": {
                "value": "high"
              },
              "PSU__PMU__GPO3__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPO4__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPO5__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__PMU__PLERROR__ENABLE": {
                "value": "0"
              },
              "PSU__PRESET_APPLIED": {
                "value": "1"
              },
              "PSU__PROTECTION__MASTERS": {
                "value": "USB1:NonSecure;1|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;1|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;0|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
              },
              "PSU__PROTECTION__SLAVES": {
                "value": "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;1|LPD;USB3_1;FF9E0000;FF9EFFFF;1|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;1|LPD;SPI0;FF040000;FF04FFFF;1|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;1|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;0|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;800000000;0|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
              },
              "PSU__PSS_REF_CLK__FREQMHZ": {
                "value": "33.333333"
              },
              "PSU__QSPI__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__SATA__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__SD0_COHERENCY": {
                "value": "0"
              },
              "PSU__SD0_ROUTE_THROUGH_FPD": {
                "value": "0"
              },
              "PSU__SD0__DATA_TRANSFER_MODE": {
                "value": "4Bit"
              },
              "PSU__SD0__GRP_CD__ENABLE": {
                "value": "1"
              },
              "PSU__SD0__GRP_CD__IO": {
                "value": "MIO 24"
              },
              "PSU__SD0__GRP_POW__ENABLE": {
                "value": "0"
              },
              "PSU__SD0__GRP_WP__ENABLE": {
                "value": "0"
              },
              "PSU__SD0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__SD0__PERIPHERAL__IO": {
                "value": "MIO 13 .. 16 21 22"
              },
              "PSU__SD0__SLOT_TYPE": {
                "value": "SD 2.0"
              },
              "PSU__SD1_COHERENCY": {
                "value": "0"
              },
              "PSU__SD1_ROUTE_THROUGH_FPD": {
                "value": "0"
              },
              "PSU__SD1__DATA_TRANSFER_MODE": {
                "value": "4Bit"
              },
              "PSU__SD1__GRP_CD__ENABLE": {
                "value": "0"
              },
              "PSU__SD1__GRP_POW__ENABLE": {
                "value": "0"
              },
              "PSU__SD1__GRP_WP__ENABLE": {
                "value": "0"
              },
              "PSU__SD1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__SD1__PERIPHERAL__IO": {
                "value": "MIO 46 .. 51"
              },
              "PSU__SD1__SLOT_TYPE": {
                "value": "SD 2.0"
              },
              "PSU__SPI0__GRP_SS0__IO": {
                "value": "MIO 41"
              },
              "PSU__SPI0__GRP_SS1__ENABLE": {
                "value": "0"
              },
              "PSU__SPI0__GRP_SS2__ENABLE": {
                "value": "0"
              },
              "PSU__SPI0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__SPI0__PERIPHERAL__IO": {
                "value": "MIO 38 .. 43"
              },
              "PSU__SPI1__GRP_SS0__IO": {
                "value": "MIO 9"
              },
              "PSU__SPI1__GRP_SS1__ENABLE": {
                "value": "0"
              },
              "PSU__SPI1__GRP_SS2__ENABLE": {
                "value": "0"
              },
              "PSU__SPI1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__SPI1__PERIPHERAL__IO": {
                "value": "MIO 6 .. 11"
              },
              "PSU__SWDT0__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__SWDT0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__SWDT0__RESET__ENABLE": {
                "value": "0"
              },
              "PSU__SWDT1__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__SWDT1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__SWDT1__RESET__ENABLE": {
                "value": "0"
              },
              "PSU__TTC0__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__TTC0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__TTC0__WAVEOUT__ENABLE": {
                "value": "0"
              },
              "PSU__TTC1__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__TTC1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__TTC1__WAVEOUT__ENABLE": {
                "value": "0"
              },
              "PSU__TTC2__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__TTC2__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__TTC2__WAVEOUT__ENABLE": {
                "value": "0"
              },
              "PSU__TTC3__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__TTC3__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__TTC3__WAVEOUT__ENABLE": {
                "value": "0"
              },
              "PSU__UART0__BAUD_RATE": {
                "value": "115200"
              },
              "PSU__UART0__MODEM__ENABLE": {
                "value": "0"
              },
              "PSU__UART0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__UART0__PERIPHERAL__IO": {
                "value": "MIO 2 .. 3"
              },
              "PSU__UART1__BAUD_RATE": {
                "value": "115200"
              },
              "PSU__UART1__MODEM__ENABLE": {
                "value": "0"
              },
              "PSU__UART1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__UART1__PERIPHERAL__IO": {
                "value": "MIO 0 .. 1"
              },
              "PSU__USB0_COHERENCY": {
                "value": "0"
              },
              "PSU__USB0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__USB0__PERIPHERAL__IO": {
                "value": "MIO 52 .. 63"
              },
              "PSU__USB0__REF_CLK_FREQ": {
                "value": "26"
              },
              "PSU__USB0__REF_CLK_SEL": {
                "value": "Ref Clk0"
              },
              "PSU__USB1_COHERENCY": {
                "value": "0"
              },
              "PSU__USB1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__USB1__PERIPHERAL__IO": {
                "value": "MIO 64 .. 75"
              },
              "PSU__USB1__REF_CLK_FREQ": {
                "value": "26"
              },
              "PSU__USB1__REF_CLK_SEL": {
                "value": "Ref Clk0"
              },
              "PSU__USB2_0__EMIO__ENABLE": {
                "value": "0"
              },
              "PSU__USB2_1__EMIO__ENABLE": {
                "value": "0"
              },
              "PSU__USB3_0__EMIO__ENABLE": {
                "value": "0"
              },
              "PSU__USB3_0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__USB3_0__PERIPHERAL__IO": {
                "value": "GT Lane2"
              },
              "PSU__USB3_1__EMIO__ENABLE": {
                "value": "0"
              },
              "PSU__USB3_1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__USB3_1__PERIPHERAL__IO": {
                "value": "GT Lane3"
              },
              "PSU__USB__RESET__MODE": {
                "value": "Boot Pin"
              },
              "PSU__USB__RESET__POLARITY": {
                "value": "Active Low"
              },
              "PSU__USE__IRQ0": {
                "value": "1"
              },
              "PSU__USE__M_AXI_GP0": {
                "value": "1"
              },
              "PSU__USE__M_AXI_GP1": {
                "value": "1"
              },
              "PSU__USE__M_AXI_GP2": {
                "value": "0"
              },
              "SUBPRESET1": {
                "value": "Custom"
              }
            }
          },
          "ps8_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "ultra96v2_bd_ps8_0_axi_periph_1",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "ultra96v2_bd_xbar_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "4"
                  },
                  "NUM_SI": {
                    "value": "2"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s01_couplers_to_s01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "ultra96v2_bd_auto_ds_0",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "128"
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "ultra96v2_bd_auto_pc_0",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  },
                  "auto_ds_to_auto_pc": {
                    "interface_ports": [
                      "auto_ds/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "ultra96v2_bd_auto_ds_1",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "128"
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "ultra96v2_bd_auto_pc_1",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  },
                  "auto_ds_to_auto_pc": {
                    "interface_ports": [
                      "auto_ds/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "ultra96v2_bd_auto_ds_2",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "128"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_m02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_ds/M_AXI"
                    ]
                  },
                  "m02_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "ultra96v2_bd_auto_ds_3",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "128"
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "ultra96v2_bd_auto_pc_2",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  },
                  "auto_pc_to_m03_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "auto_ds_to_auto_pc": {
                    "interface_ports": [
                      "auto_ds/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "m00_couplers_to_ps8_0_axi_periph": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_ps8_0_axi_periph": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m02_couplers_to_ps8_0_axi_periph": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "m03_couplers_to_ps8_0_axi_periph": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "ps8_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "ps8_0_axi_periph_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "ps8_0_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s01_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK"
                ]
              },
              "ps8_0_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s01_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN"
                ]
              }
            }
          },
          "proc_sys_reset_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "ultra96v2_bd_proc_sys_reset_0_0"
          }
        },
        "interface_nets": {
          "ps8_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "ps8_0_axi_periph/M00_AXI",
              "hd_gpio/S_AXI"
            ]
          },
          "axi_bram_ctrl_0_BRAM_PORTA": {
            "interface_ports": [
              "blk_mem_gen_0/BRAM_PORTA",
              "axi_bram_ctrl_0/BRAM_PORTA"
            ]
          },
          "zynq_ultra_ps_e_0_M_AXI_HPM1_FPD": {
            "interface_ports": [
              "zynq_ultra_ps_e_0/M_AXI_HPM1_FPD",
              "ps8_0_axi_periph/S01_AXI"
            ]
          },
          "ps8_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "ps8_0_axi_periph/M03_AXI",
              "axi_uart16550_0/S_AXI"
            ]
          },
          "ps8_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "ps8_0_axi_periph/M02_AXI",
              "axi_bram_ctrl_0/S_AXI"
            ]
          },
          "ps8_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "ps8_0_axi_periph/M01_AXI",
              "fan_pwm/S_AXI"
            ]
          },
          "fan_pwm_GPIO": {
            "interface_ports": [
              "FAN_PWM",
              "fan_pwm/GPIO"
            ]
          },
          "zynq_ultra_ps_e_0_M_AXI_HPM0_FPD": {
            "interface_ports": [
              "zynq_ultra_ps_e_0/M_AXI_HPM0_FPD",
              "ps8_0_axi_periph/S00_AXI"
            ]
          }
        },
        "nets": {
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "zynq_ultra_ps_e_0/pl_clk0",
              "zynq_ultra_ps_e_0/maxihpm1_fpd_aclk",
              "zynq_ultra_ps_e_0/maxihpm0_fpd_aclk",
              "ps8_0_axi_periph/S00_ACLK",
              "rst_ps8_0_100M/slowest_sync_clk",
              "hd_gpio/s_axi_aclk",
              "ps8_0_axi_periph/M00_ACLK",
              "ps8_0_axi_periph/ACLK",
              "ps8_0_axi_periph/S01_ACLK",
              "fan_pwm/s_axi_aclk",
              "ps8_0_axi_periph/M01_ACLK",
              "axi_bram_ctrl_0/s_axi_aclk",
              "ps8_0_axi_periph/M02_ACLK",
              "axi_uart16550_0/s_axi_aclk",
              "ps8_0_axi_periph/M03_ACLK",
              "clk_wiz_0/clk_in1"
            ]
          },
          "hd_gpio_gpio_io_o": {
            "ports": [
              "hd_gpio/gpio_io_o",
              "xlslice_0/Din"
            ]
          },
          "zynq_ultra_ps_e_0_pl_resetn0": {
            "ports": [
              "zynq_ultra_ps_e_0/pl_resetn0",
              "rst_ps8_0_100M/ext_reset_in",
              "proc_sys_reset_0/ext_reset_in"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "xlconcat_0/In1"
            ]
          },
          "rst_ps8_0_100M_peripheral_aresetn": {
            "ports": [
              "rst_ps8_0_100M/peripheral_aresetn",
              "ps8_0_axi_periph/S00_ARESETN",
              "hd_gpio/s_axi_aresetn",
              "ps8_0_axi_periph/M00_ARESETN",
              "ps8_0_axi_periph/ARESETN",
              "ps8_0_axi_periph/S01_ARESETN",
              "fan_pwm/s_axi_aresetn",
              "ps8_0_axi_periph/M01_ARESETN",
              "ps8_0_axi_periph/M02_ARESETN",
              "axi_uart16550_0/s_axi_aresetn",
              "ps8_0_axi_periph/M03_ARESETN",
              "axi_bram_ctrl_0/s_axi_aresetn"
            ]
          },
          "ctsn_0_1": {
            "ports": [
              "BT_HCI_CTS",
              "axi_uart16550_0/ctsn"
            ]
          },
          "axi_uart16550_0_rtsn": {
            "ports": [
              "axi_uart16550_0/rtsn",
              "BT_HCI_RTS"
            ]
          },
          "Net": {
            "ports": [
              "clk_wiz_0/clk_out1",
              "clk_out1",
              "proc_sys_reset_0/slowest_sync_clk"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "HD_GPIO"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_0/peripheral_aresetn",
              "peripheral_aresetn"
            ]
          }
        }
      },
      "dds_compiler_1": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "ultra96v2_bd_dds_compiler_1_0",
        "parameters": {
          "DDS_Clock_Rate": {
            "value": "0.048"
          },
          "Frequency_Resolution": {
            "value": "0.4"
          },
          "Has_Phase_Out": {
            "value": "false"
          },
          "Has_TREADY": {
            "value": "true"
          },
          "Latency": {
            "value": "10"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "Auto"
          },
          "Output_Frequency1": {
            "value": "0.01"
          },
          "Output_Width": {
            "value": "16"
          },
          "PINC1": {
            "value": "110101010101010"
          },
          "Phase_Width": {
            "value": "17"
          },
          "Spurious_Free_Dynamic_Range": {
            "value": "96"
          }
        }
      },
      "bus_to_axis_0": {
        "vlnv": "xilinx.com:module_ref:bus_to_axis:1.0",
        "xci_name": "ultra96v2_bd_bus_to_axis_0_0",
        "parameters": {
          "DIN_WIDTH": {
            "value": "32"
          },
          "VALIDONCHANGEONLY": {
            "value": "0"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "bus_to_axis",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122878787",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "ultra96v2_bd_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "data_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "ultra96v2_bd_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "122878787",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "ultra96v2_bd_xlslice_0_2",
        "parameters": {
          "DIN_FROM": {
            "value": "23"
          },
          "DIN_WIDTH": {
            "value": "48"
          },
          "DOUT_WIDTH": {
            "value": "24"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "ultra96v2_bd_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0x0042aaaa"
          },
          "CONST_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlslice_3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "ultra96v2_bd_xlslice_3_0",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_TO": {
            "value": "8"
          },
          "DIN_WIDTH": {
            "value": "24"
          },
          "DOUT_WIDTH": {
            "value": "8"
          }
        }
      },
      "cvt_offset_binary_0": {
        "vlnv": "xilinx.com:module_ref:cvt_offset_binary:1.0",
        "xci_name": "ultra96v2_bd_cvt_offset_binary_0_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "8"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "cvt_offset_binary",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "ultra96v2_bd_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "122878787",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "din": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "dout": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "cic_compiler_1_M_AXIS_DATA": {
        "interface_ports": [
          "cic_compiler_1/M_AXIS_DATA",
          "axis_combiner_0/S01_AXIS"
        ]
      },
      "axis_broadcaster_0_M01_AXIS": {
        "interface_ports": [
          "axis_broadcaster_0/M01_AXIS",
          "cic_compiler_1/S_AXIS_DATA"
        ]
      },
      "axis_broadcaster_0_M00_AXIS": {
        "interface_ports": [
          "axis_broadcaster_0/M00_AXIS",
          "cic_compiler_0/S_AXIS_DATA"
        ]
      },
      "cic_compiler_0_M_AXIS_DATA": {
        "interface_ports": [
          "cic_compiler_0/M_AXIS_DATA",
          "axis_combiner_0/S00_AXIS"
        ]
      },
      "axis_dwidth_converter_1_M_AXIS": {
        "interface_ports": [
          "axis_dwidth_converter_1/M_AXIS",
          "axis_broadcaster_0/S_AXIS"
        ]
      },
      "axis_dwidth_converter_0_M_AXIS": {
        "interface_ports": [
          "axis_dwidth_converter_0/M_AXIS",
          "fir_compiler_0/S_AXIS_DATA"
        ]
      },
      "fir_compiler_0_M_AXIS_DATA": {
        "interface_ports": [
          "fir_compiler_0/M_AXIS_DATA",
          "axis_dwidth_converter_1/S_AXIS"
        ]
      },
      "dds_compiler_1_M_AXIS_DATA": {
        "interface_ports": [
          "dds_compiler_1/M_AXIS_DATA",
          "axis_dwidth_converter_0/S_AXIS"
        ]
      },
      "dds_compiler_0_M_AXIS_DATA": {
        "interface_ports": [
          "dds_compiler_0/M_AXIS_DATA",
          "cmpy_0/S_AXIS_B"
        ]
      },
      "fan_pwm_GPIO": {
        "interface_ports": [
          "FAN_PWM",
          "CPU/FAN_PWM"
        ]
      },
      "axis_combiner_0_M_AXIS": {
        "interface_ports": [
          "axis_combiner_0/M_AXIS",
          "cmpy_0/S_AXIS_A"
        ]
      }
    },
    "nets": {
      "ctsn_0_1": {
        "ports": [
          "BT_HCI_CTS",
          "CPU/BT_HCI_CTS"
        ]
      },
      "axi_uart16550_0_rtsn": {
        "ports": [
          "CPU/BT_HCI_RTS",
          "BT_HCI_RTS"
        ]
      },
      "aclk_1": {
        "ports": [
          "CPU/clk_out1",
          "axis_dwidth_converter_0/aclk",
          "fir_compiler_0/aclk",
          "axis_dwidth_converter_1/aclk",
          "axis_broadcaster_0/aclk",
          "cic_compiler_0/aclk",
          "cic_compiler_1/aclk",
          "axis_combiner_0/aclk",
          "cmpy_0/aclk",
          "dds_compiler_0/aclk",
          "dds_compiler_1/aclk",
          "bus_to_axis_0/aclk",
          "cvt_offset_binary_0/clk"
        ]
      },
      "aresetn_1": {
        "ports": [
          "CPU/peripheral_aresetn",
          "axis_dwidth_converter_0/aresetn",
          "fir_compiler_0/aresetn",
          "axis_dwidth_converter_1/aresetn",
          "axis_broadcaster_0/aresetn",
          "axis_combiner_0/aresetn",
          "cic_compiler_0/aresetn",
          "cic_compiler_1/aresetn",
          "cmpy_0/aresetn",
          "dds_compiler_0/aresetn",
          "bus_to_axis_0/aresetn"
        ]
      },
      "bus_to_axis_0_m_axis_tvalid": {
        "ports": [
          "bus_to_axis_0/m_axis_tvalid",
          "dds_compiler_0/s_axis_phase_tvalid"
        ]
      },
      "bus_to_axis_0_m_axis_tdata": {
        "ports": [
          "bus_to_axis_0/m_axis_tdata",
          "dds_compiler_0/s_axis_phase_tdata"
        ]
      },
      "cmpy_0_m_axis_dout_tdata": {
        "ports": [
          "cmpy_0/m_axis_dout_tdata",
          "xlslice_0/Din"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "xlslice_3/Din"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "bus_to_axis_0/data_in"
        ]
      },
      "xlslice_3_Dout": {
        "ports": [
          "xlslice_3/Dout",
          "cvt_offset_binary_0/din"
        ]
      },
      "cvt_offset_binary_0_dout": {
        "ports": [
          "cvt_offset_binary_0/dout",
          "HD_GPIO"
        ]
      }
    },
    "comments": {
      "/axis_broadcaster_0": {
        "comment_4": "split to separate I, Q streams"
      },
      "/axis_combiner_0": {
        "comment_6": "merge to one I/Q stream"
      },
      "/cic_compiler_0": {
        "comment_5": "separate I, Q CIC filters"
      },
      "/cmpy_0": {
        "comment_2": "Mixer"
      },
      "/dds_compiler_0": {
        "comment_1": "VFO Oscillator"
      },
      "/dds_compiler_1": {
        "comment_0": "simulates the I/Q modulation"
      },
      "/fir_compiler_0": {
        "comment_3": "I/Q filter"
      }
    },
    "addressing": {
      "/CPU/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "range": "1T",
            "width": "32",
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/CPU/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00A0020000",
                "range": "8K"
              },
              "SEG_axi_uart16550_0_Reg": {
                "address_block": "/CPU/axi_uart16550_0/S_AXI/Reg",
                "offset": "0x00A0030000",
                "range": "64K"
              },
              "SEG_fan_pwm_Reg": {
                "address_block": "/CPU/fan_pwm/S_AXI/Reg",
                "offset": "0x00A0010000",
                "range": "64K"
              },
              "SEG_hd_gpio_Reg": {
                "address_block": "/CPU/hd_gpio/S_AXI/Reg",
                "offset": "0x00A0000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}