#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Mon Aug 03 00:19:46 2020
# Process ID: 9440
# Log file: C:/Users/ECE/Desktop/Jerry/planAhead_run_2/planAhead.log
# Journal file: C:/Users/ECE/Desktop/Jerry/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -2438 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/ECE/Desktop/Jerry/pa.fromNetlist.tcl
# create_project -name Jerry -dir "C:/Users/ECE/Desktop/Jerry/planAhead_run_2" -part xc3s500efg320-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/ECE/Desktop/Jerry/Top_Design_Thing.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/ECE/Desktop/Jerry} }
# set_property target_constrs_file "Top_Design_Thing.ucf" [current_fileset -constrset]
Adding file 'C:/Users/ECE/Desktop/Jerry/Top_Design_Thing.ucf' to fileset 'constrs_1'
# add_files [list {Top_Design_Thing.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s500efg320-4
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Top_Design_Thing.ngc ...
WARNING:NetListWriters:298 - No output is written to Top_Design_Thing.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus XLXI_80/OutString<231 : 2> on block
   Top_Design_Thing is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus XLXN_252<6 : 1> on block
   Top_Design_Thing is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus XLXN_374<7 : 0> on block
   Top_Design_Thing is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file Top_Design_Thing.edif ...
ngc2edif: Total memory usage is 82560 kilobytes

Parsing EDIF File [./planAhead_run_2/Jerry.data/cache/Top_Design_Thing_ngc_zx.edif]
INFO: [Common 17-344] 'link_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See C:/Users/ECE/Desktop/Jerry\planAhead_pid9440.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Aug 03 00:20:03 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
