
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.012831                       # Number of seconds simulated
sim_ticks                                 12830559000                       # Number of ticks simulated
final_tick                                12830559000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 173104                       # Simulator instruction rate (inst/s)
host_op_rate                                   173104                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              190304048                       # Simulator tick rate (ticks/s)
host_mem_usage                                 185100                       # Number of bytes of host memory used
host_seconds                                    67.42                       # Real time elapsed on the host
sim_insts                                    11670931                       # Number of instructions simulated
sim_ops                                      11670931                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12830559000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2121280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          86464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2207744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2121280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2121280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         8640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            8640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           33145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               34496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          135                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                135                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         165330287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6738911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             172069198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    165330287                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        165330287                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         673392                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               673392                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         673392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        165330287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6738911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            172742591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      7902.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1351.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005655235750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          436                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          436                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               43735                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               7507                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       34496                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      32809                       # Number of write requests accepted
system.mem_ctrls.readBursts                     34496                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    32809                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 321088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1886656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  503680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2207744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2099776                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  29479                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 24907                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               53                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   12830316000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 34496                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                32809                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2649                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    311.350698                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   197.138040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.437498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          863     32.58%     32.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          596     22.50%     55.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          293     11.06%     66.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          151      5.70%     71.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          177      6.68%     78.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          269     10.15%     88.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          169      6.38%     95.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           69      2.60%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           62      2.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2649                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          436                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      11.474771                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     21.367002                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            370     84.86%     84.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            50     11.47%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             7      1.61%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             7      1.61%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1      0.23%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           436                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.050459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.979702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.599490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              132     30.28%     30.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.92%     31.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              133     30.50%     61.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               57     13.07%     74.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              103     23.62%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.92%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.23%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.23%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           436                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       234624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        86464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       503680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 18286342.785220816731                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6738911.375568281859                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 39256278.701496951282                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        33145                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1351                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        32809                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    153111750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    182309500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 345233158000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      4619.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    134944.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10522513.88                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    241352500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               335421250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   25085000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     48106.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66856.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        25.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        39.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    172.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    163.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.04                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3228                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7010                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.71                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     190629.46                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 16000740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8504595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                31637340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               40115700                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         625703520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            334558080                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             31242720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2009116050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1061399040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1266189480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             5424674565                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            422.793314                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          11774289750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     56220000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     264680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   4845028250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2764048750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     494611750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4405970250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2913120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1548360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 4184040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 965700                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         326988480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            133195320                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             32656800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       662274450                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       918858720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2211760260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4295484060                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            334.785418                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          12430299750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     74303000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     138320000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   8607893750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2392852500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     164824250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1452365500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  12830559000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1410868                       # Number of BP lookups
system.cpu.branchPred.condPredicted            982480                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            191459                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1282145                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  756606                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             59.010954                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  103920                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           18133                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              15721                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2412                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           50                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       438877                       # DTB read hits
system.cpu.dtb.read_misses                         32                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                   438909                       # DTB read accesses
system.cpu.dtb.write_hits                      352416                       # DTB write hits
system.cpu.dtb.write_misses                         6                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                  352422                       # DTB write accesses
system.cpu.dtb.data_hits                       791293                       # DTB hits
system.cpu.dtb.data_misses                         38                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                   791331                       # DTB accesses
system.cpu.itb.fetch_hits                     7644205                       # ITB hits
system.cpu.itb.fetch_misses                        54                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                 7644259                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                 29003                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     12830559000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         25661124                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            8846870                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       13682138                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1410868                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             876247                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      15938420                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  383110                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           847                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   7644205                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 64587                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           24977744                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.547773                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.824669                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 16695317     66.84%     66.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2882716     11.54%     78.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  5399711     21.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             24977744                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.054981                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.533185                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1960114                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              16529080                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    636412                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               5717470                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 134668                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               746065                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 58769                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               12412792                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  7689                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 134668                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2069380                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                14057369                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         244623                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    681021                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               7790683                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               12239748                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               2220597                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      7                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   3879                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            10517357                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              19630024                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         18991994                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            638022                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              10270235                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   247119                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              35805                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          29011                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11392828                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               440026                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              352434                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 5                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   11786888                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               29024                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  11791181                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              8087                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          144980                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        37423                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      24977744                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.472067                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.519502                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13444620     53.83%     53.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11275067     45.14%     98.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              258057      1.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        24977744                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1555198     99.44%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  4889      0.31%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    31      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  3598      0.23%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  261      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                55      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              10557336     89.54%     89.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               122943      1.04%     90.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     90.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              192684      1.63%     92.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               19697      0.17%     92.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               27316      0.23%     92.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              72124      0.61%     93.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     93.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                4924      0.04%     93.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     93.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               1639      0.01%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               289037      2.45%     95.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              295011      2.50%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          150995      1.28%     99.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          57420      0.49%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11791181                       # Type of FU issued
system.cpu.iq.rate                           0.459496                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1563977                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.132640                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           49069793                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          11425929                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     11212804                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1062377                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             534964                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       524424                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               12819525                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  535578                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         6256                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          116                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 134668                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  198378                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    35                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            12084985                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             62733                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                440026                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               352434                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              29013                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    30                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              1                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          67035                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        68609                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               135644                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              11738030                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                438909                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             53151                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        269073                       # number of nop insts executed
system.cpu.iew.exec_refs                       791331                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1114137                       # Number of branches executed
system.cpu.iew.exec_stores                     352422                       # Number of stores executed
system.cpu.iew.exec_rate                     0.457425                       # Inst execution rate
system.cpu.iew.wb_sent                       11737314                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      11737228                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2972537                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3025741                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.457393                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.982416                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          149341                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           29024                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            134613                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     24837698                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.480544                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.542178                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     13452694     54.16%     54.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     10834413     43.62%     97.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       550591      2.22%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     24837698                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             11935595                       # Number of instructions committed
system.cpu.commit.committedOps               11935595                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         786088                       # Number of memory references committed
system.cpu.commit.loads                        433770                       # Number of loads committed
system.cpu.commit.membars                          10                       # Number of memory barriers committed
system.cpu.commit.branches                    1108799                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     519134                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  11206765                       # Number of committed integer instructions.
system.cpu.commit.function_calls                89445                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       264671      2.22%      2.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         10448341     87.54%     89.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          122943      1.03%     90.79% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     90.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         188909      1.58%     92.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          19446      0.16%     92.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          27185      0.23%     92.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         71439      0.60%     93.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           4924      0.04%     93.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          1638      0.01%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          285515      2.39%     95.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         294991      2.47%     98.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       148265      1.24%     99.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        57328      0.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11935595                       # Class of committed instruction
system.cpu.commit.bw_lim_events                550591                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     36371354                       # The number of ROB reads
system.cpu.rob.rob_writes                    24309919                       # The number of ROB writes
system.cpu.timesIdled                           23677                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          683380                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    11670931                       # Number of Instructions Simulated
system.cpu.committedOps                      11670931                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.198721                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.198721                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.454810                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.454810                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 18912092                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9959010                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    632977                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   431679                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  172818                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     24                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12830559000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           693.438904                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              112175                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               471                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            238.163482                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            164000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   693.438904                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.677186                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.677186                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          880                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          596                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          264                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1583739                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1583739                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12830559000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       437119                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          437119                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       351663                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         351663                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            8                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           10                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           10                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data       788782                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           788782                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       788782                       # number of overall hits
system.cpu.dcache.overall_hits::total          788782                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1747                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1747                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          645                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          645                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         2392                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2392                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2392                       # number of overall misses
system.cpu.dcache.overall_misses::total          2392                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    328683000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    328683000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     33745000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     33745000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       132000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       132000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    362428000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    362428000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    362428000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    362428000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       438866                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       438866                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       352308                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       352308                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       791174                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       791174                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       791174                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       791174                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003981                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003981                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001831                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001831                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003023                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003023                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003023                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003023                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 188141.385232                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 188141.385232                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52317.829457                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52317.829457                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        66000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        66000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 151516.722408                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 151516.722408                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 151516.722408                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 151516.722408                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          135                       # number of writebacks
system.cpu.dcache.writebacks::total               135                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          552                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          552                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          491                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          491                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         1043                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1043                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1043                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1043                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1195                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1195                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          154                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          154                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1349                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1349                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    214437000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    214437000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10397000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10397000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       130000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       130000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    224834000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    224834000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    224834000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    224834000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002723                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000437                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000437                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001705                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001705                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001705                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001705                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 179445.188285                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 179445.188285                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67512.987013                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67512.987013                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        65000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        65000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 166667.160860                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 166667.160860                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 166667.160860                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 166667.160860                       # average overall mshr miss latency
system.cpu.dcache.replacements                    471                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12830559000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           462.342640                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2403717                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32674                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             73.566659                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   462.342640                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.903013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.903013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          148                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          294                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15321555                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15321555                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12830559000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      7608882                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7608882                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      7608882                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7608882                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7608882                       # number of overall hits
system.cpu.icache.overall_hits::total         7608882                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst        35323                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         35323                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst        35323                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          35323                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        35323                       # number of overall misses
system.cpu.icache.overall_misses::total         35323                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    984779000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    984779000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    984779000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    984779000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    984779000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    984779000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7644205                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7644205                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      7644205                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7644205                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7644205                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7644205                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004621                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004621                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004621                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004621                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004621                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004621                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 27879.257141                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27879.257141                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 27879.257141                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27879.257141                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 27879.257141                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27879.257141                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        32674                       # number of writebacks
system.cpu.icache.writebacks::total             32674                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2178                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2178                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst         2178                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2178                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         2178                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2178                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        33145                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        33145                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst        33145                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        33145                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        33145                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        33145                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    896418000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    896418000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    896418000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    896418000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    896418000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    896418000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004336                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004336                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004336                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004336                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004336                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004336                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27045.346206                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27045.346206                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27045.346206                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27045.346206                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27045.346206                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27045.346206                       # average overall mshr miss latency
system.cpu.icache.replacements                  32674                       # number of replacements
system.membus.snoop_filter.tot_requests         67641                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        33145                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  12830559000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              34342                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          135                       # Transaction distribution
system.membus.trans_dist::WritebackClean        32674                       # Transaction distribution
system.membus.trans_dist::CleanEvict              336                       # Transaction distribution
system.membus.trans_dist::ReadExReq               154                       # Transaction distribution
system.membus.trans_dist::ReadExResp              154                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          33145                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1197                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        98964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         3173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 102137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      4212416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        95104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4307520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             34496                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   34496    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               34496                       # Request fanout histogram
system.membus.reqLayer0.occupancy           205082000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          166862500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy            7245500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
