# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab5.srcs/sources_1/new/digit_counter_3.vhd" \
"../../../../lab5.srcs/sources_1/new/mod10_counter.vhd" \
"../../../../lab5.srcs/sim_1/new/digit_counter_3_tb.vhd" \

# Do not sort compile order
nosort
