Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e7ccd87b9eae4c40a78454ea8cd4d716 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot derict_fir_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.derict_fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "derict_fir_tb_time_impl.sdf", for root module "derict_fir_tb/DUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "derict_fir_tb_time_impl.sdf", for root module "derict_fir_tb/DUT".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.s11_18_add
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.s2_17_mult
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.s2_17_mult_0
Compiling module xil_defaultlib.s2_17_mult_1
Compiling module xil_defaultlib.s2_17_mult_2
Compiling module xil_defaultlib.s2_17_mult_3
Compiling module xil_defaultlib.s2_17_mult_4
Compiling module xil_defaultlib.s2_17_mult_5
Compiling module xil_defaultlib.s2_17_mult_6
Compiling module xil_defaultlib.s2_17_mult_7
Compiling module xil_defaultlib.s2_17_mult_8
Compiling module xil_defaultlib.s2_17_mult_9
Compiling module xil_defaultlib.s2_17_mult_10
Compiling module xil_defaultlib.s2_17_mult_11
Compiling module xil_defaultlib.s2_17_mult_12
Compiling module xil_defaultlib.s2_17_mult_13
Compiling module xil_defaultlib.s2_17_mult_14
Compiling module xil_defaultlib.s2_17_mult_15
Compiling module xil_defaultlib.s2_17_mult_16
Compiling module xil_defaultlib.s2_17_mult_17
Compiling module xil_defaultlib.s2_17_mult_18
Compiling module xil_defaultlib.s2_17_mult_19
Compiling module xil_defaultlib.s2_17_mult_20
Compiling module xil_defaultlib.s2_17_mult_21
Compiling module xil_defaultlib.s2_17_mult_22
Compiling module xil_defaultlib.s2_17_mult_23
Compiling module xil_defaultlib.s2_17_mult_24
Compiling module xil_defaultlib.s2_17_mult_25
Compiling module xil_defaultlib.s2_17_mult_26
Compiling module xil_defaultlib.s2_17_mult_27
Compiling module xil_defaultlib.s2_17_mult_28
Compiling module xil_defaultlib.s2_17_mult_29
Compiling module xil_defaultlib.s2_17_mult_30
Compiling module xil_defaultlib.s2_17_mult_31
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.direct_form_fir_top
Compiling module xil_defaultlib.derict_fir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot derict_fir_tb_time_impl
