==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 6.25ns.
@I [HLS-10] Setting target device to 'xc7vx690tffg1927-2'
@I [SYN-201] Setting up clock 'default' with a period of 6.25ns.
@I [HLS-10] Analyzing design file 'TPG.cc' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 319.164 ; gain = 16.715 ; free physical = 3801 ; free virtual = 36500
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 319.164 ; gain = 16.715 ; free physical = 3800 ; free virtual = 36500
@I [HLS-10] Starting code transformations ...
@I [XFORM-501] Unrolling loop 'Loop-1' (TPG.cc:13) in function 'TPG(inPut*, outPut*)' completely.
@I [XFORM-501] Unrolling loop 'Loop-3' (TPG.cc:90) in function 'LinFil(unsigned short, unsigned int, registers&, short)' completely.
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 319.191 ; gain = 16.742 ; free physical = 3798 ; free virtual = 36499
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 319.191 ; gain = 16.742 ; free physical = 3798 ; free virtual = 36498
@I [XFORM-501] Unrolling loop 'Loop-1' (TPG.cc:56) in function 'LinFil' completely.
@I [XFORM-501] Unrolling loop 'Loop-2' (TPG.cc:65) in function 'LinFil' completely.
@I [XFORM-101] Partitioning array 'in.data_input' (TPG.cc:5) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'in.lincoeff' (TPG.cc:5) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'out.filOut' (TPG.cc:5) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'out.peakOut' (TPG.cc:5) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'out.peakAmp' (TPG.cc:5) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'reg.shift_reg'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'reg.peak_reg'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'reg.shift_reg.0'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'reg.peak_reg.0'  in dimension 1 completely.
@I [XFORM-602] Inlining function 'LinFil' into 'TPG' (TPG.cc:15) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock to (TPG.cc:17:1) in function 'TPG'... converting 3 basic blocks.
@I [XFORM-11] Balancing expressions in function 'TPG' (TPG.cc:5)...7 expression(s) balanced.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 447.160 ; gain = 144.711 ; free physical = 3779 ; free virtual = 36479
@W [ANALYSIS-52] Found false inter dependency for variable 'reg.shift_reg.0.0'.
@W [ANALYSIS-52] Found false inter dependency for variable 'reg.shift_reg.0.0'.
@W [ANALYSIS-52] Found false inter dependency for variable 'reg.shift_reg.0.0'.
@W [ANALYSIS-52] Found false inter dependency for variable 'reg.peak_reg.0.0'.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 447.160 ; gain = 144.711 ; free physical = 3787 ; free virtual = 36488
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'TPG' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'TPG' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 2.34 seconds; current allocated memory: 0.203 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.03 seconds; current allocated memory: 0.203 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'TPG' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'TPG/in_0_data_input' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'TPG/in_0_lincoeff' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'TPG/out_0_filOut' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'TPG/out_0_peakOut' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'TPG/out_0_peakAmp' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'TPG' to 'ap_ctrl_hs'.
@W [RTGEN-101] Register 'reg_shift_reg_0_3' is power-on initialization.
@W [RTGEN-101] Register 'reg_shift_reg_0_2' is power-on initialization.
@W [RTGEN-101] Register 'reg_shift_reg_0_1' is power-on initialization.
@W [RTGEN-101] Register 'reg_shift_reg_0_0' is power-on initialization.
@W [RTGEN-101] Register 'reg_peak_reg_0_0' is power-on initialization.
@W [RTGEN-101] Register 'reg_peak_reg_0_1' is power-on initialization.
@I [SYN-210] Renamed object name 'TPG_am_submul_12ns_12ns_8ns_21_1' to 'TPG_am_submul_12nbkb' due to the length limit 20
@I [SYN-210] Renamed object name 'TPG_mul_mul_7s_21s_32_1' to 'TPG_mul_mul_7s_21cud' due to the length limit 20
@I [RTGEN-100] Generating core module 'TPG_am_submul_12nbkb': 1 instance(s).
@I [RTGEN-100] Generating core module 'TPG_mul_mul_7s_21cud': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'TPG'.
@I [HLS-111]  Elapsed time: 0.07 seconds; current allocated memory: 0.203 MB.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 447.160 ; gain = 144.711 ; free physical = 3778 ; free virtual = 36481
@I [SYSC-301] Generating SystemC RTL for TPG.
@I [VHDL-304] Generating VHDL RTL for TPG.
@I [VLOG-307] Generating Verilog RTL for TPG.
@I [HLS-112] Total elapsed time: 3.73 seconds; peak allocated memory: 0.203 MB.
