

================================================================
== Vitis HLS Report for 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1'
================================================================
* Date:           Thu Jul  6 01:41:48 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2058|     2058|  20.580 us|  20.580 us|  2058|  2058|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_69_1  |     2056|     2056|        10|          1|          1|  2048|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     234|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     234|     94|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln69_fu_92_p2   |         +|   0|  0|  12|          12|           1|
    |icmp_ln69_fu_86_p2  |      icmp|   0|  0|  12|          12|          13|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  26|          25|          16|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_14    |   9|          2|   12|         24|
    |i_fu_38                  |   9|          2|   12|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   26|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |i_14_cast_i_reg_144               |  12|   0|   64|         52|
    |i_fu_38                           |  12|   0|   12|          0|
    |sorted_list_R_i_load_reg_154      |  64|   0|   64|          0|
    |trunc_ln368_reg_159               |  63|   0|   63|          0|
    |i_14_cast_i_reg_144               |  64|  32|   64|         52|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 234|  32|  286|        104|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1|  return value|
|grp_fu_258_p_din0          |  out|   64|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1|  return value|
|grp_fu_258_p_din1          |  out|   64|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1|  return value|
|grp_fu_258_p_opcode        |  out|    1|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1|  return value|
|grp_fu_258_p_dout0         |   in|   64|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1|  return value|
|grp_fu_258_p_ce            |  out|    1|  ap_ctrl_hs|  MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1|  return value|
|sorted_list_R_i_address0   |  out|   11|   ap_memory|                                   sorted_list_R_i|         array|
|sorted_list_R_i_ce0        |  out|    1|   ap_memory|                                   sorted_list_R_i|         array|
|sorted_list_R_i_q0         |   in|   64|   ap_memory|                                   sorted_list_R_i|         array|
|median_R                   |   in|   64|     ap_none|                                          median_R|        scalar|
|deviation_list_R_address0  |  out|   11|   ap_memory|                                  deviation_list_R|         array|
|deviation_list_R_ce0       |  out|    1|   ap_memory|                                  deviation_list_R|         array|
|deviation_list_R_we0       |  out|    1|   ap_memory|                                  deviation_list_R|         array|
|deviation_list_R_d0        |  out|   64|   ap_memory|                                  deviation_list_R|         array|
+---------------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%median_R_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %median_R"   --->   Operation 14 'read' 'median_R_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_14 = load i12 %i" [../include/madCpt.hpp:69]   --->   Operation 17 'load' 'i_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.99ns)   --->   "%icmp_ln69 = icmp_eq  i12 %i_14, i12 2048" [../include/madCpt.hpp:69]   --->   Operation 19 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.54ns)   --->   "%add_ln69 = add i12 %i_14, i12 1" [../include/madCpt.hpp:69]   --->   Operation 21 'add' 'add_ln69' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %.split20.i, void %_Z13deviationListPddiS_.exit.i.exitStub" [../include/madCpt.hpp:69]   --->   Operation 22 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_14_cast_i = zext i12 %i_14" [../include/madCpt.hpp:69]   --->   Operation 23 'zext' 'i_14_cast_i' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sorted_list_R_i_addr = getelementptr i64 %sorted_list_R_i, i64 0, i64 %i_14_cast_i" [../include/madCpt.hpp:70]   --->   Operation 24 'getelementptr' 'sorted_list_R_i_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%sorted_list_R_i_load = load i11 %sorted_list_R_i_addr" [../include/madCpt.hpp:70]   --->   Operation 25 'load' 'sorted_list_R_i_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln69 = store i12 %add_ln69, i12 %i" [../include/madCpt.hpp:69]   --->   Operation 26 'store' 'store_ln69' <Predicate = (!icmp_ln69)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 27 [1/2] (3.25ns)   --->   "%sorted_list_R_i_load = load i11 %sorted_list_R_i_addr" [../include/madCpt.hpp:70]   --->   Operation 27 'load' 'sorted_list_R_i_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 7.29>
ST_3 : Operation 28 [7/7] (7.29ns)   --->   "%dc = dsub i64 %sorted_list_R_i_load, i64 %median_R_read" [../include/madCpt.hpp:70]   --->   Operation 28 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 29 [6/7] (7.29ns)   --->   "%dc = dsub i64 %sorted_list_R_i_load, i64 %median_R_read" [../include/madCpt.hpp:70]   --->   Operation 29 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 30 [5/7] (7.29ns)   --->   "%dc = dsub i64 %sorted_list_R_i_load, i64 %median_R_read" [../include/madCpt.hpp:70]   --->   Operation 30 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 31 [4/7] (7.29ns)   --->   "%dc = dsub i64 %sorted_list_R_i_load, i64 %median_R_read" [../include/madCpt.hpp:70]   --->   Operation 31 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 32 [3/7] (7.29ns)   --->   "%dc = dsub i64 %sorted_list_R_i_load, i64 %median_R_read" [../include/madCpt.hpp:70]   --->   Operation 32 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 33 [2/7] (7.29ns)   --->   "%dc = dsub i64 %sorted_list_R_i_load, i64 %median_R_read" [../include/madCpt.hpp:70]   --->   Operation 33 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 34 [1/7] (7.29ns)   --->   "%dc = dsub i64 %sorted_list_R_i_load, i64 %median_R_read" [../include/madCpt.hpp:70]   --->   Operation 34 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486]   --->   Operation 35 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i64 %data_V"   --->   Operation 36 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:12]   --->   Operation 37 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln368"   --->   Operation 38 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln524 = bitcast i64 %p_Result_s" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:524]   --->   Operation 39 'bitcast' 'bitcast_ln524' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%deviation_list_R_addr = getelementptr i64 %deviation_list_R, i64 0, i64 %i_14_cast_i" [../include/madCpt.hpp:70]   --->   Operation 40 'getelementptr' 'deviation_list_R_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (3.25ns)   --->   "%store_ln70 = store i64 %bitcast_ln524, i11 %deviation_list_R_addr" [../include/madCpt.hpp:70]   --->   Operation 41 'store' 'store_ln70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sorted_list_R_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ median_R]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ deviation_list_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 01000000000]
median_R_read         (read             ) [ 01111111110]
store_ln0             (store            ) [ 00000000000]
br_ln0                (br               ) [ 00000000000]
i_14                  (load             ) [ 00000000000]
specpipeline_ln0      (specpipeline     ) [ 00000000000]
icmp_ln69             (icmp             ) [ 01111111110]
empty                 (speclooptripcount) [ 00000000000]
add_ln69              (add              ) [ 00000000000]
br_ln69               (br               ) [ 00000000000]
i_14_cast_i           (zext             ) [ 01111111111]
sorted_list_R_i_addr  (getelementptr    ) [ 01100000000]
store_ln69            (store            ) [ 00000000000]
sorted_list_R_i_load  (load             ) [ 01011111110]
dc                    (dsub             ) [ 00000000000]
data_V                (bitcast          ) [ 00000000000]
trunc_ln368           (trunc            ) [ 01000000001]
specloopname_ln12     (specloopname     ) [ 00000000000]
p_Result_s            (bitconcatenate   ) [ 00000000000]
bitcast_ln524         (bitcast          ) [ 00000000000]
deviation_list_R_addr (getelementptr    ) [ 00000000000]
store_ln70            (store            ) [ 00000000000]
br_ln0                (br               ) [ 00000000000]
ret_ln0               (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sorted_list_R_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_list_R_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="median_R">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="median_R"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="deviation_list_R">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deviation_list_R"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="median_R_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="64" slack="0"/>
<pin id="44" dir="0" index="1" bw="64" slack="0"/>
<pin id="45" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="median_R_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="sorted_list_R_i_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="64" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="12" slack="0"/>
<pin id="52" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_list_R_i_addr/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="11" slack="0"/>
<pin id="57" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sorted_list_R_i_load/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="deviation_list_R_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="64" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="12" slack="9"/>
<pin id="65" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="deviation_list_R_addr/10 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln70_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="11" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/10 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="1"/>
<pin id="76" dir="0" index="1" bw="64" slack="2"/>
<pin id="77" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="dc/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln0_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="12" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_14_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="12" slack="0"/>
<pin id="85" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_14/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln69_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="12" slack="0"/>
<pin id="88" dir="0" index="1" bw="12" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="add_ln69_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_14_cast_i_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="12" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_14_cast_i/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln69_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="12" slack="0"/>
<pin id="105" dir="0" index="1" bw="12" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="data_V_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/9 "/>
</bind>
</comp>

<comp id="112" class="1004" name="trunc_ln368_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368/9 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_Result_s_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="63" slack="1"/>
<pin id="120" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/10 "/>
</bind>
</comp>

<comp id="123" class="1004" name="bitcast_ln524_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln524/10 "/>
</bind>
</comp>

<comp id="128" class="1005" name="i_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="12" slack="0"/>
<pin id="130" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="135" class="1005" name="median_R_read_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="2"/>
<pin id="137" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="median_R_read "/>
</bind>
</comp>

<comp id="140" class="1005" name="icmp_ln69_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="8"/>
<pin id="142" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

<comp id="144" class="1005" name="i_14_cast_i_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="9"/>
<pin id="146" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="i_14_cast_i "/>
</bind>
</comp>

<comp id="149" class="1005" name="sorted_list_R_i_addr_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="11" slack="1"/>
<pin id="151" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sorted_list_R_i_addr "/>
</bind>
</comp>

<comp id="154" class="1005" name="sorted_list_R_i_load_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="1"/>
<pin id="156" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sorted_list_R_i_load "/>
</bind>
</comp>

<comp id="159" class="1005" name="trunc_ln368_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="63" slack="1"/>
<pin id="161" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln368 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="28" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="28" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="83" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="83" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="83" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="107"><net_src comp="92" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="74" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="131"><net_src comp="38" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="133"><net_src comp="128" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="134"><net_src comp="128" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="138"><net_src comp="42" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="143"><net_src comp="86" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="98" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="152"><net_src comp="48" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="157"><net_src comp="55" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="162"><net_src comp="112" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="116" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: deviation_list_R | {10 }
 - Input state : 
	Port: MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 : sorted_list_R_i | {1 2 }
	Port: MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 : median_R | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_14 : 1
		icmp_ln69 : 2
		add_ln69 : 2
		br_ln69 : 3
		i_14_cast_i : 2
		sorted_list_R_i_addr : 3
		sorted_list_R_i_load : 4
		store_ln69 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		data_V : 1
		trunc_ln368 : 2
	State 10
		bitcast_ln524 : 1
		store_ln70 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   dadd   |         grp_fu_74        |    3    |   630   |   1141  |
|----------|--------------------------|---------|---------|---------|
|   icmp   |      icmp_ln69_fu_86     |    0    |    0    |    12   |
|----------|--------------------------|---------|---------|---------|
|    add   |      add_ln69_fu_92      |    0    |    0    |    12   |
|----------|--------------------------|---------|---------|---------|
|   read   | median_R_read_read_fu_42 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   |     i_14_cast_i_fu_98    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |    trunc_ln368_fu_112    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|     p_Result_s_fu_116    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    3    |   630   |   1165  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     i_14_cast_i_reg_144    |   64   |
|          i_reg_128         |   12   |
|      icmp_ln69_reg_140     |    1   |
|    median_R_read_reg_135   |   64   |
|sorted_list_R_i_addr_reg_149|   11   |
|sorted_list_R_i_load_reg_154|   64   |
|     trunc_ln368_reg_159    |   63   |
+----------------------------+--------+
|            Total           |   279  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |  11  |   22   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   22   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   630  |  1165  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   279  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   909  |  1174  |
+-----------+--------+--------+--------+--------+
