// Seed: 1112438468
module module_0 (
    output supply0 id_0,
    input wor id_1,
    output wor id_2,
    output wand id_3,
    input wand id_4,
    input tri0 id_5,
    output tri0 id_6,
    input wand id_7
);
  logic id_9;
endmodule
module module_1 #(
    parameter id_3 = 32'd37
) (
    input  tri0 id_0,
    input  tri1 id_1,
    output wor  id_2,
    input  wor  _id_3
);
  supply1 id_5;
  parameter id_6 = 1;
  wire [-1 : 1] id_7;
  assign id_5 = -1;
  bit [1 : id_3] id_8;
  assign id_2 = -1'b0;
  tri1 [{  -1  }  |  1 : -1 'd0] id_9;
  assign id_2 = 1;
  initial id_8 <= id_7;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_2,
      id_0,
      id_1,
      id_2,
      id_0
  );
  assign modCall_1.id_3 = 0;
  logic id_10;
  assign id_9 = id_3 - -1 | -1;
endmodule
