Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 27 11:12:40 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_163_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.356ns  (logic 3.909ns (41.779%)  route 5.447ns (58.221%))
  Logic Levels:           22  (CARRY4=16 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y37         FDRE                                         r  bd_0_i/hls_inst/inst/reg_163_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/reg_163_reg[53]/Q
                         net (fo=18, routed)          1.141     2.570    bd_0_i/hls_inst/inst/zext_ln510_fu_209_p1[1]
    SLICE_X78Y39         LUT6 (Prop_lut6_I2_O)        0.124     2.694 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_10/O
                         net (fo=6, routed)           0.460     3.155    bd_0_i/hls_inst/inst/val_reg_780[15]_i_10_n_0
    SLICE_X77Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.279 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_30/O
                         net (fo=56, routed)          1.036     4.315    bd_0_i/hls_inst/inst/val_reg_780[15]_i_30_n_0
    SLICE_X77Y32         LUT4 (Prop_lut4_I2_O)        0.150     4.465 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_39/O
                         net (fo=4, routed)           0.817     5.281    bd_0_i/hls_inst/inst/val_reg_780[15]_i_39_n_0
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.326     5.607 r  bd_0_i/hls_inst/inst/val_reg_780[11]_i_15/O
                         net (fo=6, routed)           0.757     6.364    bd_0_i/hls_inst/inst/val_reg_780[11]_i_15_n_0
    SLICE_X80Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.488 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_2/O
                         net (fo=3, routed)           0.707     7.195    bd_0_i/hls_inst/inst/val_reg_780[3]_i_2_n_0
    SLICE_X83Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.319 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_1/O
                         net (fo=2, routed)           0.529     7.848    bd_0_i/hls_inst/inst/val_fu_287_p3[3]
    SLICE_X82Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.368 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1_n_0
    SLICE_X82Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.538 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.655 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.772 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.772    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.889 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1_n_0
    SLICE_X82Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.006 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.006    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]_i_1_n_0
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.329 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.329    bd_0_i/hls_inst/inst/add_ln19_fu_345_p2[63]
    SLICE_X82Y42         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y42         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[63]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X82Y42         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[63]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.329    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_163_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.252ns  (logic 3.805ns (41.125%)  route 5.447ns (58.875%))
  Logic Levels:           22  (CARRY4=16 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y37         FDRE                                         r  bd_0_i/hls_inst/inst/reg_163_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/reg_163_reg[53]/Q
                         net (fo=18, routed)          1.141     2.570    bd_0_i/hls_inst/inst/zext_ln510_fu_209_p1[1]
    SLICE_X78Y39         LUT6 (Prop_lut6_I2_O)        0.124     2.694 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_10/O
                         net (fo=6, routed)           0.460     3.155    bd_0_i/hls_inst/inst/val_reg_780[15]_i_10_n_0
    SLICE_X77Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.279 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_30/O
                         net (fo=56, routed)          1.036     4.315    bd_0_i/hls_inst/inst/val_reg_780[15]_i_30_n_0
    SLICE_X77Y32         LUT4 (Prop_lut4_I2_O)        0.150     4.465 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_39/O
                         net (fo=4, routed)           0.817     5.281    bd_0_i/hls_inst/inst/val_reg_780[15]_i_39_n_0
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.326     5.607 r  bd_0_i/hls_inst/inst/val_reg_780[11]_i_15/O
                         net (fo=6, routed)           0.757     6.364    bd_0_i/hls_inst/inst/val_reg_780[11]_i_15_n_0
    SLICE_X80Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.488 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_2/O
                         net (fo=3, routed)           0.707     7.195    bd_0_i/hls_inst/inst/val_reg_780[3]_i_2_n_0
    SLICE_X83Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.319 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_1/O
                         net (fo=2, routed)           0.529     7.848    bd_0_i/hls_inst/inst/val_fu_287_p3[3]
    SLICE_X82Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.368 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1_n_0
    SLICE_X82Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.538 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.655 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.772 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.772    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.889 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1_n_0
    SLICE_X82Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.006 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.006    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]_i_1_n_0
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.225 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[63]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.225    bd_0_i/hls_inst/inst/add_ln19_fu_345_p2[62]
    SLICE_X82Y42         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y42         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[62]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X82Y42         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[62]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_163_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 3.792ns (41.042%)  route 5.447ns (58.958%))
  Logic Levels:           21  (CARRY4=15 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y37         FDRE                                         r  bd_0_i/hls_inst/inst/reg_163_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/reg_163_reg[53]/Q
                         net (fo=18, routed)          1.141     2.570    bd_0_i/hls_inst/inst/zext_ln510_fu_209_p1[1]
    SLICE_X78Y39         LUT6 (Prop_lut6_I2_O)        0.124     2.694 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_10/O
                         net (fo=6, routed)           0.460     3.155    bd_0_i/hls_inst/inst/val_reg_780[15]_i_10_n_0
    SLICE_X77Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.279 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_30/O
                         net (fo=56, routed)          1.036     4.315    bd_0_i/hls_inst/inst/val_reg_780[15]_i_30_n_0
    SLICE_X77Y32         LUT4 (Prop_lut4_I2_O)        0.150     4.465 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_39/O
                         net (fo=4, routed)           0.817     5.281    bd_0_i/hls_inst/inst/val_reg_780[15]_i_39_n_0
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.326     5.607 r  bd_0_i/hls_inst/inst/val_reg_780[11]_i_15/O
                         net (fo=6, routed)           0.757     6.364    bd_0_i/hls_inst/inst/val_reg_780[11]_i_15_n_0
    SLICE_X80Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.488 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_2/O
                         net (fo=3, routed)           0.707     7.195    bd_0_i/hls_inst/inst/val_reg_780[3]_i_2_n_0
    SLICE_X83Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.319 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_1/O
                         net (fo=2, routed)           0.529     7.848    bd_0_i/hls_inst/inst/val_fu_287_p3[3]
    SLICE_X82Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.368 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1_n_0
    SLICE_X82Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.538 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.655 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.772 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.772    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.889 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1_n_0
    SLICE_X82Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.212 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.212    bd_0_i/hls_inst/inst/add_ln19_fu_345_p2[59]
    SLICE_X82Y41         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y41         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[59]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X82Y41         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[59]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_163_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.231ns  (logic 3.784ns (40.991%)  route 5.447ns (59.009%))
  Logic Levels:           21  (CARRY4=15 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y37         FDRE                                         r  bd_0_i/hls_inst/inst/reg_163_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/reg_163_reg[53]/Q
                         net (fo=18, routed)          1.141     2.570    bd_0_i/hls_inst/inst/zext_ln510_fu_209_p1[1]
    SLICE_X78Y39         LUT6 (Prop_lut6_I2_O)        0.124     2.694 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_10/O
                         net (fo=6, routed)           0.460     3.155    bd_0_i/hls_inst/inst/val_reg_780[15]_i_10_n_0
    SLICE_X77Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.279 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_30/O
                         net (fo=56, routed)          1.036     4.315    bd_0_i/hls_inst/inst/val_reg_780[15]_i_30_n_0
    SLICE_X77Y32         LUT4 (Prop_lut4_I2_O)        0.150     4.465 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_39/O
                         net (fo=4, routed)           0.817     5.281    bd_0_i/hls_inst/inst/val_reg_780[15]_i_39_n_0
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.326     5.607 r  bd_0_i/hls_inst/inst/val_reg_780[11]_i_15/O
                         net (fo=6, routed)           0.757     6.364    bd_0_i/hls_inst/inst/val_reg_780[11]_i_15_n_0
    SLICE_X80Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.488 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_2/O
                         net (fo=3, routed)           0.707     7.195    bd_0_i/hls_inst/inst/val_reg_780[3]_i_2_n_0
    SLICE_X83Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.319 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_1/O
                         net (fo=2, routed)           0.529     7.848    bd_0_i/hls_inst/inst/val_fu_287_p3[3]
    SLICE_X82Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.368 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1_n_0
    SLICE_X82Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.538 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.655 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.772 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.772    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.889 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1_n_0
    SLICE_X82Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.204 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.204    bd_0_i/hls_inst/inst/add_ln19_fu_345_p2[61]
    SLICE_X82Y41         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y41         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X82Y41         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.204    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_163_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.155ns  (logic 3.708ns (40.501%)  route 5.447ns (59.499%))
  Logic Levels:           21  (CARRY4=15 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y37         FDRE                                         r  bd_0_i/hls_inst/inst/reg_163_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/reg_163_reg[53]/Q
                         net (fo=18, routed)          1.141     2.570    bd_0_i/hls_inst/inst/zext_ln510_fu_209_p1[1]
    SLICE_X78Y39         LUT6 (Prop_lut6_I2_O)        0.124     2.694 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_10/O
                         net (fo=6, routed)           0.460     3.155    bd_0_i/hls_inst/inst/val_reg_780[15]_i_10_n_0
    SLICE_X77Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.279 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_30/O
                         net (fo=56, routed)          1.036     4.315    bd_0_i/hls_inst/inst/val_reg_780[15]_i_30_n_0
    SLICE_X77Y32         LUT4 (Prop_lut4_I2_O)        0.150     4.465 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_39/O
                         net (fo=4, routed)           0.817     5.281    bd_0_i/hls_inst/inst/val_reg_780[15]_i_39_n_0
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.326     5.607 r  bd_0_i/hls_inst/inst/val_reg_780[11]_i_15/O
                         net (fo=6, routed)           0.757     6.364    bd_0_i/hls_inst/inst/val_reg_780[11]_i_15_n_0
    SLICE_X80Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.488 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_2/O
                         net (fo=3, routed)           0.707     7.195    bd_0_i/hls_inst/inst/val_reg_780[3]_i_2_n_0
    SLICE_X83Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.319 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_1/O
                         net (fo=2, routed)           0.529     7.848    bd_0_i/hls_inst/inst/val_fu_287_p3[3]
    SLICE_X82Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.368 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1_n_0
    SLICE_X82Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.538 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.655 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.772 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.772    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.889 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1_n_0
    SLICE_X82Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.128 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.128    bd_0_i/hls_inst/inst/add_ln19_fu_345_p2[60]
    SLICE_X82Y41         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y41         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[60]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X82Y41         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[60]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.128    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_163_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 3.688ns (40.371%)  route 5.447ns (59.629%))
  Logic Levels:           21  (CARRY4=15 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y37         FDRE                                         r  bd_0_i/hls_inst/inst/reg_163_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/reg_163_reg[53]/Q
                         net (fo=18, routed)          1.141     2.570    bd_0_i/hls_inst/inst/zext_ln510_fu_209_p1[1]
    SLICE_X78Y39         LUT6 (Prop_lut6_I2_O)        0.124     2.694 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_10/O
                         net (fo=6, routed)           0.460     3.155    bd_0_i/hls_inst/inst/val_reg_780[15]_i_10_n_0
    SLICE_X77Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.279 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_30/O
                         net (fo=56, routed)          1.036     4.315    bd_0_i/hls_inst/inst/val_reg_780[15]_i_30_n_0
    SLICE_X77Y32         LUT4 (Prop_lut4_I2_O)        0.150     4.465 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_39/O
                         net (fo=4, routed)           0.817     5.281    bd_0_i/hls_inst/inst/val_reg_780[15]_i_39_n_0
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.326     5.607 r  bd_0_i/hls_inst/inst/val_reg_780[11]_i_15/O
                         net (fo=6, routed)           0.757     6.364    bd_0_i/hls_inst/inst/val_reg_780[11]_i_15_n_0
    SLICE_X80Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.488 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_2/O
                         net (fo=3, routed)           0.707     7.195    bd_0_i/hls_inst/inst/val_reg_780[3]_i_2_n_0
    SLICE_X83Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.319 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_1/O
                         net (fo=2, routed)           0.529     7.848    bd_0_i/hls_inst/inst/val_fu_287_p3[3]
    SLICE_X82Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.368 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1_n_0
    SLICE_X82Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.538 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.655 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.772 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.772    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.889 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1_n_0
    SLICE_X82Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.108 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[61]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.108    bd_0_i/hls_inst/inst/add_ln19_fu_345_p2[58]
    SLICE_X82Y41         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y41         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[58]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X82Y41         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[58]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_163_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.122ns  (logic 3.675ns (40.286%)  route 5.447ns (59.714%))
  Logic Levels:           20  (CARRY4=14 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y37         FDRE                                         r  bd_0_i/hls_inst/inst/reg_163_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/reg_163_reg[53]/Q
                         net (fo=18, routed)          1.141     2.570    bd_0_i/hls_inst/inst/zext_ln510_fu_209_p1[1]
    SLICE_X78Y39         LUT6 (Prop_lut6_I2_O)        0.124     2.694 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_10/O
                         net (fo=6, routed)           0.460     3.155    bd_0_i/hls_inst/inst/val_reg_780[15]_i_10_n_0
    SLICE_X77Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.279 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_30/O
                         net (fo=56, routed)          1.036     4.315    bd_0_i/hls_inst/inst/val_reg_780[15]_i_30_n_0
    SLICE_X77Y32         LUT4 (Prop_lut4_I2_O)        0.150     4.465 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_39/O
                         net (fo=4, routed)           0.817     5.281    bd_0_i/hls_inst/inst/val_reg_780[15]_i_39_n_0
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.326     5.607 r  bd_0_i/hls_inst/inst/val_reg_780[11]_i_15/O
                         net (fo=6, routed)           0.757     6.364    bd_0_i/hls_inst/inst/val_reg_780[11]_i_15_n_0
    SLICE_X80Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.488 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_2/O
                         net (fo=3, routed)           0.707     7.195    bd_0_i/hls_inst/inst/val_reg_780[3]_i_2_n_0
    SLICE_X83Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.319 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_1/O
                         net (fo=2, routed)           0.529     7.848    bd_0_i/hls_inst/inst/val_fu_287_p3[3]
    SLICE_X82Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.368 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1_n_0
    SLICE_X82Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.538 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.655 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.772 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.772    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.095 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.095    bd_0_i/hls_inst/inst/add_ln19_fu_345_p2[55]
    SLICE_X82Y40         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y40         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[55]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X82Y40         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[55]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_163_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.114ns  (logic 3.667ns (40.233%)  route 5.447ns (59.767%))
  Logic Levels:           20  (CARRY4=14 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y37         FDRE                                         r  bd_0_i/hls_inst/inst/reg_163_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/reg_163_reg[53]/Q
                         net (fo=18, routed)          1.141     2.570    bd_0_i/hls_inst/inst/zext_ln510_fu_209_p1[1]
    SLICE_X78Y39         LUT6 (Prop_lut6_I2_O)        0.124     2.694 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_10/O
                         net (fo=6, routed)           0.460     3.155    bd_0_i/hls_inst/inst/val_reg_780[15]_i_10_n_0
    SLICE_X77Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.279 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_30/O
                         net (fo=56, routed)          1.036     4.315    bd_0_i/hls_inst/inst/val_reg_780[15]_i_30_n_0
    SLICE_X77Y32         LUT4 (Prop_lut4_I2_O)        0.150     4.465 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_39/O
                         net (fo=4, routed)           0.817     5.281    bd_0_i/hls_inst/inst/val_reg_780[15]_i_39_n_0
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.326     5.607 r  bd_0_i/hls_inst/inst/val_reg_780[11]_i_15/O
                         net (fo=6, routed)           0.757     6.364    bd_0_i/hls_inst/inst/val_reg_780[11]_i_15_n_0
    SLICE_X80Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.488 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_2/O
                         net (fo=3, routed)           0.707     7.195    bd_0_i/hls_inst/inst/val_reg_780[3]_i_2_n_0
    SLICE_X83Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.319 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_1/O
                         net (fo=2, routed)           0.529     7.848    bd_0_i/hls_inst/inst/val_fu_287_p3[3]
    SLICE_X82Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.368 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1_n_0
    SLICE_X82Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.538 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.655 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.772 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.772    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.087 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.087    bd_0_i/hls_inst/inst/add_ln19_fu_345_p2[57]
    SLICE_X82Y40         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y40         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X82Y40         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.087    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_163_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.038ns  (logic 3.591ns (39.731%)  route 5.447ns (60.269%))
  Logic Levels:           20  (CARRY4=14 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y37         FDRE                                         r  bd_0_i/hls_inst/inst/reg_163_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/reg_163_reg[53]/Q
                         net (fo=18, routed)          1.141     2.570    bd_0_i/hls_inst/inst/zext_ln510_fu_209_p1[1]
    SLICE_X78Y39         LUT6 (Prop_lut6_I2_O)        0.124     2.694 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_10/O
                         net (fo=6, routed)           0.460     3.155    bd_0_i/hls_inst/inst/val_reg_780[15]_i_10_n_0
    SLICE_X77Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.279 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_30/O
                         net (fo=56, routed)          1.036     4.315    bd_0_i/hls_inst/inst/val_reg_780[15]_i_30_n_0
    SLICE_X77Y32         LUT4 (Prop_lut4_I2_O)        0.150     4.465 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_39/O
                         net (fo=4, routed)           0.817     5.281    bd_0_i/hls_inst/inst/val_reg_780[15]_i_39_n_0
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.326     5.607 r  bd_0_i/hls_inst/inst/val_reg_780[11]_i_15/O
                         net (fo=6, routed)           0.757     6.364    bd_0_i/hls_inst/inst/val_reg_780[11]_i_15_n_0
    SLICE_X80Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.488 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_2/O
                         net (fo=3, routed)           0.707     7.195    bd_0_i/hls_inst/inst/val_reg_780[3]_i_2_n_0
    SLICE_X83Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.319 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_1/O
                         net (fo=2, routed)           0.529     7.848    bd_0_i/hls_inst/inst/val_fu_287_p3[3]
    SLICE_X82Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.368 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1_n_0
    SLICE_X82Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.538 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.655 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.772 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.772    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.011 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.011    bd_0_i/hls_inst/inst/add_ln19_fu_345_p2[56]
    SLICE_X82Y40         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y40         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[56]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X82Y40         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[56]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_163_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.018ns  (logic 3.571ns (39.597%)  route 5.447ns (60.403%))
  Logic Levels:           20  (CARRY4=14 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y37         FDRE                                         r  bd_0_i/hls_inst/inst/reg_163_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/reg_163_reg[53]/Q
                         net (fo=18, routed)          1.141     2.570    bd_0_i/hls_inst/inst/zext_ln510_fu_209_p1[1]
    SLICE_X78Y39         LUT6 (Prop_lut6_I2_O)        0.124     2.694 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_10/O
                         net (fo=6, routed)           0.460     3.155    bd_0_i/hls_inst/inst/val_reg_780[15]_i_10_n_0
    SLICE_X77Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.279 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_30/O
                         net (fo=56, routed)          1.036     4.315    bd_0_i/hls_inst/inst/val_reg_780[15]_i_30_n_0
    SLICE_X77Y32         LUT4 (Prop_lut4_I2_O)        0.150     4.465 r  bd_0_i/hls_inst/inst/val_reg_780[15]_i_39/O
                         net (fo=4, routed)           0.817     5.281    bd_0_i/hls_inst/inst/val_reg_780[15]_i_39_n_0
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.326     5.607 r  bd_0_i/hls_inst/inst/val_reg_780[11]_i_15/O
                         net (fo=6, routed)           0.757     6.364    bd_0_i/hls_inst/inst/val_reg_780[11]_i_15_n_0
    SLICE_X80Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.488 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_2/O
                         net (fo=3, routed)           0.707     7.195    bd_0_i/hls_inst/inst/val_reg_780[3]_i_2_n_0
    SLICE_X83Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.319 r  bd_0_i/hls_inst/inst/val_reg_780[3]_i_1/O
                         net (fo=2, routed)           0.529     7.848    bd_0_i/hls_inst/inst/val_fu_287_p3[3]
    SLICE_X82Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.368 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[5]_i_1_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[9]_i_1_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[13]_i_1_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[17]_i_1_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[21]_i_1_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[25]_i_1_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[29]_i_1_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[33]_i_1_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[37]_i_1_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[41]_i_1_n_0
    SLICE_X82Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.538 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[45]_i_1_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.655 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[49]_i_1_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.772 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.772    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[53]_i_1_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.991 r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[57]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.991    bd_0_i/hls_inst/inst/add_ln19_fu_345_p2[54]
    SLICE_X82Y40         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3236, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y40         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[54]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X82Y40         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln19_reg_786_reg[54]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  1.007    




