Record=TopLevelDocument|FileName=ADS5553.SchDoc
Record=FPGA_COMPONENT|BaseComponentDesignator=U5|DocumentName=FPGA.SchDoc|LibraryReference=EP4CE6E22C8|SubProjectPath= |Configuration= |Description=Cyclone IV Family FPGA, 2V Core, 91 I/O Pins, 2 PLLs, 144-Pin QFP, Speed Grade 8, Commercial Grade|NexusDeviceId=EP4CE6E22C8|SubPartUniqueId1=GNTSFGHU|SubPartDocPath1=FPGA.SchDoc|SubPartUniqueId2=GATRXEGB|SubPartDocPath2=FPGA.SchDoc|SubPartUniqueId3=OHDIUOTQ|SubPartDocPath3=FPGA.SchDoc|SubPartUniqueId4=VWPSSIRG|SubPartDocPath4=FPGA.SchDoc|SubPartUniqueId5=QQFOUDFD|SubPartDocPath5=FPGA.SchDoc|SubPartUniqueId6=BRMBDLTO|SubPartDocPath6=FPGA.SchDoc|SubPartUniqueId7=ANPAKTPY|SubPartDocPath7=FPGA.SchDoc|SubPartUniqueId8=URXPOKRG|SubPartDocPath8=FPGA.SchDoc|SubPartUniqueId9=SNATVEJK|SubPartDocPath9=FPGA.SchDoc|SubPartUniqueId10=OGKRGRJN|SubPartDocPath10=FPGA.SchDoc|SubPartUniqueId11=MMTASCSC|SubPartDocPath11=FPGA.SchDoc|SubPartUniqueId12=NASSCPUL|SubPartDocPath12=FPGA.SchDoc|SubPartUniqueId13=RRJDYXJX|SubPartDocPath13=FPGA.SchDoc
