{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 22:23:53 2013 " "Info: Processing started: Sun Nov 17 22:23:53 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off L3C010 -c L3C010 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off L3C010 -c L3C010 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 4 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register delay2\[6\] register state\[6\] 48.47 MHz 20.63 ns Internal " "Info: Clock \"clock\" has Internal fmax of 48.47 MHz between source register \"delay2\[6\]\" and destination register \"state\[6\]\" (period= 20.63 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.387 ns + Longest register register " "Info: + Longest register to register delay is 20.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns delay2\[6\] 1 REG LCFF_X36_Y11_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y11_N21; Fanout = 3; REG Node = 'delay2\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { delay2[6] } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.455 ns) 1.078 ns LessThan1~0 2 COMB LCCOMB_X37_Y11_N8 1 " "Info: 2: + IC(0.623 ns) + CELL(0.455 ns) = 1.078 ns; Loc. = LCCOMB_X37_Y11_N8; Fanout = 1; COMB Node = 'LessThan1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { delay2[6] LessThan1~0 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 751 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.178 ns) 2.078 ns LessThan1~2 3 COMB LCCOMB_X35_Y11_N0 2 " "Info: 3: + IC(0.822 ns) + CELL(0.178 ns) = 2.078 ns; Loc. = LCCOMB_X35_Y11_N0; Fanout = 2; COMB Node = 'LessThan1~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { LessThan1~0 LessThan1~2 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 751 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.521 ns) 2.907 ns LessThan1~7 4 COMB LCCOMB_X35_Y11_N12 49 " "Info: 4: + IC(0.308 ns) + CELL(0.521 ns) = 2.907 ns; Loc. = LCCOMB_X35_Y11_N12; Fanout = 49; COMB Node = 'LessThan1~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { LessThan1~2 LessThan1~7 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 751 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.178 ns) 3.411 ns state~1956 5 COMB LCCOMB_X35_Y11_N8 13 " "Info: 5: + IC(0.326 ns) + CELL(0.178 ns) = 3.411 ns; Loc. = LCCOMB_X35_Y11_N8; Fanout = 13; COMB Node = 'state~1956'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.504 ns" { LessThan1~7 state~1956 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.178 ns) 4.778 ns state~1991 6 COMB LCCOMB_X33_Y14_N18 12 " "Info: 6: + IC(1.189 ns) + CELL(0.178 ns) = 4.778 ns; Loc. = LCCOMB_X33_Y14_N18; Fanout = 12; COMB Node = 'state~1991'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { state~1956 state~1991 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.495 ns) 6.463 ns Add5~3 7 COMB LCCOMB_X35_Y11_N20 2 " "Info: 7: + IC(1.190 ns) + CELL(0.495 ns) = 6.463 ns; Loc. = LCCOMB_X35_Y11_N20; Fanout = 2; COMB Node = 'Add5~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { state~1991 Add5~3 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 753 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.921 ns Add5~4 8 COMB LCCOMB_X35_Y11_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 6.921 ns; Loc. = LCCOMB_X35_Y11_N22; Fanout = 2; COMB Node = 'Add5~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add5~3 Add5~4 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 753 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.495 ns) 8.317 ns Add6~5 9 COMB LCCOMB_X34_Y15_N18 2 " "Info: 9: + IC(0.901 ns) + CELL(0.495 ns) = 8.317 ns; Loc. = LCCOMB_X34_Y15_N18; Fanout = 2; COMB Node = 'Add6~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { Add5~4 Add6~5 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 753 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.775 ns Add6~6 10 COMB LCCOMB_X34_Y15_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 8.775 ns; Loc. = LCCOMB_X34_Y15_N20; Fanout = 2; COMB Node = 'Add6~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add6~5 Add6~6 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 753 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.517 ns) 9.612 ns Add7~5 11 COMB LCCOMB_X34_Y15_N4 2 " "Info: 11: + IC(0.320 ns) + CELL(0.517 ns) = 9.612 ns; Loc. = LCCOMB_X34_Y15_N4; Fanout = 2; COMB Node = 'Add7~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { Add6~6 Add7~5 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 753 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.070 ns Add7~6 12 COMB LCCOMB_X34_Y15_N6 3 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 10.070 ns; Loc. = LCCOMB_X34_Y15_N6; Fanout = 3; COMB Node = 'Add7~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add7~5 Add7~6 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 753 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.545 ns) 11.737 ns Add8~8 13 COMB LCCOMB_X26_Y15_N10 1 " "Info: 13: + IC(1.122 ns) + CELL(0.545 ns) = 11.737 ns; Loc. = LCCOMB_X26_Y15_N10; Fanout = 1; COMB Node = 'Add8~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { Add7~6 Add8~8 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 753 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.178 ns) 12.462 ns state~2025 14 COMB LCCOMB_X27_Y15_N20 2 " "Info: 14: + IC(0.547 ns) + CELL(0.178 ns) = 12.462 ns; Loc. = LCCOMB_X27_Y15_N20; Fanout = 2; COMB Node = 'state~2025'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.725 ns" { Add8~8 state~2025 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.517 ns) 13.292 ns Add9~5 15 COMB LCCOMB_X27_Y15_N26 2 " "Info: 15: + IC(0.313 ns) + CELL(0.517 ns) = 13.292 ns; Loc. = LCCOMB_X27_Y15_N26; Fanout = 2; COMB Node = 'Add9~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { state~2025 Add9~5 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 753 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 13.750 ns Add9~6 16 COMB LCCOMB_X27_Y15_N28 3 " "Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 13.750 ns; Loc. = LCCOMB_X27_Y15_N28; Fanout = 3; COMB Node = 'Add9~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add9~5 Add9~6 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 753 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.596 ns) 14.653 ns Add10~9 17 COMB LCCOMB_X27_Y15_N14 1 " "Info: 17: + IC(0.307 ns) + CELL(0.596 ns) = 14.653 ns; Loc. = LCCOMB_X27_Y15_N14; Fanout = 1; COMB Node = 'Add10~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { Add9~6 Add10~9 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 753 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 15.111 ns Add10~10 18 COMB LCCOMB_X27_Y15_N16 1 " "Info: 18: + IC(0.000 ns) + CELL(0.458 ns) = 15.111 ns; Loc. = LCCOMB_X27_Y15_N16; Fanout = 1; COMB Node = 'Add10~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add10~9 Add10~10 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 753 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.178 ns) 16.200 ns Selector45~14 19 COMB LCCOMB_X27_Y13_N30 1 " "Info: 19: + IC(0.911 ns) + CELL(0.178 ns) = 16.200 ns; Loc. = LCCOMB_X27_Y13_N30; Fanout = 1; COMB Node = 'Selector45~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.089 ns" { Add10~10 Selector45~14 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 16.673 ns Selector45~15 20 COMB LCCOMB_X27_Y13_N16 1 " "Info: 20: + IC(0.295 ns) + CELL(0.178 ns) = 16.673 ns; Loc. = LCCOMB_X27_Y13_N16; Fanout = 1; COMB Node = 'Selector45~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { Selector45~14 Selector45~15 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.322 ns) 17.297 ns Selector45~18 21 COMB LCCOMB_X27_Y13_N26 1 " "Info: 21: + IC(0.302 ns) + CELL(0.322 ns) = 17.297 ns; Loc. = LCCOMB_X27_Y13_N26; Fanout = 1; COMB Node = 'Selector45~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { Selector45~15 Selector45~18 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 17.769 ns Selector45~21 22 COMB LCCOMB_X27_Y13_N20 1 " "Info: 22: + IC(0.294 ns) + CELL(0.178 ns) = 17.769 ns; Loc. = LCCOMB_X27_Y13_N20; Fanout = 1; COMB Node = 'Selector45~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { Selector45~18 Selector45~21 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.322 ns) 18.395 ns Selector45~22 23 COMB LCCOMB_X27_Y13_N6 1 " "Info: 23: + IC(0.304 ns) + CELL(0.322 ns) = 18.395 ns; Loc. = LCCOMB_X27_Y13_N6; Fanout = 1; COMB Node = 'Selector45~22'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { Selector45~21 Selector45~22 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.178 ns) 18.861 ns Selector45~23 24 COMB LCCOMB_X27_Y13_N0 1 " "Info: 24: + IC(0.288 ns) + CELL(0.178 ns) = 18.861 ns; Loc. = LCCOMB_X27_Y13_N0; Fanout = 1; COMB Node = 'Selector45~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { Selector45~22 Selector45~23 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 19.340 ns Selector45~24 25 COMB LCCOMB_X27_Y13_N2 1 " "Info: 25: + IC(0.301 ns) + CELL(0.178 ns) = 19.340 ns; Loc. = LCCOMB_X27_Y13_N2; Fanout = 1; COMB Node = 'Selector45~24'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { Selector45~23 Selector45~24 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 19.819 ns Selector45~25 26 COMB LCCOMB_X27_Y13_N28 1 " "Info: 26: + IC(0.301 ns) + CELL(0.178 ns) = 19.819 ns; Loc. = LCCOMB_X27_Y13_N28; Fanout = 1; COMB Node = 'Selector45~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { Selector45~24 Selector45~25 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 20.291 ns Selector45~26 27 COMB LCCOMB_X27_Y13_N24 1 " "Info: 27: + IC(0.294 ns) + CELL(0.178 ns) = 20.291 ns; Loc. = LCCOMB_X27_Y13_N24; Fanout = 1; COMB Node = 'Selector45~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { Selector45~25 Selector45~26 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 20.387 ns state\[6\] 28 REG LCFF_X27_Y13_N25 49 " "Info: 28: + IC(0.000 ns) + CELL(0.096 ns) = 20.387 ns; Loc. = LCFF_X27_Y13_N25; Fanout = 49; REG Node = 'state\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector45~26 state[6] } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.129 ns ( 44.78 % ) " "Info: Total cell delay = 9.129 ns ( 44.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.258 ns ( 55.22 % ) " "Info: Total interconnect delay = 11.258 ns ( 55.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.387 ns" { delay2[6] LessThan1~0 LessThan1~2 LessThan1~7 state~1956 state~1991 Add5~3 Add5~4 Add6~5 Add6~6 Add7~5 Add7~6 Add8~8 state~2025 Add9~5 Add9~6 Add10~9 Add10~10 Selector45~14 Selector45~15 Selector45~18 Selector45~21 Selector45~22 Selector45~23 Selector45~24 Selector45~25 Selector45~26 state[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.387 ns" { delay2[6] {} LessThan1~0 {} LessThan1~2 {} LessThan1~7 {} state~1956 {} state~1991 {} Add5~3 {} Add5~4 {} Add6~5 {} Add6~6 {} Add7~5 {} Add7~6 {} Add8~8 {} state~2025 {} Add9~5 {} Add9~6 {} Add10~9 {} Add10~10 {} Selector45~14 {} Selector45~15 {} Selector45~18 {} Selector45~21 {} Selector45~22 {} Selector45~23 {} Selector45~24 {} Selector45~25 {} Selector45~26 {} state[6] {} } { 0.000ns 0.623ns 0.822ns 0.308ns 0.326ns 1.189ns 1.190ns 0.000ns 0.901ns 0.000ns 0.320ns 0.000ns 1.122ns 0.547ns 0.313ns 0.000ns 0.307ns 0.000ns 0.911ns 0.295ns 0.302ns 0.294ns 0.304ns 0.288ns 0.301ns 0.301ns 0.294ns 0.000ns } { 0.000ns 0.455ns 0.178ns 0.521ns 0.178ns 0.178ns 0.495ns 0.458ns 0.495ns 0.458ns 0.517ns 0.458ns 0.545ns 0.178ns 0.517ns 0.458ns 0.596ns 0.458ns 0.178ns 0.178ns 0.322ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns - Smallest " "Info: - Smallest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.845 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 121 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 121; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.845 ns state\[6\] 3 REG LCFF_X27_Y13_N25 49 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.845 ns; Loc. = LCFF_X27_Y13_N25; Fanout = 49; REG Node = 'state\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { clock~clkctrl state[6] } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.22 % ) " "Info: Total cell delay = 1.628 ns ( 57.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.217 ns ( 42.78 % ) " "Info: Total interconnect delay = 1.217 ns ( 42.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clock clock~clkctrl state[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clock {} clock~combout {} clock~clkctrl {} state[6] {} } { 0.000ns 0.000ns 0.232ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.849 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 121 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 121; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.849 ns delay2\[6\] 3 REG LCFF_X36_Y11_N21 3 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.849 ns; Loc. = LCFF_X36_Y11_N21; Fanout = 3; REG Node = 'delay2\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { clock~clkctrl delay2[6] } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.14 % ) " "Info: Total cell delay = 1.628 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.221 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clock clock~clkctrl delay2[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clock {} clock~combout {} clock~clkctrl {} delay2[6] {} } { 0.000ns 0.000ns 0.232ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clock clock~clkctrl state[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clock {} clock~combout {} clock~clkctrl {} state[6] {} } { 0.000ns 0.000ns 0.232ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clock clock~clkctrl delay2[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clock {} clock~combout {} clock~clkctrl {} delay2[6] {} } { 0.000ns 0.000ns 0.232ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.387 ns" { delay2[6] LessThan1~0 LessThan1~2 LessThan1~7 state~1956 state~1991 Add5~3 Add5~4 Add6~5 Add6~6 Add7~5 Add7~6 Add8~8 state~2025 Add9~5 Add9~6 Add10~9 Add10~10 Selector45~14 Selector45~15 Selector45~18 Selector45~21 Selector45~22 Selector45~23 Selector45~24 Selector45~25 Selector45~26 state[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.387 ns" { delay2[6] {} LessThan1~0 {} LessThan1~2 {} LessThan1~7 {} state~1956 {} state~1991 {} Add5~3 {} Add5~4 {} Add6~5 {} Add6~6 {} Add7~5 {} Add7~6 {} Add8~8 {} state~2025 {} Add9~5 {} Add9~6 {} Add10~9 {} Add10~10 {} Selector45~14 {} Selector45~15 {} Selector45~18 {} Selector45~21 {} Selector45~22 {} Selector45~23 {} Selector45~24 {} Selector45~25 {} Selector45~26 {} state[6] {} } { 0.000ns 0.623ns 0.822ns 0.308ns 0.326ns 1.189ns 1.190ns 0.000ns 0.901ns 0.000ns 0.320ns 0.000ns 1.122ns 0.547ns 0.313ns 0.000ns 0.307ns 0.000ns 0.911ns 0.295ns 0.302ns 0.294ns 0.304ns 0.288ns 0.301ns 0.301ns 0.294ns 0.000ns } { 0.000ns 0.455ns 0.178ns 0.521ns 0.178ns 0.178ns 0.495ns 0.458ns 0.495ns 0.458ns 0.517ns 0.458ns 0.545ns 0.178ns 0.517ns 0.458ns 0.596ns 0.458ns 0.178ns 0.178ns 0.322ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clock clock~clkctrl state[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clock {} clock~combout {} clock~clkctrl {} state[6] {} } { 0.000ns 0.000ns 0.232ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clock clock~clkctrl delay2[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clock {} clock~combout {} clock~clkctrl {} delay2[6] {} } { 0.000ns 0.000ns 0.232ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "state\[6\] key\[3\] clock 21.753 ns register " "Info: tsu for register \"state\[6\]\" (data pin = \"key\[3\]\", clock pin = \"clock\") is 21.753 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.636 ns + Longest pin register " "Info: + Longest pin to register delay is 24.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns key\[3\] 1 PIN PIN_T21 72 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 72; PIN Node = 'key\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[3] } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.874 ns) + CELL(0.521 ns) 7.269 ns increment~38 2 COMB LCCOMB_X38_Y10_N0 16 " "Info: 2: + IC(5.874 ns) + CELL(0.521 ns) = 7.269 ns; Loc. = LCCOMB_X38_Y10_N0; Fanout = 16; COMB Node = 'increment~38'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.395 ns" { key[3] increment~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.322 ns) 8.798 ns state~1968 3 COMB LCCOMB_X35_Y13_N0 30 " "Info: 3: + IC(1.207 ns) + CELL(0.322 ns) = 8.798 ns; Loc. = LCCOMB_X35_Y13_N0; Fanout = 30; COMB Node = 'state~1968'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { increment~38 state~1968 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.545 ns) 10.293 ns Add5~0 4 COMB LCCOMB_X35_Y11_N18 2 " "Info: 4: + IC(0.950 ns) + CELL(0.545 ns) = 10.293 ns; Loc. = LCCOMB_X35_Y11_N18; Fanout = 2; COMB Node = 'Add5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { state~1968 Add5~0 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 753 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.620 ns) 12.098 ns Add6~1 5 COMB LCCOMB_X34_Y15_N14 2 " "Info: 5: + IC(1.185 ns) + CELL(0.620 ns) = 12.098 ns; Loc. = LCCOMB_X34_Y15_N14; Fanout = 2; COMB Node = 'Add6~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { Add5~0 Add6~1 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 753 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 12.556 ns Add6~2 6 COMB LCCOMB_X34_Y15_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 12.556 ns; Loc. = LCCOMB_X34_Y15_N16; Fanout = 2; COMB Node = 'Add6~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add6~1 Add6~2 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 753 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.517 ns) 13.394 ns Add7~1 7 COMB LCCOMB_X34_Y15_N0 2 " "Info: 7: + IC(0.321 ns) + CELL(0.517 ns) = 13.394 ns; Loc. = LCCOMB_X34_Y15_N0; Fanout = 2; COMB Node = 'Add7~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { Add6~2 Add7~1 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 753 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.474 ns Add7~3 8 COMB LCCOMB_X34_Y15_N2 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 13.474 ns; Loc. = LCCOMB_X34_Y15_N2; Fanout = 2; COMB Node = 'Add7~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add7~1 Add7~3 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 753 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 13.932 ns Add7~4 9 COMB LCCOMB_X34_Y15_N4 3 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 13.932 ns; Loc. = LCCOMB_X34_Y15_N4; Fanout = 3; COMB Node = 'Add7~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add7~3 Add7~4 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 753 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.495 ns) 15.528 ns Add8~7 10 COMB LCCOMB_X26_Y15_N8 2 " "Info: 10: + IC(1.101 ns) + CELL(0.495 ns) = 15.528 ns; Loc. = LCCOMB_X26_Y15_N8; Fanout = 2; COMB Node = 'Add8~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { Add7~4 Add8~7 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 753 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 15.986 ns Add8~8 11 COMB LCCOMB_X26_Y15_N10 1 " "Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 15.986 ns; Loc. = LCCOMB_X26_Y15_N10; Fanout = 1; COMB Node = 'Add8~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add8~7 Add8~8 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 753 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.178 ns) 16.711 ns state~2025 12 COMB LCCOMB_X27_Y15_N20 2 " "Info: 12: + IC(0.547 ns) + CELL(0.178 ns) = 16.711 ns; Loc. = LCCOMB_X27_Y15_N20; Fanout = 2; COMB Node = 'state~2025'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.725 ns" { Add8~8 state~2025 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.517 ns) 17.541 ns Add9~5 13 COMB LCCOMB_X27_Y15_N26 2 " "Info: 13: + IC(0.313 ns) + CELL(0.517 ns) = 17.541 ns; Loc. = LCCOMB_X27_Y15_N26; Fanout = 2; COMB Node = 'Add9~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { state~2025 Add9~5 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 753 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 17.999 ns Add9~6 14 COMB LCCOMB_X27_Y15_N28 3 " "Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 17.999 ns; Loc. = LCCOMB_X27_Y15_N28; Fanout = 3; COMB Node = 'Add9~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add9~5 Add9~6 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 753 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.596 ns) 18.902 ns Add10~9 15 COMB LCCOMB_X27_Y15_N14 1 " "Info: 15: + IC(0.307 ns) + CELL(0.596 ns) = 18.902 ns; Loc. = LCCOMB_X27_Y15_N14; Fanout = 1; COMB Node = 'Add10~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { Add9~6 Add10~9 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 753 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 19.360 ns Add10~10 16 COMB LCCOMB_X27_Y15_N16 1 " "Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 19.360 ns; Loc. = LCCOMB_X27_Y15_N16; Fanout = 1; COMB Node = 'Add10~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add10~9 Add10~10 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 753 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.178 ns) 20.449 ns Selector45~14 17 COMB LCCOMB_X27_Y13_N30 1 " "Info: 17: + IC(0.911 ns) + CELL(0.178 ns) = 20.449 ns; Loc. = LCCOMB_X27_Y13_N30; Fanout = 1; COMB Node = 'Selector45~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.089 ns" { Add10~10 Selector45~14 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 20.922 ns Selector45~15 18 COMB LCCOMB_X27_Y13_N16 1 " "Info: 18: + IC(0.295 ns) + CELL(0.178 ns) = 20.922 ns; Loc. = LCCOMB_X27_Y13_N16; Fanout = 1; COMB Node = 'Selector45~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { Selector45~14 Selector45~15 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.322 ns) 21.546 ns Selector45~18 19 COMB LCCOMB_X27_Y13_N26 1 " "Info: 19: + IC(0.302 ns) + CELL(0.322 ns) = 21.546 ns; Loc. = LCCOMB_X27_Y13_N26; Fanout = 1; COMB Node = 'Selector45~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { Selector45~15 Selector45~18 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 22.018 ns Selector45~21 20 COMB LCCOMB_X27_Y13_N20 1 " "Info: 20: + IC(0.294 ns) + CELL(0.178 ns) = 22.018 ns; Loc. = LCCOMB_X27_Y13_N20; Fanout = 1; COMB Node = 'Selector45~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { Selector45~18 Selector45~21 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.322 ns) 22.644 ns Selector45~22 21 COMB LCCOMB_X27_Y13_N6 1 " "Info: 21: + IC(0.304 ns) + CELL(0.322 ns) = 22.644 ns; Loc. = LCCOMB_X27_Y13_N6; Fanout = 1; COMB Node = 'Selector45~22'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { Selector45~21 Selector45~22 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.178 ns) 23.110 ns Selector45~23 22 COMB LCCOMB_X27_Y13_N0 1 " "Info: 22: + IC(0.288 ns) + CELL(0.178 ns) = 23.110 ns; Loc. = LCCOMB_X27_Y13_N0; Fanout = 1; COMB Node = 'Selector45~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { Selector45~22 Selector45~23 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 23.589 ns Selector45~24 23 COMB LCCOMB_X27_Y13_N2 1 " "Info: 23: + IC(0.301 ns) + CELL(0.178 ns) = 23.589 ns; Loc. = LCCOMB_X27_Y13_N2; Fanout = 1; COMB Node = 'Selector45~24'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { Selector45~23 Selector45~24 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 24.068 ns Selector45~25 24 COMB LCCOMB_X27_Y13_N28 1 " "Info: 24: + IC(0.301 ns) + CELL(0.178 ns) = 24.068 ns; Loc. = LCCOMB_X27_Y13_N28; Fanout = 1; COMB Node = 'Selector45~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { Selector45~24 Selector45~25 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 24.540 ns Selector45~26 25 COMB LCCOMB_X27_Y13_N24 1 " "Info: 25: + IC(0.294 ns) + CELL(0.178 ns) = 24.540 ns; Loc. = LCCOMB_X27_Y13_N24; Fanout = 1; COMB Node = 'Selector45~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { Selector45~25 Selector45~26 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 24.636 ns state\[6\] 26 REG LCFF_X27_Y13_N25 49 " "Info: 26: + IC(0.000 ns) + CELL(0.096 ns) = 24.636 ns; Loc. = LCFF_X27_Y13_N25; Fanout = 49; REG Node = 'state\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector45~26 state[6] } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.541 ns ( 38.73 % ) " "Info: Total cell delay = 9.541 ns ( 38.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.095 ns ( 61.27 % ) " "Info: Total interconnect delay = 15.095 ns ( 61.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.636 ns" { key[3] increment~38 state~1968 Add5~0 Add6~1 Add6~2 Add7~1 Add7~3 Add7~4 Add8~7 Add8~8 state~2025 Add9~5 Add9~6 Add10~9 Add10~10 Selector45~14 Selector45~15 Selector45~18 Selector45~21 Selector45~22 Selector45~23 Selector45~24 Selector45~25 Selector45~26 state[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.636 ns" { key[3] {} key[3]~combout {} increment~38 {} state~1968 {} Add5~0 {} Add6~1 {} Add6~2 {} Add7~1 {} Add7~3 {} Add7~4 {} Add8~7 {} Add8~8 {} state~2025 {} Add9~5 {} Add9~6 {} Add10~9 {} Add10~10 {} Selector45~14 {} Selector45~15 {} Selector45~18 {} Selector45~21 {} Selector45~22 {} Selector45~23 {} Selector45~24 {} Selector45~25 {} Selector45~26 {} state[6] {} } { 0.000ns 0.000ns 5.874ns 1.207ns 0.950ns 1.185ns 0.000ns 0.321ns 0.000ns 0.000ns 1.101ns 0.000ns 0.547ns 0.313ns 0.000ns 0.307ns 0.000ns 0.911ns 0.295ns 0.302ns 0.294ns 0.304ns 0.288ns 0.301ns 0.301ns 0.294ns 0.000ns } { 0.000ns 0.874ns 0.521ns 0.322ns 0.545ns 0.620ns 0.458ns 0.517ns 0.080ns 0.458ns 0.495ns 0.458ns 0.178ns 0.517ns 0.458ns 0.596ns 0.458ns 0.178ns 0.178ns 0.322ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.845 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 121 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 121; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.845 ns state\[6\] 3 REG LCFF_X27_Y13_N25 49 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.845 ns; Loc. = LCFF_X27_Y13_N25; Fanout = 49; REG Node = 'state\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { clock~clkctrl state[6] } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.22 % ) " "Info: Total cell delay = 1.628 ns ( 57.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.217 ns ( 42.78 % ) " "Info: Total interconnect delay = 1.217 ns ( 42.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clock clock~clkctrl state[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clock {} clock~combout {} clock~clkctrl {} state[6] {} } { 0.000ns 0.000ns 0.232ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.636 ns" { key[3] increment~38 state~1968 Add5~0 Add6~1 Add6~2 Add7~1 Add7~3 Add7~4 Add8~7 Add8~8 state~2025 Add9~5 Add9~6 Add10~9 Add10~10 Selector45~14 Selector45~15 Selector45~18 Selector45~21 Selector45~22 Selector45~23 Selector45~24 Selector45~25 Selector45~26 state[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.636 ns" { key[3] {} key[3]~combout {} increment~38 {} state~1968 {} Add5~0 {} Add6~1 {} Add6~2 {} Add7~1 {} Add7~3 {} Add7~4 {} Add8~7 {} Add8~8 {} state~2025 {} Add9~5 {} Add9~6 {} Add10~9 {} Add10~10 {} Selector45~14 {} Selector45~15 {} Selector45~18 {} Selector45~21 {} Selector45~22 {} Selector45~23 {} Selector45~24 {} Selector45~25 {} Selector45~26 {} state[6] {} } { 0.000ns 0.000ns 5.874ns 1.207ns 0.950ns 1.185ns 0.000ns 0.321ns 0.000ns 0.000ns 1.101ns 0.000ns 0.547ns 0.313ns 0.000ns 0.307ns 0.000ns 0.911ns 0.295ns 0.302ns 0.294ns 0.304ns 0.288ns 0.301ns 0.301ns 0.294ns 0.000ns } { 0.000ns 0.874ns 0.521ns 0.322ns 0.545ns 0.620ns 0.458ns 0.517ns 0.080ns 0.458ns 0.495ns 0.458ns 0.178ns 0.517ns 0.458ns 0.596ns 0.458ns 0.178ns 0.178ns 0.322ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clock clock~clkctrl state[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clock {} clock~combout {} clock~clkctrl {} state[6] {} } { 0.000ns 0.000ns 0.232ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock hex2\[6\] hex2\[6\]~reg0 10.590 ns register " "Info: tco from clock \"clock\" to destination pin \"hex2\[6\]\" through register \"hex2\[6\]~reg0\" is 10.590 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.846 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 121 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 121; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 2.846 ns hex2\[6\]~reg0 3 REG LCFF_X26_Y13_N17 1 " "Info: 3: + IC(0.986 ns) + CELL(0.602 ns) = 2.846 ns; Loc. = LCFF_X26_Y13_N17; Fanout = 1; REG Node = 'hex2\[6\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { clock~clkctrl hex2[6]~reg0 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.20 % ) " "Info: Total cell delay = 1.628 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.218 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl hex2[6]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} hex2[6]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.467 ns + Longest register pin " "Info: + Longest register to pin delay is 7.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hex2\[6\]~reg0 1 REG LCFF_X26_Y13_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y13_N17; Fanout = 1; REG Node = 'hex2\[6\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex2[6]~reg0 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.627 ns) + CELL(2.840 ns) 7.467 ns hex2\[6\] 2 PIN PIN_D3 0 " "Info: 2: + IC(4.627 ns) + CELL(2.840 ns) = 7.467 ns; Loc. = PIN_D3; Fanout = 0; PIN Node = 'hex2\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.467 ns" { hex2[6]~reg0 hex2[6] } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 38.03 % ) " "Info: Total cell delay = 2.840 ns ( 38.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.627 ns ( 61.97 % ) " "Info: Total interconnect delay = 4.627 ns ( 61.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.467 ns" { hex2[6]~reg0 hex2[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.467 ns" { hex2[6]~reg0 {} hex2[6] {} } { 0.000ns 4.627ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl hex2[6]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} hex2[6]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.467 ns" { hex2[6]~reg0 hex2[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.467 ns" { hex2[6]~reg0 {} hex2[6] {} } { 0.000ns 4.627ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "hex0\[6\]~reg0 sw\[9\] clock -0.002 ns register " "Info: th for register \"hex0\[6\]~reg0\" (data pin = \"sw\[9\]\", clock pin = \"clock\") is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.851 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 121 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 121; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.851 ns hex0\[6\]~reg0 3 REG LCFF_X25_Y13_N29 1 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X25_Y13_N29; Fanout = 1; REG Node = 'hex0\[6\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clock~clkctrl hex0[6]~reg0 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl hex0[6]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} hex0[6]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.139 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns sw\[9\] 1 PIN PIN_L2 36 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 36; PIN Node = 'sw\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[9] } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.695 ns) + CELL(0.322 ns) 3.043 ns Selector21~3 2 COMB LCCOMB_X25_Y13_N28 1 " "Info: 2: + IC(1.695 ns) + CELL(0.322 ns) = 3.043 ns; Loc. = LCCOMB_X25_Y13_N28; Fanout = 1; COMB Node = 'Selector21~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.017 ns" { sw[9] Selector21~3 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.139 ns hex0\[6\]~reg0 3 REG LCFF_X25_Y13_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.139 ns; Loc. = LCFF_X25_Y13_N29; Fanout = 1; REG Node = 'hex0\[6\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector21~3 hex0[6]~reg0 } "NODE_NAME" } } { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.444 ns ( 46.00 % ) " "Info: Total cell delay = 1.444 ns ( 46.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.695 ns ( 54.00 % ) " "Info: Total interconnect delay = 1.695 ns ( 54.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.139 ns" { sw[9] Selector21~3 hex0[6]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.139 ns" { sw[9] {} sw[9]~combout {} Selector21~3 {} hex0[6]~reg0 {} } { 0.000ns 0.000ns 1.695ns 0.000ns } { 0.000ns 1.026ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl hex0[6]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} hex0[6]~reg0 {} } { 0.000ns 0.000ns 0.232ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.139 ns" { sw[9] Selector21~3 hex0[6]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.139 ns" { sw[9] {} sw[9]~combout {} Selector21~3 {} hex0[6]~reg0 {} } { 0.000ns 0.000ns 1.695ns 0.000ns } { 0.000ns 1.026ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 22:23:54 2013 " "Info: Processing ended: Sun Nov 17 22:23:54 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
