<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
	<head>
		<meta http-equiv="content-type" content="text/html; charset=utf-8" />
		<meta name="description" content="Home Page of Thomas C. P. Chau" />
		<meta name="keywords" content="Thomas Chun Pong Chau, Thomas C. P. Chau, Thomas Chau, &#21608;&#20426;&#37030;, Custom Computing, Department of Computing, Imperial College London, Reconfigurable technology, field programmable gate array, FPGA, structured ASIC, SASIC, Maxeler, Intel, Altera, Xilinx, sequential Monte Carlo, SMC, proximity query, PQ" />
		<meta name="author" content="Thomas Chun Pong Chau" />
		<link rel="stylesheet" type="text/css" href="cpchau.css" media="screen,projection" />
		<title>Thomas C. P. Chau</title>
		<script type="text/javascript">

			var _gaq = _gaq || [];
			_gaq.push(['_setAccount', 'UA-19664380-4']);
			_gaq.push(['_trackPageview']);

			(function() {
			 var ga = document.createElement('script'); ga.type = 'text/javascript'; ga.async = true;
			 ga.src = ('https:' == document.location.protocol ? 'https://ssl' : 'http://www') + '.google-analytics.com/ga.js';
			 var s = document.getElementsByTagName('script')[0]; s.parentNode.insertBefore(ga, s);
			 })();

		 </script>
	 </head>

	 <body>
		 <div id="wrap">

			 <div id="header">
				 <h1><a href="index.html">Thomas Chun Pong CHAU</a></h1>
				 <a href="index.html">About Me</a> &middot; 
				 <a href="publications.html">Publications</a> &middot; 
				 <a href="projects.html">Projects</a> &middot; 
				 <a href="resources.html">Resources</a> &middot; 
				 <a href="links.html">Links</a> &middot; 
				 <a href="blog.html">Blog</a>
			 </div>

			 <img id="frontphoto" src="img/header.jpg" width="760" height="272" alt="London skyline" />

			 <div id="leftside">
				 <h2 class="hide">Menu:</h2>

				 <ul class="avmenu">
					 <li><a href="index.html">About Me</a></li>
					 <li><a href="publications.html">Publications</a></li>
					 <li><a class="current" href="projects.html">Projects</a></li>
					 <ul>
						 <li><a href="projects_smc.html">Particle Filter / SMC</a></li>
						 <li><a href="projects_pq.html">Proximity Query</a></li>
						 <li><a href="projects_sasic.html">Structured ASIC</a></li>
						 <li><a href="projects_others.html">Others</a></li>
					 </ul>
					 </li>
					 <li><a href="resources.html">Resources</a></li>
					 <li><a href="links.html">Links</a>
					 <li><a href="blog.html">Blog</a>
				 </ul>
			 </div>

			 <div id="contentwide">
				 <p>&nbsp;</p>

				 <h3>Reconfigurable devices for real-time applications</h3>
				 <p align="justify">
				 Real-time systems must respond to events within explicit deadlines or the system may risk severe consequences. 
				 We exploit the opportunities to enhance development of real-time systems using reconfigurable technologies.
				 Our target platforms include multi-processors systems, and HPCs with general purpose processors and FPGAs.
				 We apply dynamic resource allocation and run-time reconfiguration for improved performance and energy efficiency.
				 The design methodologies have been applied to various applications, particularly those employing particle filter / Sequential Monte Carlo method (SMC) and Proximity Query process (PQ).
				 Example applications include air traffic management, mobile robot localisation, human-robot collaborative control for surgery, and financial modelling.
				 </p>
				 <p>Particle Filter / Sequential Monte Carlo method (SMC): Click <a href="projects_smc.html">here</a> for details.</p>
				 <p>Proximity Query process (PQ): Click <a href="projects_pq.html">here</a> for details.</p>
				 </p>

				 <h3>Structured ASIC development</h3>
				 <p align="justify">
				 Structured ASIC is an intermediate technology between ASIC and FPGA offering high performance, a characteristic of ASIC, and low NRE cost, a characteristic of FPGA. Using Structured ASIC allows products to be introduced quickly to market, to have lower cost and to be designed with ease. The objective is to open new opportunity in Programmable Logic Device market based on Structured ASIC.
				 </p>
				 <p>
				 Click <a href="projects_sasic.html">here</a> for details.
				 </p>

				 <h3>Others</h3>
				 <p align="justify">
				 We have done some work on floating-point benchmark generation and delay path modeling of FPGAs.
				 </p>
				 <p>
				 Click <a href="projects_others.html">here</a> for details.
				 </p>

			 </div>

			 <div id="footer">
				 <p><span>&copy; 2016 Thomas Chun Pong CHAU</span><br />
				 Original design by <a href="http://andreasviklund.com/">Andreas Viklund</a></p>
			 </div>

		 </div>
	 </body>
 </html>
