<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Component Instance : i_io48_pin_mux_fpga_interface_grp</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Component Instance : i_io48_pin_mux_fpga_interface_grp</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___h_p_s.html">Address Space : ALT_HPS</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Instance i_io48_pin_mux_fpga_interface_grp of component <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">ALT_PINMUX_FPGA_INTERFACE_GRP</a>. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1dd8ef4467b7b062b3d6f1b510b0b915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga1dd8ef4467b7b062b3d6f1b510b0b915">ALT_PINMUX_FPGA_EMAC0_USEFPGA_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html#gae202e3fbe829b7838c682de426ffb00a">ALT_PINMUX_FPGA_EMAC0_USEFPGA_OFST</a>))</td></tr>
<tr class="separator:ga1dd8ef4467b7b062b3d6f1b510b0b915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad20956ec7a583c0d94e4df83740a1dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#gad20956ec7a583c0d94e4df83740a1dbe">ALT_PINMUX_FPGA_EMAC1_USEFPGA_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html#gabf99a2897ae0bc6d67642ebe4a7c47c0">ALT_PINMUX_FPGA_EMAC1_USEFPGA_OFST</a>))</td></tr>
<tr class="separator:gad20956ec7a583c0d94e4df83740a1dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace88e50788e579f8dbc958eb308ee1ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#gace88e50788e579f8dbc958eb308ee1ca">ALT_PINMUX_FPGA_EMAC2_USEFPGA_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html#ga361db9ede17f0ccbc4b0048a3a1cae90">ALT_PINMUX_FPGA_EMAC2_USEFPGA_OFST</a>))</td></tr>
<tr class="separator:gace88e50788e579f8dbc958eb308ee1ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cbf7c3bb711f0ebe942fa8cb4c4992d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga2cbf7c3bb711f0ebe942fa8cb4c4992d">ALT_PINMUX_FPGA_I2C0_USEFPGA_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html#gaeb62862e03cd00240ba8aea77ac07b1a">ALT_PINMUX_FPGA_I2C0_USEFPGA_OFST</a>))</td></tr>
<tr class="separator:ga2cbf7c3bb711f0ebe942fa8cb4c4992d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8e5bf57409631b9c2db138ccb38522c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#gab8e5bf57409631b9c2db138ccb38522c">ALT_PINMUX_FPGA_I2C1_USEFPGA_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html#gafac520bd1a157c426c01290affb52bde">ALT_PINMUX_FPGA_I2C1_USEFPGA_OFST</a>))</td></tr>
<tr class="separator:gab8e5bf57409631b9c2db138ccb38522c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga093a7050e4279a95ad0ae9ca39684dd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga093a7050e4279a95ad0ae9ca39684dd2">ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html#ga31ba9a2365bc701e62cf0996820e3157">ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA_OFST</a>))</td></tr>
<tr class="separator:ga093a7050e4279a95ad0ae9ca39684dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f45c39a91d3683a34700d52907b5787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga7f45c39a91d3683a34700d52907b5787">ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html#ga34cb70a3bf2016e701af00a36cc56675">ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA_OFST</a>))</td></tr>
<tr class="separator:ga7f45c39a91d3683a34700d52907b5787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6dbec1444e9691acf0969619d8e359e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#gad6dbec1444e9691acf0969619d8e359e">ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html#ga671f82ff11233c5beae36b8fa7a6f33f">ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA_OFST</a>))</td></tr>
<tr class="separator:gad6dbec1444e9691acf0969619d8e359e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga124f414956beb14206b5e612fec31438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga124f414956beb14206b5e612fec31438">ALT_PINMUX_FPGA_NAND_USEFPGA_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html#ga472a77e952fff050393a6803cb3ddd1c">ALT_PINMUX_FPGA_NAND_USEFPGA_OFST</a>))</td></tr>
<tr class="separator:ga124f414956beb14206b5e612fec31438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6129adb2481a327e37bc05a97d10061d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga6129adb2481a327e37bc05a97d10061d">ALT_PINMUX_FPGA_QSPI_USEFPGA_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html#ga9369c0aed254c990020982ca788d850f">ALT_PINMUX_FPGA_QSPI_USEFPGA_OFST</a>))</td></tr>
<tr class="separator:ga6129adb2481a327e37bc05a97d10061d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af72ac08bde3451c00ee8069f4eba45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga9af72ac08bde3451c00ee8069f4eba45">ALT_PINMUX_FPGA_SDMMC_USEFPGA_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html#gadc5613f4b7f7f4b98d7378bc33f9dad8">ALT_PINMUX_FPGA_SDMMC_USEFPGA_OFST</a>))</td></tr>
<tr class="separator:ga9af72ac08bde3451c00ee8069f4eba45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad17c7040487372fa1881ddca178bc843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#gad17c7040487372fa1881ddca178bc843">ALT_PINMUX_FPGA_SPIM0_USEFPGA_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#gaff67c5043937b8937914d3dd9c024dac">ALT_PINMUX_FPGA_SPIM0_USEFPGA_OFST</a>))</td></tr>
<tr class="separator:gad17c7040487372fa1881ddca178bc843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga938a5886a85b163e8cdd1410b7f618be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga938a5886a85b163e8cdd1410b7f618be">ALT_PINMUX_FPGA_SPIM1_USEFPGA_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html#ga90c37e2f08e2103d1845ae437a889aa9">ALT_PINMUX_FPGA_SPIM1_USEFPGA_OFST</a>))</td></tr>
<tr class="separator:ga938a5886a85b163e8cdd1410b7f618be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf662c012c4dc29f6fd15b6df229896ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#gaf662c012c4dc29f6fd15b6df229896ac">ALT_PINMUX_FPGA_SPIS0_USEFPGA_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html#gac683a742f55b1e4ed3a3fef0b3091784">ALT_PINMUX_FPGA_SPIS0_USEFPGA_OFST</a>))</td></tr>
<tr class="separator:gaf662c012c4dc29f6fd15b6df229896ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga977716bb72d0e53ce6607e56eefa5d1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga977716bb72d0e53ce6607e56eefa5d1e">ALT_PINMUX_FPGA_SPIS1_USEFPGA_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ga83ce66583e1f664d4a0acdbbd1fb6dec">ALT_PINMUX_FPGA_SPIS1_USEFPGA_OFST</a>))</td></tr>
<tr class="separator:ga977716bb72d0e53ce6607e56eefa5d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga238720136dd577082f348c6bb71ebd31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga238720136dd577082f348c6bb71ebd31">ALT_PINMUX_FPGA_UART0_USEFPGA_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html#ga1be1a0c638cf790e6adc3ba3a7239859">ALT_PINMUX_FPGA_UART0_USEFPGA_OFST</a>))</td></tr>
<tr class="separator:ga238720136dd577082f348c6bb71ebd31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a74eb4a7e63bc01d746bef5201ecad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#gac4a74eb4a7e63bc01d746bef5201ecad">ALT_PINMUX_FPGA_UART1_USEFPGA_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html#ga942a7f3013eddca656fb1ed9c90bcddb">ALT_PINMUX_FPGA_UART1_USEFPGA_OFST</a>))</td></tr>
<tr class="separator:gac4a74eb4a7e63bc01d746bef5201ecad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac159059235439e77053656d8f9839423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#gac159059235439e77053656d8f9839423">ALT_PINMUX_FPGA_INTERFACE_GRP_OFST</a>&#160;&#160;&#160;0xffd07400</td></tr>
<tr class="separator:gac159059235439e77053656d8f9839423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b0b1ae9bd317d438ceacf96711bad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, ALT_HPS_ADDR) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#gac159059235439e77053656d8f9839423">ALT_PINMUX_FPGA_INTERFACE_GRP_OFST</a>))</td></tr>
<tr class="separator:ga58b0b1ae9bd317d438ceacf96711bad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga011a89f870fd98af211781130dce06b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga011a89f870fd98af211781130dce06b2">ALT_PINMUX_FPGA_INTERFACE_GRP_LB_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a></td></tr>
<tr class="separator:ga011a89f870fd98af211781130dce06b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb8ac9068f7bc4224cdf231608c32603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#gafb8ac9068f7bc4224cdf231608c32603">ALT_PINMUX_FPGA_INTERFACE_GRP_UB_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, ((<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + 0x100) - 1))</td></tr>
<tr class="separator:gafb8ac9068f7bc4224cdf231608c32603"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga1dd8ef4467b7b062b3d6f1b510b0b915"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_EMAC0_USEFPGA_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html#gae202e3fbe829b7838c682de426ffb00a">ALT_PINMUX_FPGA_EMAC0_USEFPGA_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_EMAC0_USEFPGA</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">ALT_PINMUX_FPGA_INTERFACE_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gad20956ec7a583c0d94e4df83740a1dbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_EMAC1_USEFPGA_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html#gabf99a2897ae0bc6d67642ebe4a7c47c0">ALT_PINMUX_FPGA_EMAC1_USEFPGA_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_EMAC1_USEFPGA</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">ALT_PINMUX_FPGA_INTERFACE_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gace88e50788e579f8dbc958eb308ee1ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_EMAC2_USEFPGA_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html#ga361db9ede17f0ccbc4b0048a3a1cae90">ALT_PINMUX_FPGA_EMAC2_USEFPGA_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_EMAC2_USEFPGA</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">ALT_PINMUX_FPGA_INTERFACE_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga2cbf7c3bb711f0ebe942fa8cb4c4992d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_I2C0_USEFPGA_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html#gaeb62862e03cd00240ba8aea77ac07b1a">ALT_PINMUX_FPGA_I2C0_USEFPGA_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_I2C0_USEFPGA</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">ALT_PINMUX_FPGA_INTERFACE_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gab8e5bf57409631b9c2db138ccb38522c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_I2C1_USEFPGA_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html#gafac520bd1a157c426c01290affb52bde">ALT_PINMUX_FPGA_I2C1_USEFPGA_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_I2C1_USEFPGA</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">ALT_PINMUX_FPGA_INTERFACE_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga093a7050e4279a95ad0ae9ca39684dd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html#ga31ba9a2365bc701e62cf0996820e3157">ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">ALT_PINMUX_FPGA_INTERFACE_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga7f45c39a91d3683a34700d52907b5787"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html#ga34cb70a3bf2016e701af00a36cc56675">ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_I2C_EMAC1_USEFPGA</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">ALT_PINMUX_FPGA_INTERFACE_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gad6dbec1444e9691acf0969619d8e359e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html#ga671f82ff11233c5beae36b8fa7a6f33f">ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">ALT_PINMUX_FPGA_INTERFACE_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga124f414956beb14206b5e612fec31438"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_NAND_USEFPGA_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html#ga472a77e952fff050393a6803cb3ddd1c">ALT_PINMUX_FPGA_NAND_USEFPGA_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_NAND_USEFPGA</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">ALT_PINMUX_FPGA_INTERFACE_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga6129adb2481a327e37bc05a97d10061d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_QSPI_USEFPGA_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html#ga9369c0aed254c990020982ca788d850f">ALT_PINMUX_FPGA_QSPI_USEFPGA_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_QSPI_USEFPGA</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">ALT_PINMUX_FPGA_INTERFACE_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga9af72ac08bde3451c00ee8069f4eba45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SDMMC_USEFPGA_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html#gadc5613f4b7f7f4b98d7378bc33f9dad8">ALT_PINMUX_FPGA_SDMMC_USEFPGA_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_SDMMC_USEFPGA</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">ALT_PINMUX_FPGA_INTERFACE_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gad17c7040487372fa1881ddca178bc843"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIM0_USEFPGA_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html#gaff67c5043937b8937914d3dd9c024dac">ALT_PINMUX_FPGA_SPIM0_USEFPGA_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_SPIM0_USEFPGA</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">ALT_PINMUX_FPGA_INTERFACE_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga938a5886a85b163e8cdd1410b7f618be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIM1_USEFPGA_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html#ga90c37e2f08e2103d1845ae437a889aa9">ALT_PINMUX_FPGA_SPIM1_USEFPGA_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_SPIM1_USEFPGA</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">ALT_PINMUX_FPGA_INTERFACE_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gaf662c012c4dc29f6fd15b6df229896ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIS0_USEFPGA_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html#gac683a742f55b1e4ed3a3fef0b3091784">ALT_PINMUX_FPGA_SPIS0_USEFPGA_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_SPIS0_USEFPGA</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">ALT_PINMUX_FPGA_INTERFACE_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga977716bb72d0e53ce6607e56eefa5d1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_SPIS1_USEFPGA_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html#ga83ce66583e1f664d4a0acdbbd1fb6dec">ALT_PINMUX_FPGA_SPIS1_USEFPGA_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_SPIS1_USEFPGA</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">ALT_PINMUX_FPGA_INTERFACE_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga238720136dd577082f348c6bb71ebd31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_UART0_USEFPGA_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html#ga1be1a0c638cf790e6adc3ba3a7239859">ALT_PINMUX_FPGA_UART0_USEFPGA_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_UART0_USEFPGA</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">ALT_PINMUX_FPGA_INTERFACE_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gac4a74eb4a7e63bc01d746bef5201ecad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_UART1_USEFPGA_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html#ga942a7f3013eddca656fb1ed9c90bcddb">ALT_PINMUX_FPGA_UART1_USEFPGA_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html">ALT_PINMUX_FPGA_UART1_USEFPGA</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">ALT_PINMUX_FPGA_INTERFACE_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gac159059235439e77053656d8f9839423"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_INTERFACE_GRP_OFST&#160;&#160;&#160;0xffd07400</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The base address byte offset for the start of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">ALT_PINMUX_FPGA_INTERFACE_GRP</a> component. </p>

</div>
</div>
<a class="anchor" id="ga58b0b1ae9bd317d438ceacf96711bad3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, ALT_HPS_ADDR) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#gac159059235439e77053656d8f9839423">ALT_PINMUX_FPGA_INTERFACE_GRP_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The start address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">ALT_PINMUX_FPGA_INTERFACE_GRP</a> component. </p>

</div>
</div>
<a class="anchor" id="ga011a89f870fd98af211781130dce06b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_INTERFACE_GRP_LB_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The lower bound address range of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">ALT_PINMUX_FPGA_INTERFACE_GRP</a> component. </p>

</div>
</div>
<a class="anchor" id="gafb8ac9068f7bc4224cdf231608c32603"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_FPGA_INTERFACE_GRP_UB_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, ((<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p___i_n_s_t.html#ga58b0b1ae9bd317d438ceacf96711bad3">ALT_PINMUX_FPGA_INTERFACE_GRP_ADDR</a>) + 0x100) - 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The upper bound address range of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html">ALT_PINMUX_FPGA_INTERFACE_GRP</a> component. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:54 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
