#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Dec 29 12:17:06 2021
# Process ID: 38592
# Current directory: D:/IIITD/ELD_LABs/MicroblazeLab
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7324 D:\IIITD\ELD_LABs\MicroblazeLab\MicroblazeLab.xpr
# Log file: D:/IIITD/ELD_LABs/MicroblazeLab/vivado.log
# Journal file: D:/IIITD/ELD_LABs/MicroblazeLab\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/IIITD/ELD_LABs/MicroblazeLab/MicroblazeLab.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/IIITD/ELD_LABs/MicroblazeLab/MicroblazeLab.srcs/sources_1/bd/design_1/design_1.bd}
launch_sdk -workspace D:/IIITD/ELD_LABs/MicroblazeLab/MicroblazeLab.sdk -hwspec D:/IIITD/ELD_LABs/MicroblazeLab/MicroblazeLab.sdk/design_1_wrapper.hdf
write_hwdef -force  -file D:/IIITD/ELD_LABs/MicroblazeLab/MicroblazeLab.sdk/design_1_wrapper.hdf
launch_sdk -workspace D:/IIITD/ELD_LABs/MicroblazeLab/MicroblazeLab.sdk -hwspec D:/IIITD/ELD_LABs/MicroblazeLab/MicroblazeLab.sdk/design_1_wrapper.hdf
open_bd_design {D:/IIITD/ELD_LABs/MicroblazeLab/MicroblazeLab.srcs/sources_1/bd/design_1/design_1.bd}
create_project END_SEM D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM -part xc7z020clg484-1
set_property board_part digilentinc.com:zedboard:part0:1.0 [current_project]
create_bd_design "endSem"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New External Port (100 MHz)} debug_module {Debug Only} ecc {None} local_mem {128KB} preset {None}}  [get_bd_cells microblaze_0]
endgroup
set_property name Clock [get_bd_ports Clk]
startgroup
make_bd_pins_external  [get_bd_pins rst_Clk_100M/ext_reset_in]
endgroup
set_property name reset [get_bd_ports ext_reset_in_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property location {1 105 -433} [get_bd_cells axi_bram_ctrl_0]
set_property -dict [list CONFIG.DATA_WIDTH {64} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/Clock (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
endgroup
regenerate_bd_layout
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_m_axi_mm2s_data_width {64} CONFIG.c_m_axis_mm2s_tdata_width {64} CONFIG.c_include_mm2s_dre {1} CONFIG.c_mm2s_burst_size {256} CONFIG.c_m_axi_s2mm_data_width {64} CONFIG.c_include_s2mm_dre {1} CONFIG.c_s2mm_burst_size {256}] [get_bd_cells axi_dma_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/Clock (100 MHz)} Clk_slave {Auto} Clk_xbar {/Clock (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_dma_0/S_AXI_LITE} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/Clock (100 MHz)} Clk_xbar {/Clock (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/Clock (100 MHz)} Clk_xbar {/Clock (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
current_project MicroblazeLab
current_project END_SEM
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd]
catch { config_ip_cache -export [get_ips -all endSem_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all endSem_dlmb_v10_0] }
catch { config_ip_cache -export [get_ips -all endSem_ilmb_v10_0] }
catch { config_ip_cache -export [get_ips -all endSem_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all endSem_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all endSem_lmb_bram_0] }
catch { config_ip_cache -export [get_ips -all endSem_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all endSem_rst_Clk_100M_0] }
catch { config_ip_cache -export [get_ips -all endSem_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all endSem_xbar_0] }
catch { config_ip_cache -export [get_ips -all endSem_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all endSem_auto_us_0] }
catch { config_ip_cache -export [get_ips -all endSem_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all endSem_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all endSem_axi_bram_ctrl_0_bram_0] }
catch { config_ip_cache -export [get_ips -all endSem_axi_dma_0_0] }
export_ip_user_files -of_objects [get_files D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd]
launch_runs -jobs 4 {endSem_microblaze_0_0_synth_1 endSem_dlmb_v10_0_synth_1 endSem_ilmb_v10_0_synth_1 endSem_dlmb_bram_if_cntlr_0_synth_1 endSem_ilmb_bram_if_cntlr_0_synth_1 endSem_lmb_bram_0_synth_1 endSem_mdm_1_0_synth_1 endSem_rst_Clk_100M_0_synth_1 endSem_axi_bram_ctrl_0_0_synth_1 endSem_xbar_0_synth_1 endSem_auto_pc_1_synth_1 endSem_auto_us_0_synth_1 endSem_auto_ds_0_synth_1 endSem_auto_pc_0_synth_1 endSem_axi_bram_ctrl_0_bram_0_synth_1 endSem_axi_dma_0_0_synth_1}
export_simulation -of_objects [get_files D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd] -directory D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/sim_scripts -ip_user_files_dir D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files -ipstatic_source_dir D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.cache/compile_simlib/modelsim} {questa=D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.cache/compile_simlib/questa} {riviera=D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.cache/compile_simlib/riviera} {activehdl=D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd] -top
add_files -norecurse D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/hdl/endSem_wrapper.v
file mkdir D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sim_1/new/endSem_tb.v w ]
add_files -fileset sim_1 D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sim_1/new/endSem_tb.v
update_compile_order -fileset sim_1
open_bd_design {D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd}
current_project MicroblazeLab
current_project END_SEM
open_bd_design {D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd}
open_bd_design {D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd}
open_bd_design {D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd}
export_ip_user_files -of_objects  [get_files D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/hdl/endSem_wrapper.v] -no_script -reset -force -quiet
remove_files  D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/hdl/endSem_wrapper.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sim_1/new/endSem_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sim_1/new/endSem_tb.v
reset_target all [get_files  D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd]
export_ip_user_files -of_objects  [get_files  D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/IIITD/ELD_LABs/LAB_END_SEM_4/END_SEM/END_SEM.srcs/sources_1/bd/endSem/endSem.bd]
close_project
open_bd_design {D:/IIITD/ELD_LABs/MicroblazeLab/MicroblazeLab.srcs/sources_1/bd/design_1/design_1.bd}
