{
    "8": [
        [
            "Module",
            "port_bits",
            "cell_count",
            "wire_count",
            "port_count",
            "hierarchy_depth",
            "wire_bits",
            "$_XOR_",
            "$_AND_",
            "full_adder",
            "half_adder",
            "$_OR_",
            "$_XOR_",
            "$_AND_",
            "$_OR_"
        ],
        [
            "full_adder",
            5,
            3,
            8,
            5,
            1,
            8,
            2,
            2,
            0,
            2,
            1,
            2,
            2,
            1
        ],
        [
            "full_adder -> half_adder",
            4,
            2,
            4,
            4,
            0,
            4,
            1,
            1,
            0,
            0,
            0,
            1,
            1,
            0
        ],
        [
            "half_adder",
            4,
            2,
            4,
            4,
            0,
            4,
            1,
            1,
            0,
            0,
            0,
            1,
            1,
            0
        ],
        [
            "mcc_adder",
            26,
            8,
            6,
            5,
            2,
            35,
            16,
            16,
            8,
            0,
            8,
            16,
            16,
            8
        ],
        [
            "mcc_adder -> full_adder",
            5,
            3,
            8,
            5,
            1,
            8,
            2,
            2,
            0,
            2,
            1,
            2,
            2,
            1
        ]
    ]
}