AND 2 G1;
NAND 2 G2;
SWITCH 1 S1;
SWITCH 0 S2;
CONNECT S1 > G1.I1;
CONNECT S2 > G1.I2;
CONNECT G1  > G2.I1;