Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Oct  2 01:58:36 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (12)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.090     -223.004                     42                  261        0.144        0.000                      0                  261        0.538        0.000                       0                   153  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 4.000}        10.000          100.000         
  clk_pixel_clk_wiz_0  {0.000 6.734}        13.468          74.250          
  clk_tmds_clk_wiz_0   {0.000 1.347}        2.694           371.250         
  clkfbout_clk_wiz_0   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_pixel_clk_wiz_0       -6.090     -223.004                     42                  261        0.144        0.000                      0                  261        6.234        0.000                       0                   141  
  clk_tmds_clk_wiz_0                                                                                                                                                     0.538        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

Setup :           42  Failing Endpoints,  Worst Slack       -6.090ns,  Total Violation     -223.004ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.090ns  (required time - arrival time)
  Source:                 mvg/vcount_out_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_blue/disparity_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.387ns  (logic 10.520ns (54.264%)  route 8.867ns (45.736%))
  Logic Levels:           21  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 11.904 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout1_buf/O
                         net (fo=140, routed)         1.561    -0.968    mvg/clk_pixel
    SLICE_X11Y16         FDRE                                         r  mvg/vcount_out_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  mvg/vcount_out_reg[1]_replica/Q
                         net (fo=2, routed)           0.581     0.069    mvg/Q[1]_repN
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124     0.193 r  mvg/red_out3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.193    msp/cs/red_out2__1_1[1]
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.743 r  msp/cs/red_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.743    msp/cs/red_out3_carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.857 r  msp/cs/red_out3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.857    msp/cs/red_out3_carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.096 r  msp/cs/red_out3_carry__1/O[2]
                         net (fo=58, routed)          0.762     1.859    msp/cs/red_out3_carry__1_n_5
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214     6.073 r  msp/cs/red_out2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.075    msp/cs/red_out2__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.593 r  msp/cs/red_out2__1/P[0]
                         net (fo=2, routed)           0.695     8.288    msp/cs/red_out2__1_n_105
    SLICE_X12Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.808 r  msp/cs/red_out2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.808    msp/cs/red_out2_carry_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.925 r  msp/cs/red_out2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.925    msp/cs/red_out2_carry__0_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.248 r  msp/cs/red_out2_carry__1/O[1]
                         net (fo=1, routed)           0.825    10.073    msp/cs/red_out2_carry__1_n_6
    SLICE_X12Y16         LUT2 (Prop_lut2_I1_O)        0.306    10.379 r  msp/cs/red_out1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    10.379    msp/cs/red_out1_carry__5_i_3_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.912 r  msp/cs/red_out1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.912    msp/cs/red_out1_carry__5_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.131 f  msp/cs/red_out1_carry__6/O[0]
                         net (fo=2, routed)           0.619    11.750    msp/cs/dist_sqd[28]
    SLICE_X11Y14         LUT3 (Prop_lut3_I0_O)        0.295    12.045 f  msp/cs/disparity[1]_i_14/O
                         net (fo=3, routed)           0.815    12.860    msp/cs/disparity[1]_i_14_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I3_O)        0.124    12.984 r  msp/cs/tmds_out[7]_i_4/O
                         net (fo=29, routed)          0.734    13.718    mtpg/tmds_out_reg[4]_0
    SLICE_X8Y13          LUT5 (Prop_lut5_I3_O)        0.124    13.842 r  mtpg/tmds_out[8]_i_3/O
                         net (fo=1, routed)           0.655    14.497    mtpg/tmds_out[8]_i_3_n_0
    SLICE_X9Y13          LUT6 (Prop_lut6_I1_O)        0.124    14.621 r  mtpg/tmds_out[8]_i_2/O
                         net (fo=36, routed)          0.607    15.227    mtpg/tmds_out[8]_i_7_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I3_O)        0.124    15.351 f  mtpg/disparity[2]_i_8_comp/O
                         net (fo=8, routed)           0.874    16.225    mtpg/tmds_out[8]_i_2_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I0_O)        0.124    16.349 r  mtpg/disparity[4]_i_8__0/O
                         net (fo=4, routed)           0.459    16.808    mtpg/disparity[4]_i_8__0_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124    16.932 r  mtpg/disparity[3]_i_4_comp/O
                         net (fo=2, routed)           0.668    17.600    mtpg/disparity[3]_i_4_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I0_O)        0.124    17.724 r  mtpg/disparity[4]_i_6__0/O
                         net (fo=1, routed)           0.571    18.295    mtpg/disparity[4]_i_6__0_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I3_O)        0.124    18.419 r  mtpg/disparity[4]_i_1__0_comp/O
                         net (fo=1, routed)           0.000    18.419    tmds_blue/D[3]
    SLICE_X9Y11          FDRE                                         r  tmds_blue/disparity_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.000    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     8.779 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.366    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 r  mhdmicw/clkout1_buf/O
                         net (fo=140, routed)         1.447    11.904    tmds_blue/clk_pixel
    SLICE_X9Y11          FDRE                                         r  tmds_blue/disparity_reg[4]/C
                         clock pessimism              0.562    12.466    
                         clock uncertainty           -0.168    12.298    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)        0.031    12.329    tmds_blue/disparity_reg[4]
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                         -18.419    
  -------------------------------------------------------------------
                         slack                                 -6.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mvg/hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            mvg/ad_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.032%)  route 0.091ns (32.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mhdmicw/clkout1_buf/O
                         net (fo=140, routed)         0.564    -0.635    mvg/clk_pixel
    SLICE_X15Y10         FDRE                                         r  mvg/hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.494 f  mvg/hcount_reg[10]/Q
                         net (fo=6, routed)           0.091    -0.403    mvg/hcount_reg[10]
    SLICE_X14Y10         LUT4 (Prop_lut4_I0_O)        0.045    -0.358 r  mvg/ad_out_i_1/O
                         net (fo=1, routed)           0.000    -0.358    mvg/ad_out0
    SLICE_X14Y10         FDRE                                         r  mvg/ad_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mhdmicw/clkout1_buf/O
                         net (fo=140, routed)         0.834    -0.873    mvg/clk_pixel
    SLICE_X14Y10         FDRE                                         r  mvg/ad_out_reg/C
                         clock pessimism              0.251    -0.622    
    SLICE_X14Y10         FDRE (Hold_fdre_C_D)         0.120    -0.502    mvg/ad_out_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    mhdmicw/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X3Y7       msp/box_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X3Y7       msp/box_x_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_clk_wiz_0
  To Clock:  clk_tmds_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    mhdmicw/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { mhdmicw/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    mhdmicw/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKFBIN



