<stg><name>ggm_small</name>


<trans_list>

<trans id="327" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="55" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_185" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="56" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_185" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="64" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="65" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_189" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="65" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_189" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_192" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="73" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_192" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="74" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_193" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="74" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_193" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="82" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_196" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="82" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_196" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="83" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="83" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:2 %iv_val_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %iv_val

]]></Node>
<StgValue><ssdm name="iv_val_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:3 %root_val_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %root_val

]]></Node>
<StgValue><ssdm name="root_val_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64">
<![CDATA[
entry:4 %msgStrm = alloca i64 1

]]></Node>
<StgValue><ssdm name="msgStrm"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="128" op_0_bw="64">
<![CDATA[
entry:7 %msgLenStrm = alloca i64 1

]]></Node>
<StgValue><ssdm name="msgLenStrm"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="64">
<![CDATA[
entry:10 %endMsgLenStrm = alloca i64 1

]]></Node>
<StgValue><ssdm name="endMsgLenStrm"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="256" op_0_bw="64">
<![CDATA[
entry:13 %digestStrm = alloca i64 1

]]></Node>
<StgValue><ssdm name="digestStrm"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="64">
<![CDATA[
entry:16 %endDigestStrm = alloca i64 1

]]></Node>
<StgValue><ssdm name="endDigestStrm"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="25" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:19 %PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret7"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="128">
<![CDATA[
entry:22 %trunc_ln24 = trunc i128 %iv_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:23 %p_0 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32, i128 %iv_val_read, i32 64

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="99" st_id="2" stage="24" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:19 %PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret7"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="100" st_id="3" stage="23" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:19 %PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="101" st_id="4" stage="22" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:19 %PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="102" st_id="5" stage="21" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:19 %PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="103" st_id="6" stage="20" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:19 %PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="104" st_id="7" stage="19" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:19 %PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="105" st_id="8" stage="18" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:19 %PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="106" st_id="9" stage="17" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:19 %PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="107" st_id="10" stage="16" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:19 %PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="108" st_id="11" stage="15" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:19 %PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="109" st_id="12" stage="14" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:19 %PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="110" st_id="13" stage="13" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:19 %PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret7"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="111" st_id="14" stage="12" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:19 %PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="112" st_id="15" stage="11" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:19 %PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="113" st_id="16" stage="10" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:19 %PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="114" st_id="17" stage="9" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:19 %PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret7"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="115" st_id="18" stage="8" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:19 %PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret7"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="116" st_id="19" stage="7" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:19 %PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret7"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="117" st_id="20" stage="6" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:19 %PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret7"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="118" st_id="21" stage="5" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:19 %PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret7"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="119" st_id="22" stage="4" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:19 %PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret7"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="120" st_id="23" stage="3" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:19 %PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret7"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="121" st_id="24" stage="2" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:19 %PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret7"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="122" st_id="25" stage="1" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:19 %PRG_ret7 = call i256 @PRG, i128 %iv_val_read, i128 %root_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret7"/></StgValue>
</operation>

<operation id="123" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="128" op_0_bw="256">
<![CDATA[
entry:20 %keys_1_ret = extractvalue i256 %PRG_ret7

]]></Node>
<StgValue><ssdm name="keys_1_ret"/></StgValue>
</operation>

<operation id="124" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="128" op_0_bw="256">
<![CDATA[
entry:21 %keys_2_ret = extractvalue i256 %PRG_ret7

]]></Node>
<StgValue><ssdm name="keys_2_ret"/></StgValue>
</operation>

<operation id="125" st_id="25" stage="25" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:25 %PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="126" st_id="26" stage="24" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:25 %PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="127" st_id="27" stage="23" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:25 %PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="128" st_id="28" stage="22" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:25 %PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="129" st_id="29" stage="21" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:25 %PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="130" st_id="30" stage="20" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:25 %PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="131" st_id="31" stage="19" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:25 %PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret1"/></StgValue>
</operation>

<operation id="132" st_id="31" stage="25" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:28 %PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="133" st_id="32" stage="18" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:25 %PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret1"/></StgValue>
</operation>

<operation id="134" st_id="32" stage="24" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:28 %PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="135" st_id="33" stage="17" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:25 %PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret1"/></StgValue>
</operation>

<operation id="136" st_id="33" stage="23" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:28 %PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="137" st_id="34" stage="16" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:25 %PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret1"/></StgValue>
</operation>

<operation id="138" st_id="34" stage="22" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:28 %PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="139" st_id="35" stage="15" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:25 %PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret1"/></StgValue>
</operation>

<operation id="140" st_id="35" stage="21" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:28 %PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="141" st_id="36" stage="14" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:25 %PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret1"/></StgValue>
</operation>

<operation id="142" st_id="36" stage="20" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:28 %PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="143" st_id="37" stage="13" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:25 %PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret1"/></StgValue>
</operation>

<operation id="144" st_id="37" stage="19" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:28 %PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="145" st_id="38" stage="12" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:25 %PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret1"/></StgValue>
</operation>

<operation id="146" st_id="38" stage="18" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:28 %PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="147" st_id="39" stage="11" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:25 %PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret1"/></StgValue>
</operation>

<operation id="148" st_id="39" stage="17" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:28 %PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="149" st_id="40" stage="10" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:25 %PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret1"/></StgValue>
</operation>

<operation id="150" st_id="40" stage="16" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:28 %PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="151" st_id="41" stage="9" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:25 %PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret1"/></StgValue>
</operation>

<operation id="152" st_id="41" stage="15" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:28 %PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="153" st_id="42" stage="8" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:25 %PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret1"/></StgValue>
</operation>

<operation id="154" st_id="42" stage="14" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:28 %PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="155" st_id="43" stage="7" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:25 %PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret1"/></StgValue>
</operation>

<operation id="156" st_id="43" stage="13" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:28 %PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="157" st_id="44" stage="6" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:25 %PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret1"/></StgValue>
</operation>

<operation id="158" st_id="44" stage="12" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:28 %PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="159" st_id="45" stage="5" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:25 %PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret1"/></StgValue>
</operation>

<operation id="160" st_id="45" stage="11" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:28 %PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="161" st_id="46" stage="4" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:25 %PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret1"/></StgValue>
</operation>

<operation id="162" st_id="46" stage="10" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:28 %PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="163" st_id="47" stage="3" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:25 %PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret1"/></StgValue>
</operation>

<operation id="164" st_id="47" stage="9" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:28 %PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="165" st_id="48" stage="2" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:25 %PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret1"/></StgValue>
</operation>

<operation id="166" st_id="48" stage="8" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:28 %PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="167" st_id="49" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:24 %write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm, i1 0

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="168" st_id="49" stage="1" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:25 %PRG_ret1 = call i256 @PRG, i128 %iv_val_read, i128 %keys_1_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret1"/></StgValue>
</operation>

<operation id="169" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="128" op_0_bw="256">
<![CDATA[
entry:26 %keys_3_ret = extractvalue i256 %PRG_ret1

]]></Node>
<StgValue><ssdm name="keys_3_ret"/></StgValue>
</operation>

<operation id="170" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="128" op_0_bw="256">
<![CDATA[
entry:27 %keys_4_ret = extractvalue i256 %PRG_ret1

]]></Node>
<StgValue><ssdm name="keys_4_ret"/></StgValue>
</operation>

<operation id="171" st_id="49" stage="7" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:28 %PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret"/></StgValue>
</operation>

<operation id="172" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="128">
<![CDATA[
entry:31 %trunc_ln22 = trunc i128 %keys_3_ret

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="173" st_id="49" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %write_ln22 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %trunc_ln22

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>

<operation id="174" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:33 %p_s = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32, i128 %keys_3_ret, i32 64

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="175" st_id="49" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
entry:37 %write_ln27 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %msgLenStrm, i128 32

]]></Node>
<StgValue><ssdm name="write_ln27"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="176" st_id="50" stage="6" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:28 %PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret"/></StgValue>
</operation>

<operation id="177" st_id="50" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:34 %write_ln23 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %p_s

]]></Node>
<StgValue><ssdm name="write_ln23"/></StgValue>
</operation>

<operation id="178" st_id="50" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:38 %write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm, i1 1

]]></Node>
<StgValue><ssdm name="write_ln29"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="179" st_id="51" stage="5" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:28 %PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret"/></StgValue>
</operation>

<operation id="180" st_id="51" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:35 %write_ln24 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %trunc_ln24

]]></Node>
<StgValue><ssdm name="write_ln24"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="181" st_id="52" stage="4" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:28 %PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret"/></StgValue>
</operation>

<operation id="182" st_id="52" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:36 %write_ln25 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %p_0

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="183" st_id="53" stage="3" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:28 %PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret"/></StgValue>
</operation>

<operation id="184" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="128" op_3_bw="1" op_4_bw="256" op_5_bw="1" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:39 %call_ln727 = call void @shakeXOF<32u>, i64 %msgStrm, i128 %msgLenStrm, i1 %endMsgLenStrm, i256 %digestStrm, i1 %endDigestStrm

]]></Node>
<StgValue><ssdm name="call_ln727"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="185" st_id="54" stage="2" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:28 %PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret"/></StgValue>
</operation>

<operation id="186" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="128" op_3_bw="1" op_4_bw="256" op_5_bw="1" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:39 %call_ln727 = call void @shakeXOF<32u>, i64 %msgStrm, i128 %msgLenStrm, i1 %endMsgLenStrm, i256 %digestStrm, i1 %endDigestStrm

]]></Node>
<StgValue><ssdm name="call_ln727"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="187" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %com_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="188" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %seed_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="189" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
entry:5 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @msgStrm_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i64 %msgStrm, i64 %msgStrm

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="190" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msgStrm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="191" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:8 %empty_271 = specchannel i32 @_ssdm_op_SpecChannel, void @msgLenStrm_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %msgLenStrm, i128 %msgLenStrm

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="192" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %msgLenStrm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="193" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
entry:11 %empty_272 = specchannel i32 @_ssdm_op_SpecChannel, void @endMsgLenStrm_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1 %endMsgLenStrm, i1 %endMsgLenStrm

]]></Node>
<StgValue><ssdm name="empty_272"/></StgValue>
</operation>

<operation id="194" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endMsgLenStrm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="195" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
entry:14 %empty_273 = specchannel i32 @_ssdm_op_SpecChannel, void @digestStrm_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %digestStrm, i256 %digestStrm

]]></Node>
<StgValue><ssdm name="empty_273"/></StgValue>
</operation>

<operation id="196" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %digestStrm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="197" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
entry:17 %empty_274 = specchannel i32 @_ssdm_op_SpecChannel, void @endDigestStrm_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1 %endDigestStrm, i1 %endDigestStrm

]]></Node>
<StgValue><ssdm name="empty_274"/></StgValue>
</operation>

<operation id="198" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endDigestStrm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="199" st_id="55" stage="1" lat="25">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:28 %PRG_ret = call i256 @PRG, i128 %iv_val_read, i128 %keys_2_ret, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox

]]></Node>
<StgValue><ssdm name="PRG_ret"/></StgValue>
</operation>

<operation id="200" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="128" op_0_bw="256">
<![CDATA[
entry:29 %keys_5_ret = extractvalue i256 %PRG_ret

]]></Node>
<StgValue><ssdm name="keys_5_ret"/></StgValue>
</operation>

<operation id="201" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="128" op_0_bw="256">
<![CDATA[
entry:30 %keys_6_ret = extractvalue i256 %PRG_ret

]]></Node>
<StgValue><ssdm name="keys_6_ret"/></StgValue>
</operation>

<operation id="202" st_id="55" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:40 %digest = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %digestStrm

]]></Node>
<StgValue><ssdm name="digest"/></StgValue>
</operation>

<operation id="203" st_id="55" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
entry:41 %p_047 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endDigestStrm

]]></Node>
<StgValue><ssdm name="p_047"/></StgValue>
</operation>

<operation id="204" st_id="55" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:42 %tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="205" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:43 %br_ln39 = br i1 %tmp_s, void %if.then.i, void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="206" st_id="55" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.end.i:0 %p_048 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm

]]></Node>
<StgValue><ssdm name="p_048"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="207" st_id="56" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.end.i:1 %tmp_185 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="208" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i:2 %br_ln39 = br i1 %tmp_185, void %if.then.i, void %if.end.i.19

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="209" st_id="56" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.end.i.19:0 %p_049 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm

]]></Node>
<StgValue><ssdm name="p_049"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="210" st_id="57" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.end.i.19:1 %tmp_186 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="211" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.19:2 %br_ln39 = br i1 %tmp_186, void %if.then.i, void %if.end.i.212

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="212" st_id="57" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
if.end.i.212:0 %p_050 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm

]]></Node>
<StgValue><ssdm name="p_050"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="213" st_id="58" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_185" val="1"/>
<literal name="tmp_186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.end.i.212:1 %tmp_187 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="214" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_185" val="1"/>
<literal name="tmp_186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.212:2 %br_ln39 = br i1 %tmp_187, void %if.then.i, void %if.end.i.315

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="215" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_187" val="0"/>
</and_exp><and_exp><literal name="tmp_186" val="0"/>
</and_exp><and_exp><literal name="tmp_185" val="0"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:0 %br_ln39 = br void %for.inc31

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="216" st_id="58" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_185" val="1"/>
<literal name="tmp_186" val="1"/>
<literal name="tmp_187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
if.end.i.315:0 %p_051 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm

]]></Node>
<StgValue><ssdm name="p_051"/></StgValue>
</operation>

<operation id="217" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_185" val="1"/>
<literal name="tmp_186" val="1"/>
<literal name="tmp_187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
if.end.i.315:1 %br_ln37 = br void %for.inc31

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="218" st_id="58" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.inc31:2 %write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm, i1 0

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="219" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="128">
<![CDATA[
for.inc31:3 %trunc_ln22_1 = trunc i128 %keys_4_ret

]]></Node>
<StgValue><ssdm name="trunc_ln22_1"/></StgValue>
</operation>

<operation id="220" st_id="58" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.inc31:4 %write_ln22 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %trunc_ln22_1

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>

<operation id="221" st_id="58" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc31:9 %write_ln27 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %msgLenStrm, i128 32

]]></Node>
<StgValue><ssdm name="write_ln27"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="222" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32">
<![CDATA[
for.inc31:5 %p_2 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32, i128 %keys_4_ret, i32 64

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="223" st_id="59" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc31:6 %write_ln23 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %p_2

]]></Node>
<StgValue><ssdm name="write_ln23"/></StgValue>
</operation>

<operation id="224" st_id="59" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.inc31:10 %write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm, i1 1

]]></Node>
<StgValue><ssdm name="write_ln29"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="225" st_id="60" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc31:7 %write_ln24 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %trunc_ln24

]]></Node>
<StgValue><ssdm name="write_ln24"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="226" st_id="61" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc31:8 %write_ln25 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %p_0

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="227" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="128" op_3_bw="1" op_4_bw="256" op_5_bw="1" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
for.inc31:11 %call_ln727 = call void @shakeXOF<32u>, i64 %msgStrm, i128 %msgLenStrm, i1 %endMsgLenStrm, i256 %digestStrm, i1 %endDigestStrm

]]></Node>
<StgValue><ssdm name="call_ln727"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="228" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="128" op_3_bw="1" op_4_bw="256" op_5_bw="1" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
for.inc31:11 %call_ln727 = call void @shakeXOF<32u>, i64 %msgStrm, i128 %msgLenStrm, i1 %endMsgLenStrm, i256 %digestStrm, i1 %endDigestStrm

]]></Node>
<StgValue><ssdm name="call_ln727"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="229" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="128" op_0_bw="128" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc31:0 %p_1 = partselect i128 @_ssdm_op_PartSelect.i128.i256.i32, i256 %digest, i32 128

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="230" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="128" op_0_bw="256">
<![CDATA[
for.inc31:1 %trunc_ln44 = trunc i256 %digest

]]></Node>
<StgValue><ssdm name="trunc_ln44"/></StgValue>
</operation>

<operation id="231" st_id="64" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc31:12 %digest_1 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %digestStrm

]]></Node>
<StgValue><ssdm name="digest_1"/></StgValue>
</operation>

<operation id="232" st_id="64" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc31:13 %p_052 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endDigestStrm

]]></Node>
<StgValue><ssdm name="p_052"/></StgValue>
</operation>

<operation id="233" st_id="64" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc31:14 %tmp_188 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="234" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc31:15 %br_ln39 = br i1 %tmp_188, void %if.then.i.1, void %if.end.i.1

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="235" st_id="64" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
if.end.i.1:0 %p_053 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm

]]></Node>
<StgValue><ssdm name="p_053"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="236" st_id="65" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.end.i.1:1 %tmp_189 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="237" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.1:2 %br_ln39 = br i1 %tmp_189, void %if.then.i.1, void %if.end.i.1.1

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="238" st_id="65" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
if.end.i.1.1:0 %p_054 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm

]]></Node>
<StgValue><ssdm name="p_054"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="239" st_id="66" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
if.end.i.1.1:1 %tmp_190 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="240" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.1.1:2 %br_ln39 = br i1 %tmp_190, void %if.then.i.1, void %if.end.i.1.2

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="241" st_id="66" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
if.end.i.1.2:0 %p_055 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm

]]></Node>
<StgValue><ssdm name="p_055"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="242" st_id="67" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="1"/>
<literal name="tmp_189" val="1"/>
<literal name="tmp_190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
if.end.i.1.2:1 %tmp_191 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="243" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="1"/>
<literal name="tmp_189" val="1"/>
<literal name="tmp_190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.1.2:2 %br_ln39 = br i1 %tmp_191, void %if.then.i.1, void %if.end.i.1.3

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="244" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_191" val="0"/>
</and_exp><and_exp><literal name="tmp_190" val="0"/>
</and_exp><and_exp><literal name="tmp_189" val="0"/>
</and_exp><and_exp><literal name="tmp_188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
if.then.i.1:0 %br_ln39 = br void %for.inc31.1

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="245" st_id="67" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="1"/>
<literal name="tmp_189" val="1"/>
<literal name="tmp_190" val="1"/>
<literal name="tmp_191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
if.end.i.1.3:0 %p_056 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm

]]></Node>
<StgValue><ssdm name="p_056"/></StgValue>
</operation>

<operation id="246" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_188" val="1"/>
<literal name="tmp_189" val="1"/>
<literal name="tmp_190" val="1"/>
<literal name="tmp_191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
if.end.i.1.3:1 %br_ln37 = br void %for.inc31.1

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="247" st_id="67" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
for.inc31.1:2 %write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm, i1 0

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="248" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="128">
<![CDATA[
for.inc31.1:3 %trunc_ln22_2 = trunc i128 %keys_5_ret

]]></Node>
<StgValue><ssdm name="trunc_ln22_2"/></StgValue>
</operation>

<operation id="249" st_id="67" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc31.1:4 %write_ln22 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %trunc_ln22_2

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>

<operation id="250" st_id="67" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc31.1:9 %write_ln27 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %msgLenStrm, i128 32

]]></Node>
<StgValue><ssdm name="write_ln27"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="251" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32">
<![CDATA[
for.inc31.1:5 %p_4 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32, i128 %keys_5_ret, i32 64

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="252" st_id="68" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.inc31.1:6 %write_ln23 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %p_4

]]></Node>
<StgValue><ssdm name="write_ln23"/></StgValue>
</operation>

<operation id="253" st_id="68" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
for.inc31.1:10 %write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm, i1 1

]]></Node>
<StgValue><ssdm name="write_ln29"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="254" st_id="69" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.inc31.1:7 %write_ln24 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %trunc_ln24

]]></Node>
<StgValue><ssdm name="write_ln24"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="255" st_id="70" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.inc31.1:8 %write_ln25 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %p_0

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="256" st_id="71" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="128" op_3_bw="1" op_4_bw="256" op_5_bw="1" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0">
<![CDATA[
for.inc31.1:11 %call_ln727 = call void @shakeXOF<32u>, i64 %msgStrm, i128 %msgLenStrm, i1 %endMsgLenStrm, i256 %digestStrm, i1 %endDigestStrm

]]></Node>
<StgValue><ssdm name="call_ln727"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="257" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="128" op_3_bw="1" op_4_bw="256" op_5_bw="1" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0">
<![CDATA[
for.inc31.1:11 %call_ln727 = call void @shakeXOF<32u>, i64 %msgStrm, i128 %msgLenStrm, i1 %endMsgLenStrm, i256 %digestStrm, i1 %endDigestStrm

]]></Node>
<StgValue><ssdm name="call_ln727"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="258" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="128" op_0_bw="128" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc31.1:0 %p_3 = partselect i128 @_ssdm_op_PartSelect.i128.i256.i32, i256 %digest_1, i32 128

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="259" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="128" op_0_bw="256">
<![CDATA[
for.inc31.1:1 %trunc_ln44_1 = trunc i256 %digest_1

]]></Node>
<StgValue><ssdm name="trunc_ln44_1"/></StgValue>
</operation>

<operation id="260" st_id="73" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc31.1:12 %digest_2 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %digestStrm

]]></Node>
<StgValue><ssdm name="digest_2"/></StgValue>
</operation>

<operation id="261" st_id="73" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc31.1:13 %p_057 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endDigestStrm

]]></Node>
<StgValue><ssdm name="p_057"/></StgValue>
</operation>

<operation id="262" st_id="73" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
for.inc31.1:14 %tmp_192 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="263" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc31.1:15 %br_ln39 = br i1 %tmp_192, void %if.then.i.2, void %if.end.i.2

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="264" st_id="73" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
if.end.i.2:0 %p_058 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm

]]></Node>
<StgValue><ssdm name="p_058"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="265" st_id="74" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
if.end.i.2:1 %tmp_193 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="266" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.2:2 %br_ln39 = br i1 %tmp_193, void %if.then.i.2, void %if.end.i.2.1

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="267" st_id="74" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
if.end.i.2.1:0 %p_059 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm

]]></Node>
<StgValue><ssdm name="p_059"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="268" st_id="75" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
if.end.i.2.1:1 %tmp_194 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="269" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.2.1:2 %br_ln39 = br i1 %tmp_194, void %if.then.i.2, void %if.end.i.2.2

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="270" st_id="75" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
if.end.i.2.2:0 %p_060 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm

]]></Node>
<StgValue><ssdm name="p_060"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="271" st_id="76" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_192" val="1"/>
<literal name="tmp_193" val="1"/>
<literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
if.end.i.2.2:1 %tmp_195 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="272" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_192" val="1"/>
<literal name="tmp_193" val="1"/>
<literal name="tmp_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.2.2:2 %br_ln39 = br i1 %tmp_195, void %if.then.i.2, void %if.end.i.2.3

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="273" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_195" val="0"/>
</and_exp><and_exp><literal name="tmp_194" val="0"/>
</and_exp><and_exp><literal name="tmp_193" val="0"/>
</and_exp><and_exp><literal name="tmp_192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
if.then.i.2:0 %br_ln39 = br void %for.inc31.2

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="274" st_id="76" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_192" val="1"/>
<literal name="tmp_193" val="1"/>
<literal name="tmp_194" val="1"/>
<literal name="tmp_195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
if.end.i.2.3:0 %p_061 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm

]]></Node>
<StgValue><ssdm name="p_061"/></StgValue>
</operation>

<operation id="275" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_192" val="1"/>
<literal name="tmp_193" val="1"/>
<literal name="tmp_194" val="1"/>
<literal name="tmp_195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
if.end.i.2.3:1 %br_ln37 = br void %for.inc31.2

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="276" st_id="76" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
for.inc31.2:2 %write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm, i1 0

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="277" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="128">
<![CDATA[
for.inc31.2:3 %trunc_ln22_3 = trunc i128 %keys_6_ret

]]></Node>
<StgValue><ssdm name="trunc_ln22_3"/></StgValue>
</operation>

<operation id="278" st_id="76" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
for.inc31.2:4 %write_ln22 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %trunc_ln22_3

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>

<operation id="279" st_id="76" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc31.2:9 %write_ln27 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %msgLenStrm, i128 32

]]></Node>
<StgValue><ssdm name="write_ln27"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="280" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32">
<![CDATA[
for.inc31.2:5 %p_6 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32, i128 %keys_6_ret, i32 64

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="281" st_id="77" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
for.inc31.2:6 %write_ln23 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %p_6

]]></Node>
<StgValue><ssdm name="write_ln23"/></StgValue>
</operation>

<operation id="282" st_id="77" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0">
<![CDATA[
for.inc31.2:10 %write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm, i1 1

]]></Node>
<StgValue><ssdm name="write_ln29"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="283" st_id="78" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
for.inc31.2:7 %write_ln24 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %trunc_ln24

]]></Node>
<StgValue><ssdm name="write_ln24"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="284" st_id="79" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
for.inc31.2:8 %write_ln25 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %p_0

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="285" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="128" op_3_bw="1" op_4_bw="256" op_5_bw="1" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0">
<![CDATA[
for.inc31.2:11 %call_ln727 = call void @shakeXOF<32u>, i64 %msgStrm, i128 %msgLenStrm, i1 %endMsgLenStrm, i256 %digestStrm, i1 %endDigestStrm

]]></Node>
<StgValue><ssdm name="call_ln727"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="286" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="128" op_3_bw="1" op_4_bw="256" op_5_bw="1" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0">
<![CDATA[
for.inc31.2:11 %call_ln727 = call void @shakeXOF<32u>, i64 %msgStrm, i128 %msgLenStrm, i1 %endMsgLenStrm, i256 %digestStrm, i1 %endDigestStrm

]]></Node>
<StgValue><ssdm name="call_ln727"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="287" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="128" op_0_bw="128" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc31.2:0 %p_5 = partselect i128 @_ssdm_op_PartSelect.i128.i256.i32, i256 %digest_2, i32 128

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="288" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="128" op_0_bw="256">
<![CDATA[
for.inc31.2:1 %trunc_ln44_2 = trunc i256 %digest_2

]]></Node>
<StgValue><ssdm name="trunc_ln44_2"/></StgValue>
</operation>

<operation id="289" st_id="82" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc31.2:12 %digest_3 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %digestStrm

]]></Node>
<StgValue><ssdm name="digest_3"/></StgValue>
</operation>

<operation id="290" st_id="82" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc31.2:13 %p_062 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endDigestStrm

]]></Node>
<StgValue><ssdm name="p_062"/></StgValue>
</operation>

<operation id="291" st_id="82" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
for.inc31.2:14 %tmp_196 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="292" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc31.2:15 %br_ln39 = br i1 %tmp_196, void %if.then.i.3, void %if.end.i.3

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="293" st_id="82" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0">
<![CDATA[
if.end.i.3:0 %p_063 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm

]]></Node>
<StgValue><ssdm name="p_063"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="294" st_id="83" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
if.end.i.3:1 %tmp_197 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="295" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.3:2 %br_ln39 = br i1 %tmp_197, void %if.then.i.3, void %if.end.i.3.1

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="296" st_id="83" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0">
<![CDATA[
if.end.i.3.1:0 %p_064 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm

]]></Node>
<StgValue><ssdm name="p_064"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="297" st_id="84" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
if.end.i.3.1:1 %tmp_198 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="298" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.3.1:2 %br_ln39 = br i1 %tmp_198, void %if.then.i.3, void %if.end.i.3.2

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="299" st_id="84" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0">
<![CDATA[
if.end.i.3.2:0 %p_065 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm

]]></Node>
<StgValue><ssdm name="p_065"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="300" st_id="85" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_196" val="1"/>
<literal name="tmp_197" val="1"/>
<literal name="tmp_198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
if.end.i.3.2:1 %tmp_199 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %endMsgLenStrm, i32 1

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="301" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_196" val="1"/>
<literal name="tmp_197" val="1"/>
<literal name="tmp_198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.3.2:2 %br_ln39 = br i1 %tmp_199, void %if.then.i.3, void %if.end.i.3.3

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="302" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_199" val="0"/>
</and_exp><and_exp><literal name="tmp_198" val="0"/>
</and_exp><and_exp><literal name="tmp_197" val="0"/>
</and_exp><and_exp><literal name="tmp_196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
if.then.i.3:0 %br_ln39 = br void %for.inc31.3

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="303" st_id="85" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_196" val="1"/>
<literal name="tmp_197" val="1"/>
<literal name="tmp_198" val="1"/>
<literal name="tmp_199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0">
<![CDATA[
if.end.i.3.3:0 %p_066 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm

]]></Node>
<StgValue><ssdm name="p_066"/></StgValue>
</operation>

<operation id="304" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_196" val="1"/>
<literal name="tmp_197" val="1"/>
<literal name="tmp_198" val="1"/>
<literal name="tmp_199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
if.end.i.3.3:1 %br_ln37 = br void %for.inc31.3

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="305" st_id="85" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc31.3:2 %write_ln157 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %seed_strm, i128 %p_1

]]></Node>
<StgValue><ssdm name="write_ln157"/></StgValue>
</operation>

<operation id="306" st_id="85" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc31.3:3 %write_ln158 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %com_strm, i128 %trunc_ln44

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="307" st_id="86" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
for.inc31.3:4 %write_ln157 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %seed_strm, i128 %p_3

]]></Node>
<StgValue><ssdm name="write_ln157"/></StgValue>
</operation>

<operation id="308" st_id="86" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
for.inc31.3:5 %write_ln158 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %com_strm, i128 %trunc_ln44_1

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="309" st_id="87" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
for.inc31.3:6 %write_ln157 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %seed_strm, i128 %p_5

]]></Node>
<StgValue><ssdm name="write_ln157"/></StgValue>
</operation>

<operation id="310" st_id="87" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
for.inc31.3:7 %write_ln158 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %com_strm, i128 %trunc_ln44_2

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="311" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="128" op_0_bw="128" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc31.3:0 %p_7 = partselect i128 @_ssdm_op_PartSelect.i128.i256.i32, i256 %digest_3, i32 128

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="312" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="128" op_0_bw="256">
<![CDATA[
for.inc31.3:1 %trunc_ln44_3 = trunc i256 %digest_3

]]></Node>
<StgValue><ssdm name="trunc_ln44_3"/></StgValue>
</operation>

<operation id="313" st_id="88" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
for.inc31.3:8 %write_ln157 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %seed_strm, i128 %p_7

]]></Node>
<StgValue><ssdm name="write_ln157"/></StgValue>
</operation>

<operation id="314" st_id="88" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
for.inc31.3:9 %write_ln158 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %com_strm, i128 %trunc_ln44_3

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="315" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1408" op_0_bw="1408" op_1_bw="128">
<![CDATA[
for.inc31.3:10 %mrv_013 = insertvalue i1408 <undef>, i128 %root_val_read

]]></Node>
<StgValue><ssdm name="mrv_013"/></StgValue>
</operation>

<operation id="316" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1408" op_0_bw="1408" op_1_bw="128">
<![CDATA[
for.inc31.3:11 %mrv_114 = insertvalue i1408 %mrv_013, i128 %trunc_ln44

]]></Node>
<StgValue><ssdm name="mrv_114"/></StgValue>
</operation>

<operation id="317" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1408" op_0_bw="1408" op_1_bw="128">
<![CDATA[
for.inc31.3:12 %mrv_215 = insertvalue i1408 %mrv_114, i128 %trunc_ln44_1

]]></Node>
<StgValue><ssdm name="mrv_215"/></StgValue>
</operation>

<operation id="318" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1408" op_0_bw="1408" op_1_bw="128">
<![CDATA[
for.inc31.3:13 %mrv_316 = insertvalue i1408 %mrv_215, i128 %trunc_ln44_2

]]></Node>
<StgValue><ssdm name="mrv_316"/></StgValue>
</operation>

<operation id="319" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1408" op_0_bw="1408" op_1_bw="128">
<![CDATA[
for.inc31.3:14 %mrv_417 = insertvalue i1408 %mrv_316, i128 %trunc_ln44_3

]]></Node>
<StgValue><ssdm name="mrv_417"/></StgValue>
</operation>

<operation id="320" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1408" op_0_bw="1408" op_1_bw="128">
<![CDATA[
for.inc31.3:15 %mrv_5 = insertvalue i1408 %mrv_417, i128 %keys_1_ret

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="321" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1408" op_0_bw="1408" op_1_bw="128">
<![CDATA[
for.inc31.3:16 %mrv_6 = insertvalue i1408 %mrv_5, i128 %keys_2_ret

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="322" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1408" op_0_bw="1408" op_1_bw="128">
<![CDATA[
for.inc31.3:17 %mrv_7 = insertvalue i1408 %mrv_6, i128 %keys_3_ret

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="323" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1408" op_0_bw="1408" op_1_bw="128">
<![CDATA[
for.inc31.3:18 %mrv_8 = insertvalue i1408 %mrv_7, i128 %keys_4_ret

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="324" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1408" op_0_bw="1408" op_1_bw="128">
<![CDATA[
for.inc31.3:19 %mrv_9 = insertvalue i1408 %mrv_8, i128 %keys_5_ret

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="325" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1408" op_0_bw="1408" op_1_bw="128">
<![CDATA[
for.inc31.3:20 %mrv_10 = insertvalue i1408 %mrv_9, i128 %keys_6_ret

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="326" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1408">
<![CDATA[
for.inc31.3:21 %ret_ln160 = ret i1408 %mrv_10

]]></Node>
<StgValue><ssdm name="ret_ln160"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
