// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Thu Jun  6 14:51:33 2019
// Host        : IT-20181130VVYG running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ u_ila_0_stub.v
// Design      : u_ila_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xcvu9p-fsgd2104-2L-e
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "ila,Vivado 2018.3" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(clk, probe0, probe1, probe2, probe3, probe4, probe5, 
  probe6, probe7, probe8, probe9, probe10, probe11, probe12, probe13, probe14, probe15, probe16, probe17, 
  probe18, probe19, probe20, probe21, probe22, probe23, probe24, probe25, probe26, probe27, probe28, 
  probe29, probe30)
/* synthesis syn_black_box black_box_pad_pin="clk,probe0[127:0],probe1[127:0],probe2[0:0],probe3[16:0],probe4[1:0],probe5[8:0],probe6[1:0],probe7[8:0],probe8[31:0],probe9[8:0],probe10[31:0],probe11[1:0],probe12[8:0],probe13[1:0],probe14[8:0],probe15[127:0],probe16[0:0],probe17[9:0],probe18[127:0],probe19[0:0],probe20[0:0],probe21[0:0],probe22[0:0],probe23[0:0],probe24[0:0],probe25[0:0],probe26[0:0],probe27[0:0],probe28[0:0],probe29[0:0],probe30[0:0]" */;
  input clk;
  input [127:0]probe0;
  input [127:0]probe1;
  input [0:0]probe2;
  input [16:0]probe3;
  input [1:0]probe4;
  input [8:0]probe5;
  input [1:0]probe6;
  input [8:0]probe7;
  input [31:0]probe8;
  input [8:0]probe9;
  input [31:0]probe10;
  input [1:0]probe11;
  input [8:0]probe12;
  input [1:0]probe13;
  input [8:0]probe14;
  input [127:0]probe15;
  input [0:0]probe16;
  input [9:0]probe17;
  input [127:0]probe18;
  input [0:0]probe19;
  input [0:0]probe20;
  input [0:0]probe21;
  input [0:0]probe22;
  input [0:0]probe23;
  input [0:0]probe24;
  input [0:0]probe25;
  input [0:0]probe26;
  input [0:0]probe27;
  input [0:0]probe28;
  input [0:0]probe29;
  input [0:0]probe30;
endmodule
