#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May  1 23:21:57 2021
# Process ID: 11468
# Current directory: D:/Github/Computer-Architecture/Labs/lab05
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16812 D:\Github\Computer-Architecture\Labs\lab05\lab05.xpr
# Log file: D:/Github/Computer-Architecture/Labs/lab05/vivado.log
# Journal file: D:/Github/Computer-Architecture/Labs/lab05\vivado.jou
#-----------------------------------------------------------
start_guioopen_project D:/Github/Computer-Architecture/Labs/lab05/lab05.xpr
INFO: [Project 1-313] Project file moved from 'D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 693.766 ; gain = 83.500
update_compile_order -fileset sources_1launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Labs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Github/Computer-Architecture/Labs/lab05/lab05.sim/sim_1/behav/xsim/memfile.txt'
INFO: [SIM-utils-43] Exported 'D:/Github/Computer-Architecture/Labs/lab05/lab05.sim/sim_1/behav/xsim/instfile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Labs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Labs/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Labs/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Labs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Labs/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Labs/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Labs/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Labs/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Labs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3380] identifier 'i' is used before its declaration [D:/Github/Computer-Architecture/Labs/lab04/lab04.srcs/sources_1/new/Registers.v:65]
WARNING: [VRFC 10-3380] identifier 'i' is used before its declaration [D:/Github/Computer-Architecture/Labs/lab04/lab04.srcs/sources_1/new/Registers.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Labs/lab05/lab05.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Labs/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Labs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Labs/lab05/lab05.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Labs/lab05/lab05.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Labs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d1a6b89635584787a44725164ea3b8f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Mux_
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Aluctr
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Github/Computer-Architecture/Labs/lab05/lab05.sim/sim_1/behav/xsim/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May  2 15:13:08 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 705.086 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/Computer-Architecture/Labs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -view {D:/Github/Computer-Architecture/Labs/lab05/Top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Github/Computer-Architecture/Labs/lab05/Top_tb_behav.wcfg
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 736.887 ; gain = 31.801
run 100 ns
run 100 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Labs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Github/Computer-Architecture/Labs/lab05/lab05.sim/sim_1/behav/xsim/memfile.txt'
INFO: [SIM-utils-43] Exported 'D:/Github/Computer-Architecture/Labs/lab05/lab05.sim/sim_1/behav/xsim/instfile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Labs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Labs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Labs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d1a6b89635584787a44725164ea3b8f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 742.551 ; gain = 0.000
run 100 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Labs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Github/Computer-Architecture/Labs/lab05/lab05.sim/sim_1/behav/xsim/memfile.txt'
INFO: [SIM-utils-43] Exported 'D:/Github/Computer-Architecture/Labs/lab05/lab05.sim/sim_1/behav/xsim/instfile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Labs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Labs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Labs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d1a6b89635584787a44725164ea3b8f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 742.551 ; gain = 0.000
run 100 ns
run 100 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Labs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Github/Computer-Architecture/Labs/lab05/lab05.sim/sim_1/behav/xsim/memfile.txt'
INFO: [SIM-utils-43] Exported 'D:/Github/Computer-Architecture/Labs/lab05/lab05.sim/sim_1/behav/xsim/instfile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/Computer-Architecture/Labs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/Computer-Architecture/Labs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/Computer-Architecture/Labs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d1a6b89635584787a44725164ea3b8f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 742.551 ; gain = 0.000
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May  2 16:00:41 2021...
