0.2
2016.1
C:/Users/aless/Documents/GitHub/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/project_tb_func_synth.v,1682775324,verilog,,,,,,,,,
C:/Users/aless/Documents/GitHub/project_reti_logiche/tbset_new/tb_1.vhd,1682774596,vhdl,,,,,,,,,
C:/Users/aless/Documents/GitHub/project_reti_logiche/tbset_new/tb_3.vhd,1682774596,vhdl,,,,,,,,,
