

================================================================
== Vivado HLS Report for 'dataflow_in_loop_subloop'
================================================================
* Date:           Thu Nov  7 01:38:20 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        tancoeff
* Solution:       tancoeff
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.433|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   45|   45|   27|   27| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------+---------------+-----+-----+-----+-----+---------+
        |                  |               |  Latency  |  Interval | Pipeline|
        |     Instance     |     Module    | min | max | min | max |   Type  |
        +------------------+---------------+-----+-----+-----+-----+---------+
        |calculation_U0    |calculation    |   10|   10|   10|   10|   none  |
        |data_read3710_U0  |data_read3710  |   26|   26|   26|   26|   none  |
        |result_write_U0   |result_write   |    7|    7|    7|    7|   none  |
        +------------------+---------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      106|    -|
|FIFO                 |     1140|      -|    20880|    20957|    -|
|Instance             |        0|      -|    31773|   108086|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      216|    -|
|Register             |        -|      -|       24|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |     1140|      0|    52677|   129365|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |       79|      0|        6|       32|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |       26|      0|        2|       10|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+-------+-------+--------+-----+
    |     Instance     |     Module    | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|
    +------------------+---------------+---------+-------+-------+--------+-----+
    |calculation_U0    |calculation    |        0|      0|  20373|  100246|    0|
    |data_read3710_U0  |data_read3710  |        0|      0|  11331|    7642|    0|
    |result_write_U0   |result_write   |        0|      0|     69|     198|    0|
    +------------------+---------------+---------+-------+-------+--------+-----+
    |Total             |               |        0|      0|  31773|  108086|    0|
    +------------------+---------------+---------+-------+-------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+------+----+-----+------+------+---------+
    |          Name          | BRAM_18K|  FF  | LUT| URAM| Depth| Bits | Size:D*B|
    +------------------------+---------+------+----+-----+------+------+---------+
    |cmpr_chunk_num_0_i_c_U  |        0|     5|   0|    -|     3|     2|        6|
    |cmpr_local_0_V_c_U      |       57|  1034|   0|    -|     2|  1024|     2048|
    |cmpr_local_10_V_c_U     |       57|  1034|   0|    -|     2|  1024|     2048|
    |cmpr_local_11_V_c_U     |       57|  1034|   0|    -|     2|  1024|     2048|
    |cmpr_local_12_V_c_U     |       57|  1034|   0|    -|     2|  1024|     2048|
    |cmpr_local_13_V_c_U     |       57|  1034|   0|    -|     2|  1024|     2048|
    |cmpr_local_14_V_c_U     |       57|  1034|   0|    -|     2|  1024|     2048|
    |cmpr_local_15_V_c_U     |       57|  1034|   0|    -|     2|  1024|     2048|
    |cmpr_local_1_V_c_U      |       57|  1034|   0|    -|     2|  1024|     2048|
    |cmpr_local_2_V_c_U      |       57|  1034|   0|    -|     2|  1024|     2048|
    |cmpr_local_3_V_c_U      |       57|  1034|   0|    -|     2|  1024|     2048|
    |cmpr_local_4_V_c_U      |       57|  1034|   0|    -|     2|  1024|     2048|
    |cmpr_local_5_V_c_U      |       57|  1034|   0|    -|     2|  1024|     2048|
    |cmpr_local_6_V_c_U      |       57|  1034|   0|    -|     2|  1024|     2048|
    |cmpr_local_7_V_c_U      |       57|  1034|   0|    -|     2|  1024|     2048|
    |cmpr_local_8_V_c_U      |       57|  1034|   0|    -|     2|  1024|     2048|
    |cmpr_local_9_V_c_U      |       57|  1034|   0|    -|     2|  1024|     2048|
    |cmprpop_local_0_V_c_U   |        0|     5|   0|    -|     2|    11|       22|
    |cmprpop_local_10_V_c_U  |        0|     5|   0|    -|     2|    11|       22|
    |cmprpop_local_11_V_c_U  |        0|     5|   0|    -|     2|    11|       22|
    |cmprpop_local_12_V_c_U  |        0|     5|   0|    -|     2|    11|       22|
    |cmprpop_local_13_V_c_U  |        0|     5|   0|    -|     2|    11|       22|
    |cmprpop_local_14_V_c_U  |        0|     5|   0|    -|     2|    11|       22|
    |cmprpop_local_15_V_c_U  |        0|     5|   0|    -|     2|    10|       20|
    |cmprpop_local_1_V_c_U   |        0|     5|   0|    -|     2|    11|       22|
    |cmprpop_local_2_V_c_U   |        0|     5|   0|    -|     2|    11|       22|
    |cmprpop_local_3_V_c_U   |        0|     5|   0|    -|     2|    11|       22|
    |cmprpop_local_4_V_c_U   |        0|     5|   0|    -|     2|    11|       22|
    |cmprpop_local_5_V_c_U   |        0|     5|   0|    -|     2|    11|       22|
    |cmprpop_local_6_V_c_U   |        0|     5|   0|    -|     2|    11|       22|
    |cmprpop_local_7_V_c_U   |        0|     5|   0|    -|     2|    11|       22|
    |cmprpop_local_8_V_c_U   |        0|     5|   0|    -|     2|    11|       22|
    |cmprpop_local_9_V_c_U   |        0|     5|   0|    -|     2|    11|       22|
    |data_num_0_i_c1_U       |        0|     5|   0|    -|     2|     6|       12|
    |data_num_0_i_c_U        |        0|     5|   0|    -|     2|     6|       12|
    |output_V_offset_c_U     |        0|     5|   0|    -|     3|    58|      174|
    |ref_local_0_V_U         |       57|  1034|   0|    -|     2|  1024|     2048|
    |ref_local_1_V_U         |       57|  1034|   0|    -|     2|  1024|     2048|
    |ref_local_2_V_U         |       57|  1034|   0|    -|     2|  1024|     2048|
    |ref_local_3_V_U         |       57|  1034|   0|    -|     2|  1024|     2048|
    |refpop_local_0_V_U      |        0|     5|   0|    -|     2|    11|       22|
    |refpop_local_1_V_U      |        0|     5|   0|    -|     2|    11|       22|
    |refpop_local_2_V_U      |        0|     5|   0|    -|     2|    11|       22|
    |refpop_local_3_V_U      |        0|     5|   0|    -|     2|    11|       22|
    |result_local_0_V_U      |        0|     5|   0|    -|     2|     1|        2|
    |result_local_10_V_U     |        0|     5|   0|    -|     2|     1|        2|
    |result_local_11_V_U     |        0|     5|   0|    -|     2|     1|        2|
    |result_local_12_V_U     |        0|     5|   0|    -|     2|     1|        2|
    |result_local_13_V_U     |        0|     5|   0|    -|     2|     1|        2|
    |result_local_14_V_U     |        0|     5|   0|    -|     2|     1|        2|
    |result_local_15_V_U     |        0|     5|   0|    -|     2|     1|        2|
    |result_local_1_V_U      |        0|     5|   0|    -|     2|     1|        2|
    |result_local_2_V_U      |        0|     5|   0|    -|     2|     1|        2|
    |result_local_3_V_U      |        0|     5|   0|    -|     2|     1|        2|
    |result_local_4_V_U      |        0|     5|   0|    -|     2|     1|        2|
    |result_local_5_V_U      |        0|     5|   0|    -|     2|     1|        2|
    |result_local_6_V_U      |        0|     5|   0|    -|     2|     1|        2|
    |result_local_7_V_U      |        0|     5|   0|    -|     2|     1|        2|
    |result_local_8_V_U      |        0|     5|   0|    -|     2|     1|        2|
    |result_local_9_V_U      |        0|     5|   0|    -|     2|     1|        2|
    +------------------------+---------+------+----+-----+------+------+---------+
    |Total                   |     1140| 20880|   0|    0|   122| 20787|    41634|
    +------------------------+---------+------+----+-----+------+------+---------+

    * Expression: 
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |ap_channel_done_ref_local_0_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ref_local_1_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ref_local_2_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_ref_local_3_V            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_refpop_local_0_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_refpop_local_1_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_refpop_local_2_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_refpop_local_3_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_result_local_0_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_result_local_10_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_result_local_11_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_result_local_12_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_result_local_13_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_result_local_14_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_result_local_15_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_result_local_1_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_result_local_2_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_result_local_3_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_result_local_4_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_result_local_5_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_result_local_6_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_result_local_7_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_result_local_8_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_result_local_9_V         |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                  |    and   |      0|  0|   2|           1|           1|
    |calculation_U0_ap_continue               |    and   |      0|  0|   2|           1|           1|
    |calculation_U0_ap_start                  |    and   |      0|  0|   2|           1|           1|
    |data_read3710_U0_ap_continue             |    and   |      0|  0|   2|           1|           1|
    |result_write_U0_ap_start                 |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ref_local_0_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ref_local_1_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ref_local_2_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_ref_local_3_V      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_refpop_local_0_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_refpop_local_1_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_refpop_local_2_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_refpop_local_3_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_result_local_0_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_result_local_10_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_result_local_11_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_result_local_12_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_result_local_13_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_result_local_14_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_result_local_15_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_result_local_1_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_result_local_2_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_result_local_3_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_result_local_4_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_result_local_5_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_result_local_6_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_result_local_7_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_result_local_8_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_result_local_9_V   |    or    |      0|  0|   2|           1|           1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                    |          |      0|  0| 106|          53|          53|
    +-----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_ref_local_0_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ref_local_1_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ref_local_2_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ref_local_3_V      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_refpop_local_0_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_refpop_local_1_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_refpop_local_2_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_refpop_local_3_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_result_local_0_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_result_local_10_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_result_local_11_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_result_local_12_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_result_local_13_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_result_local_14_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_result_local_15_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_result_local_1_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_result_local_2_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_result_local_3_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_result_local_4_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_result_local_5_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_result_local_6_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_result_local_7_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_result_local_8_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_result_local_9_V   |   9|          2|    1|          2|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 216|         48|   24|         48|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+---+----+-----+-----------+
    |                     Name                    | FF| LUT| Bits| Const Bits|
    +---------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_ref_local_0_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ref_local_1_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ref_local_2_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ref_local_3_V      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_refpop_local_0_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_refpop_local_1_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_refpop_local_2_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_refpop_local_3_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_result_local_0_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_result_local_10_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_result_local_11_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_result_local_12_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_result_local_13_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_result_local_14_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_result_local_15_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_result_local_1_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_result_local_2_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_result_local_3_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_result_local_4_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_result_local_5_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_result_local_6_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_result_local_7_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_result_local_8_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_result_local_9_V   |  1|   0|    1|          0|
    +---------------------------------------------+---+----+-----+-----------+
    |Total                                        | 24|   0|   24|          0|
    +---------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+------+------------+--------------------------+--------------+
|         RTL Ports         | Dir | Bits |  Protocol  |       Source Object      |    C Type    |
+---------------------------+-----+------+------------+--------------------------+--------------+
|m_axi_input_V_AWVALID      | out |     1|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_AWREADY      |  in |     1|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_AWADDR       | out |    64|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_AWID         | out |     1|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_AWLEN        | out |    32|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_AWSIZE       | out |     3|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_AWBURST      | out |     2|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_AWLOCK       | out |     2|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_AWCACHE      | out |     4|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_AWPROT       | out |     3|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_AWQOS        | out |     4|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_AWREGION     | out |     4|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_AWUSER       | out |     1|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_WVALID       | out |     1|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_WREADY       |  in |     1|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_WDATA        | out |   512|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_WSTRB        | out |    64|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_WLAST        | out |     1|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_WID          | out |     1|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_WUSER        | out |     1|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_ARVALID      | out |     1|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_ARREADY      |  in |     1|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_ARADDR       | out |    64|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_ARID         | out |     1|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_ARLEN        | out |    32|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_ARSIZE       | out |     3|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_ARBURST      | out |     2|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_ARLOCK       | out |     2|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_ARCACHE      | out |     4|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_ARPROT       | out |     3|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_ARQOS        | out |     4|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_ARREGION     | out |     4|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_ARUSER       | out |     1|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_RVALID       |  in |     1|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_RREADY       | out |     1|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_RDATA        |  in |   512|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_RLAST        |  in |     1|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_RID          |  in |     1|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_RUSER        |  in |     1|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_RRESP        |  in |     2|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_BVALID       |  in |     1|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_BREADY       | out |     1|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_BRESP        |  in |     2|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_BID          |  in |     1|    m_axi   |          input_V         |    pointer   |
|m_axi_input_V_BUSER        |  in |     1|    m_axi   |          input_V         |    pointer   |
|input_V_offset             |  in |    58|   ap_none  |      input_V_offset      |    scalar    |
|input_V_offset_ap_vld      |  in |     1|   ap_none  |      input_V_offset      |    scalar    |
|data_num_0_i               |  in |     7|   ap_none  |       data_num_0_i       |    scalar    |
|data_num_0_i_ap_vld        |  in |     1|   ap_none  |       data_num_0_i       |    scalar    |
|p_read                     |  in |  1024|   ap_none  |          p_read          |    scalar    |
|p_read_ap_vld              |  in |     1|   ap_none  |          p_read          |    scalar    |
|p_read1                    |  in |  1024|   ap_none  |          p_read1         |    scalar    |
|p_read1_ap_vld             |  in |     1|   ap_none  |          p_read1         |    scalar    |
|p_read2                    |  in |  1024|   ap_none  |          p_read2         |    scalar    |
|p_read2_ap_vld             |  in |     1|   ap_none  |          p_read2         |    scalar    |
|p_read3                    |  in |  1024|   ap_none  |          p_read3         |    scalar    |
|p_read3_ap_vld             |  in |     1|   ap_none  |          p_read3         |    scalar    |
|p_read4                    |  in |  1024|   ap_none  |          p_read4         |    scalar    |
|p_read4_ap_vld             |  in |     1|   ap_none  |          p_read4         |    scalar    |
|p_read5                    |  in |  1024|   ap_none  |          p_read5         |    scalar    |
|p_read5_ap_vld             |  in |     1|   ap_none  |          p_read5         |    scalar    |
|p_read6                    |  in |  1024|   ap_none  |          p_read6         |    scalar    |
|p_read6_ap_vld             |  in |     1|   ap_none  |          p_read6         |    scalar    |
|p_read7                    |  in |  1024|   ap_none  |          p_read7         |    scalar    |
|p_read7_ap_vld             |  in |     1|   ap_none  |          p_read7         |    scalar    |
|p_read8                    |  in |  1024|   ap_none  |          p_read8         |    scalar    |
|p_read8_ap_vld             |  in |     1|   ap_none  |          p_read8         |    scalar    |
|p_read9                    |  in |  1024|   ap_none  |          p_read9         |    scalar    |
|p_read9_ap_vld             |  in |     1|   ap_none  |          p_read9         |    scalar    |
|p_read10                   |  in |  1024|   ap_none  |         p_read10         |    scalar    |
|p_read10_ap_vld            |  in |     1|   ap_none  |         p_read10         |    scalar    |
|p_read11                   |  in |  1024|   ap_none  |         p_read11         |    scalar    |
|p_read11_ap_vld            |  in |     1|   ap_none  |         p_read11         |    scalar    |
|p_read12                   |  in |  1024|   ap_none  |         p_read12         |    scalar    |
|p_read12_ap_vld            |  in |     1|   ap_none  |         p_read12         |    scalar    |
|p_read13                   |  in |  1024|   ap_none  |         p_read13         |    scalar    |
|p_read13_ap_vld            |  in |     1|   ap_none  |         p_read13         |    scalar    |
|p_read14                   |  in |  1024|   ap_none  |         p_read14         |    scalar    |
|p_read14_ap_vld            |  in |     1|   ap_none  |         p_read14         |    scalar    |
|p_read15                   |  in |  1024|   ap_none  |         p_read15         |    scalar    |
|p_read15_ap_vld            |  in |     1|   ap_none  |         p_read15         |    scalar    |
|p_read16                   |  in |    11|   ap_none  |         p_read16         |    scalar    |
|p_read16_ap_vld            |  in |     1|   ap_none  |         p_read16         |    scalar    |
|p_read17                   |  in |    11|   ap_none  |         p_read17         |    scalar    |
|p_read17_ap_vld            |  in |     1|   ap_none  |         p_read17         |    scalar    |
|p_read18                   |  in |    11|   ap_none  |         p_read18         |    scalar    |
|p_read18_ap_vld            |  in |     1|   ap_none  |         p_read18         |    scalar    |
|p_read19                   |  in |    11|   ap_none  |         p_read19         |    scalar    |
|p_read19_ap_vld            |  in |     1|   ap_none  |         p_read19         |    scalar    |
|p_read20                   |  in |    11|   ap_none  |         p_read20         |    scalar    |
|p_read20_ap_vld            |  in |     1|   ap_none  |         p_read20         |    scalar    |
|p_read21                   |  in |    11|   ap_none  |         p_read21         |    scalar    |
|p_read21_ap_vld            |  in |     1|   ap_none  |         p_read21         |    scalar    |
|p_read22                   |  in |    11|   ap_none  |         p_read22         |    scalar    |
|p_read22_ap_vld            |  in |     1|   ap_none  |         p_read22         |    scalar    |
|p_read23                   |  in |    11|   ap_none  |         p_read23         |    scalar    |
|p_read23_ap_vld            |  in |     1|   ap_none  |         p_read23         |    scalar    |
|p_read24                   |  in |    11|   ap_none  |         p_read24         |    scalar    |
|p_read24_ap_vld            |  in |     1|   ap_none  |         p_read24         |    scalar    |
|p_read25                   |  in |    11|   ap_none  |         p_read25         |    scalar    |
|p_read25_ap_vld            |  in |     1|   ap_none  |         p_read25         |    scalar    |
|p_read26                   |  in |    11|   ap_none  |         p_read26         |    scalar    |
|p_read26_ap_vld            |  in |     1|   ap_none  |         p_read26         |    scalar    |
|p_read27                   |  in |    11|   ap_none  |         p_read27         |    scalar    |
|p_read27_ap_vld            |  in |     1|   ap_none  |         p_read27         |    scalar    |
|p_read28                   |  in |    11|   ap_none  |         p_read28         |    scalar    |
|p_read28_ap_vld            |  in |     1|   ap_none  |         p_read28         |    scalar    |
|p_read29                   |  in |    11|   ap_none  |         p_read29         |    scalar    |
|p_read29_ap_vld            |  in |     1|   ap_none  |         p_read29         |    scalar    |
|p_read30                   |  in |    11|   ap_none  |         p_read30         |    scalar    |
|p_read30_ap_vld            |  in |     1|   ap_none  |         p_read30         |    scalar    |
|p_read31                   |  in |    10|   ap_none  |         p_read31         |    scalar    |
|p_read31_ap_vld            |  in |     1|   ap_none  |         p_read31         |    scalar    |
|m_axi_output_V_AWVALID     | out |     1|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_AWREADY     |  in |     1|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_AWADDR      | out |    64|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_AWID        | out |     1|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_AWLEN       | out |    32|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_AWSIZE      | out |     3|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_AWBURST     | out |     2|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_AWLOCK      | out |     2|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_AWCACHE     | out |     4|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_AWPROT      | out |     3|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_AWQOS       | out |     4|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_AWREGION    | out |     4|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_AWUSER      | out |     1|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_WVALID      | out |     1|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_WREADY      |  in |     1|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_WDATA       | out |   512|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_WSTRB       | out |    64|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_WLAST       | out |     1|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_WID         | out |     1|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_WUSER       | out |     1|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_ARVALID     | out |     1|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_ARREADY     |  in |     1|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_ARADDR      | out |    64|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_ARID        | out |     1|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_ARLEN       | out |    32|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_ARSIZE      | out |     3|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_ARBURST     | out |     2|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_ARLOCK      | out |     2|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_ARCACHE     | out |     4|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_ARPROT      | out |     3|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_ARQOS       | out |     4|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_ARREGION    | out |     4|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_ARUSER      | out |     1|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_RVALID      |  in |     1|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_RREADY      | out |     1|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_RDATA       |  in |   512|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_RLAST       |  in |     1|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_RID         |  in |     1|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_RUSER       |  in |     1|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_RRESP       |  in |     2|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_BVALID      |  in |     1|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_BREADY      | out |     1|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_BRESP       |  in |     2|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_BID         |  in |     1|    m_axi   |         output_V         |    pointer   |
|m_axi_output_V_BUSER       |  in |     1|    m_axi   |         output_V         |    pointer   |
|output_V_offset            |  in |    58|   ap_none  |      output_V_offset     |    scalar    |
|output_V_offset_ap_vld     |  in |     1|   ap_none  |      output_V_offset     |    scalar    |
|cmpr_chunk_num_0_i         |  in |     2|   ap_none  |    cmpr_chunk_num_0_i    |    scalar    |
|cmpr_chunk_num_0_i_ap_vld  |  in |     1|   ap_none  |    cmpr_chunk_num_0_i    |    scalar    |
|ap_clk                     |  in |     1| ap_ctrl_hs | dataflow_in_loop_subloop | return value |
|ap_rst                     |  in |     1| ap_ctrl_hs | dataflow_in_loop_subloop | return value |
|ap_start                   |  in |     1| ap_ctrl_hs | dataflow_in_loop_subloop | return value |
|ap_done                    | out |     1| ap_ctrl_hs | dataflow_in_loop_subloop | return value |
|ap_ready                   | out |     1| ap_ctrl_hs | dataflow_in_loop_subloop | return value |
|ap_idle                    | out |     1| ap_ctrl_hs | dataflow_in_loop_subloop | return value |
|ap_continue                |  in |     1| ap_ctrl_hs | dataflow_in_loop_subloop | return value |
+---------------------------+-----+------+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%cmpr_chunk_num_0_i_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %cmpr_chunk_num_0_i)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 7 'read' 'cmpr_chunk_num_0_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%output_V_offset_read = call i58 @_ssdm_op_Read.ap_auto.i58(i58 %output_V_offset)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 8 'read' 'output_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_32 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %p_read31)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 9 'read' 'p_read_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_33 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read30)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 10 'read' 'p_read_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_34 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read29)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 11 'read' 'p_read_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_35 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read28)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 12 'read' 'p_read_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_36 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read27)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 13 'read' 'p_read_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_37 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read26)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 14 'read' 'p_read_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_38 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read25)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 15 'read' 'p_read_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_39 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read24)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 16 'read' 'p_read_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_40 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read23)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 17 'read' 'p_read_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_41 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read22)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 18 'read' 'p_read_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_42 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read21)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 19 'read' 'p_read_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_43 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read20)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 20 'read' 'p_read_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_44 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read19)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 21 'read' 'p_read_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_45 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read18)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 22 'read' 'p_read_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_46 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read17)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 23 'read' 'p_read_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_47 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read16)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 24 'read' 'p_read_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_48 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read15)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 25 'read' 'p_read_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_49 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read14)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 26 'read' 'p_read_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_50 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read13)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 27 'read' 'p_read_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_51 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read12)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 28 'read' 'p_read_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_52 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read11)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 29 'read' 'p_read_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read1042 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read10)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 30 'read' 'p_read1042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read941 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read9)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 31 'read' 'p_read941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read840 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read8)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 32 'read' 'p_read840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read739 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read7)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 33 'read' 'p_read739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read638 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read6)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 34 'read' 'p_read638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read537 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read5)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 35 'read' 'p_read537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read436 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read4)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 36 'read' 'p_read436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read335 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read3)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 37 'read' 'p_read335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read234 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read2)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 38 'read' 'p_read234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read133 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read1)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 39 'read' 'p_read133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_read32 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 40 'read' 'p_read32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_num_0_i_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %data_num_0_i)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 41 'read' 'data_num_0_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%input_V_offset_read = call i58 @_ssdm_op_Read.ap_auto.i58(i58 %input_V_offset)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 42 'read' 'input_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%output_V_offset_c = alloca i58, align 8" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 43 'alloca' 'output_V_offset_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_num_0_i_c1 = alloca i6, align 1"   --->   Operation 44 'alloca' 'data_num_0_i_c1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%cmpr_chunk_num_0_i_c = alloca i2, align 1"   --->   Operation 45 'alloca' 'cmpr_chunk_num_0_i_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_c = alloca i10, align 2" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 46 'alloca' 'cmprpop_local_15_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%cmprpop_local_14_V_c = alloca i11, align 2" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 47 'alloca' 'cmprpop_local_14_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%cmprpop_local_13_V_c = alloca i11, align 2" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 48 'alloca' 'cmprpop_local_13_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%cmprpop_local_12_V_c = alloca i11, align 2" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 49 'alloca' 'cmprpop_local_12_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%cmprpop_local_11_V_c = alloca i11, align 2" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 50 'alloca' 'cmprpop_local_11_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%cmprpop_local_10_V_c = alloca i11, align 2" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 51 'alloca' 'cmprpop_local_10_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%cmprpop_local_9_V_c = alloca i11, align 2" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 52 'alloca' 'cmprpop_local_9_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%cmprpop_local_8_V_c = alloca i11, align 2" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 53 'alloca' 'cmprpop_local_8_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%cmprpop_local_7_V_c = alloca i11, align 2" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 54 'alloca' 'cmprpop_local_7_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%cmprpop_local_6_V_c = alloca i11, align 2" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 55 'alloca' 'cmprpop_local_6_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%cmprpop_local_5_V_c = alloca i11, align 2" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 56 'alloca' 'cmprpop_local_5_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%cmprpop_local_4_V_c = alloca i11, align 2" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 57 'alloca' 'cmprpop_local_4_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%cmprpop_local_3_V_c = alloca i11, align 2" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 58 'alloca' 'cmprpop_local_3_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%cmprpop_local_2_V_c = alloca i11, align 2" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 59 'alloca' 'cmprpop_local_2_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%cmprpop_local_1_V_c = alloca i11, align 2" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 60 'alloca' 'cmprpop_local_1_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%cmprpop_local_0_V_c = alloca i11, align 2" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 61 'alloca' 'cmprpop_local_0_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_c = alloca i1024, align 8" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 62 'alloca' 'cmpr_local_15_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%cmpr_local_14_V_c = alloca i1024, align 8" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 63 'alloca' 'cmpr_local_14_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%cmpr_local_13_V_c = alloca i1024, align 8" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 64 'alloca' 'cmpr_local_13_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%cmpr_local_12_V_c = alloca i1024, align 8" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 65 'alloca' 'cmpr_local_12_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%cmpr_local_11_V_c = alloca i1024, align 8" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 66 'alloca' 'cmpr_local_11_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%cmpr_local_10_V_c = alloca i1024, align 8" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 67 'alloca' 'cmpr_local_10_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%cmpr_local_9_V_c = alloca i1024, align 8" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 68 'alloca' 'cmpr_local_9_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%cmpr_local_8_V_c = alloca i1024, align 8" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 69 'alloca' 'cmpr_local_8_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%cmpr_local_7_V_c = alloca i1024, align 8" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 70 'alloca' 'cmpr_local_7_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%cmpr_local_6_V_c = alloca i1024, align 8" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 71 'alloca' 'cmpr_local_6_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%cmpr_local_5_V_c = alloca i1024, align 8" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 72 'alloca' 'cmpr_local_5_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%cmpr_local_4_V_c = alloca i1024, align 8" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 73 'alloca' 'cmpr_local_4_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%cmpr_local_3_V_c = alloca i1024, align 8" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 74 'alloca' 'cmpr_local_3_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%cmpr_local_2_V_c = alloca i1024, align 8" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 75 'alloca' 'cmpr_local_2_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%cmpr_local_1_V_c = alloca i1024, align 8" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 76 'alloca' 'cmpr_local_1_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%cmpr_local_0_V_c = alloca i1024, align 8" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 77 'alloca' 'cmpr_local_0_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%data_num_0_i_c = alloca i6, align 1"   --->   Operation 78 'alloca' 'data_num_0_i_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 79 [2/2] (1.21ns)   --->   "%tmp = call { i1024, i1024, i1024, i1024, i11, i11, i11, i11 } @data_read3710(i512* %input_V, i58 %input_V_offset_read, i7 %data_num_0_i_read, i1024 %p_read32, i1024 %p_read133, i1024 %p_read234, i1024 %p_read335, i1024 %p_read436, i1024 %p_read537, i1024 %p_read638, i1024 %p_read739, i1024 %p_read840, i1024 %p_read941, i1024 %p_read1042, i1024 %p_read_52, i1024 %p_read_51, i1024 %p_read_50, i1024 %p_read_49, i1024 %p_read_48, i11 %p_read_47, i11 %p_read_46, i11 %p_read_45, i11 %p_read_44, i11 %p_read_43, i11 %p_read_42, i11 %p_read_41, i11 %p_read_40, i11 %p_read_39, i11 %p_read_38, i11 %p_read_37, i11 %p_read_36, i11 %p_read_35, i11 %p_read_34, i11 %p_read_33, i10 %p_read_32, i2 %cmpr_chunk_num_0_i_read, i6* %data_num_0_i_c, i1024* %cmpr_local_0_V_c, i1024* %cmpr_local_1_V_c, i1024* %cmpr_local_2_V_c, i1024* %cmpr_local_3_V_c, i1024* %cmpr_local_4_V_c, i1024* %cmpr_local_5_V_c, i1024* %cmpr_local_6_V_c, i1024* %cmpr_local_7_V_c, i1024* %cmpr_local_8_V_c, i1024* %cmpr_local_9_V_c, i1024* %cmpr_local_10_V_c, i1024* %cmpr_local_11_V_c, i1024* %cmpr_local_12_V_c, i1024* %cmpr_local_13_V_c, i1024* %cmpr_local_14_V_c, i1024* %cmpr_local_15_V_c, i11* %cmprpop_local_0_V_c, i11* %cmprpop_local_1_V_c, i11* %cmprpop_local_2_V_c, i11* %cmprpop_local_3_V_c, i11* %cmprpop_local_4_V_c, i11* %cmprpop_local_5_V_c, i11* %cmprpop_local_6_V_c, i11* %cmprpop_local_7_V_c, i11* %cmprpop_local_8_V_c, i11* %cmprpop_local_9_V_c, i11* %cmprpop_local_10_V_c, i11* %cmprpop_local_11_V_c, i11* %cmprpop_local_12_V_c, i11* %cmprpop_local_13_V_c, i11* %cmprpop_local_14_V_c, i10* %cmprpop_local_15_V_c, i2* %cmpr_chunk_num_0_i_c, i58 %output_V_offset_read, i58* %output_V_offset_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 79 'call' 'tmp' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 80 [1/2] (0.00ns)   --->   "%tmp = call { i1024, i1024, i1024, i1024, i11, i11, i11, i11 } @data_read3710(i512* %input_V, i58 %input_V_offset_read, i7 %data_num_0_i_read, i1024 %p_read32, i1024 %p_read133, i1024 %p_read234, i1024 %p_read335, i1024 %p_read436, i1024 %p_read537, i1024 %p_read638, i1024 %p_read739, i1024 %p_read840, i1024 %p_read941, i1024 %p_read1042, i1024 %p_read_52, i1024 %p_read_51, i1024 %p_read_50, i1024 %p_read_49, i1024 %p_read_48, i11 %p_read_47, i11 %p_read_46, i11 %p_read_45, i11 %p_read_44, i11 %p_read_43, i11 %p_read_42, i11 %p_read_41, i11 %p_read_40, i11 %p_read_39, i11 %p_read_38, i11 %p_read_37, i11 %p_read_36, i11 %p_read_35, i11 %p_read_34, i11 %p_read_33, i10 %p_read_32, i2 %cmpr_chunk_num_0_i_read, i6* %data_num_0_i_c, i1024* %cmpr_local_0_V_c, i1024* %cmpr_local_1_V_c, i1024* %cmpr_local_2_V_c, i1024* %cmpr_local_3_V_c, i1024* %cmpr_local_4_V_c, i1024* %cmpr_local_5_V_c, i1024* %cmpr_local_6_V_c, i1024* %cmpr_local_7_V_c, i1024* %cmpr_local_8_V_c, i1024* %cmpr_local_9_V_c, i1024* %cmpr_local_10_V_c, i1024* %cmpr_local_11_V_c, i1024* %cmpr_local_12_V_c, i1024* %cmpr_local_13_V_c, i1024* %cmpr_local_14_V_c, i1024* %cmpr_local_15_V_c, i11* %cmprpop_local_0_V_c, i11* %cmprpop_local_1_V_c, i11* %cmprpop_local_2_V_c, i11* %cmprpop_local_3_V_c, i11* %cmprpop_local_4_V_c, i11* %cmprpop_local_5_V_c, i11* %cmprpop_local_6_V_c, i11* %cmprpop_local_7_V_c, i11* %cmprpop_local_8_V_c, i11* %cmprpop_local_9_V_c, i11* %cmprpop_local_10_V_c, i11* %cmprpop_local_11_V_c, i11* %cmprpop_local_12_V_c, i11* %cmprpop_local_13_V_c, i11* %cmprpop_local_14_V_c, i10* %cmprpop_local_15_V_c, i2* %cmpr_chunk_num_0_i_c, i58 %output_V_offset_read, i58* %output_V_offset_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 80 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%ref_local_0_V = extractvalue { i1024, i1024, i1024, i1024, i11, i11, i11, i11 } %tmp, 0" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 81 'extractvalue' 'ref_local_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%ref_local_1_V = extractvalue { i1024, i1024, i1024, i1024, i11, i11, i11, i11 } %tmp, 1" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 82 'extractvalue' 'ref_local_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%ref_local_2_V = extractvalue { i1024, i1024, i1024, i1024, i11, i11, i11, i11 } %tmp, 2" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 83 'extractvalue' 'ref_local_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%ref_local_3_V = extractvalue { i1024, i1024, i1024, i1024, i11, i11, i11, i11 } %tmp, 3" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 84 'extractvalue' 'ref_local_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%refpop_local_0_V = extractvalue { i1024, i1024, i1024, i1024, i11, i11, i11, i11 } %tmp, 4" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 85 'extractvalue' 'refpop_local_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%refpop_local_1_V = extractvalue { i1024, i1024, i1024, i1024, i11, i11, i11, i11 } %tmp, 5" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 86 'extractvalue' 'refpop_local_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%refpop_local_2_V = extractvalue { i1024, i1024, i1024, i1024, i11, i11, i11, i11 } %tmp, 6" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 87 'extractvalue' 'refpop_local_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%refpop_local_3_V = extractvalue { i1024, i1024, i1024, i1024, i11, i11, i11, i11 } %tmp, 7" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 88 'extractvalue' 'refpop_local_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 2.21>
ST_3 : Operation 89 [2/2] (2.21ns)   --->   "%call_ret1 = call fastcc { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } @calculation(i1024 %ref_local_0_V, i1024 %ref_local_1_V, i1024 %ref_local_2_V, i1024 %ref_local_3_V, i1024* %cmpr_local_0_V_c, i1024* %cmpr_local_1_V_c, i1024* %cmpr_local_2_V_c, i1024* %cmpr_local_3_V_c, i1024* %cmpr_local_4_V_c, i1024* %cmpr_local_5_V_c, i1024* %cmpr_local_6_V_c, i1024* %cmpr_local_7_V_c, i1024* %cmpr_local_8_V_c, i1024* %cmpr_local_9_V_c, i1024* %cmpr_local_10_V_c, i1024* %cmpr_local_11_V_c, i1024* %cmpr_local_12_V_c, i1024* %cmpr_local_13_V_c, i1024* %cmpr_local_14_V_c, i1024* %cmpr_local_15_V_c, i11 %refpop_local_0_V, i11 %refpop_local_1_V, i11 %refpop_local_2_V, i11 %refpop_local_3_V, i11* %cmprpop_local_0_V_c, i11* %cmprpop_local_1_V_c, i11* %cmprpop_local_2_V_c, i11* %cmprpop_local_3_V_c, i11* %cmprpop_local_4_V_c, i11* %cmprpop_local_5_V_c, i11* %cmprpop_local_6_V_c, i11* %cmprpop_local_7_V_c, i11* %cmprpop_local_8_V_c, i11* %cmprpop_local_9_V_c, i11* %cmprpop_local_10_V_c, i11* %cmprpop_local_11_V_c, i11* %cmprpop_local_12_V_c, i11* %cmprpop_local_13_V_c, i11* %cmprpop_local_14_V_c, i10* %cmprpop_local_15_V_c, i6* %data_num_0_i_c, i6* %data_num_0_i_c1)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 89 'call' 'call_ret1' <Predicate = true> <Delay = 2.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.21>
ST_4 : Operation 90 [1/2] (2.21ns)   --->   "%call_ret1 = call fastcc { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } @calculation(i1024 %ref_local_0_V, i1024 %ref_local_1_V, i1024 %ref_local_2_V, i1024 %ref_local_3_V, i1024* %cmpr_local_0_V_c, i1024* %cmpr_local_1_V_c, i1024* %cmpr_local_2_V_c, i1024* %cmpr_local_3_V_c, i1024* %cmpr_local_4_V_c, i1024* %cmpr_local_5_V_c, i1024* %cmpr_local_6_V_c, i1024* %cmpr_local_7_V_c, i1024* %cmpr_local_8_V_c, i1024* %cmpr_local_9_V_c, i1024* %cmpr_local_10_V_c, i1024* %cmpr_local_11_V_c, i1024* %cmpr_local_12_V_c, i1024* %cmpr_local_13_V_c, i1024* %cmpr_local_14_V_c, i1024* %cmpr_local_15_V_c, i11 %refpop_local_0_V, i11 %refpop_local_1_V, i11 %refpop_local_2_V, i11 %refpop_local_3_V, i11* %cmprpop_local_0_V_c, i11* %cmprpop_local_1_V_c, i11* %cmprpop_local_2_V_c, i11* %cmprpop_local_3_V_c, i11* %cmprpop_local_4_V_c, i11* %cmprpop_local_5_V_c, i11* %cmprpop_local_6_V_c, i11* %cmprpop_local_7_V_c, i11* %cmprpop_local_8_V_c, i11* %cmprpop_local_9_V_c, i11* %cmprpop_local_10_V_c, i11* %cmprpop_local_11_V_c, i11* %cmprpop_local_12_V_c, i11* %cmprpop_local_13_V_c, i11* %cmprpop_local_14_V_c, i10* %cmprpop_local_15_V_c, i6* %data_num_0_i_c, i6* %data_num_0_i_c1)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 90 'call' 'call_ret1' <Predicate = true> <Delay = 2.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%result_local_0_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 0" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 91 'extractvalue' 'result_local_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%result_local_1_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 1" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 92 'extractvalue' 'result_local_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%result_local_2_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 2" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 93 'extractvalue' 'result_local_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%result_local_3_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 3" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 94 'extractvalue' 'result_local_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%result_local_4_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 4" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 95 'extractvalue' 'result_local_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%result_local_5_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 5" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 96 'extractvalue' 'result_local_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%result_local_6_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 6" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 97 'extractvalue' 'result_local_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%result_local_7_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 7" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 98 'extractvalue' 'result_local_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%result_local_8_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 8" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 99 'extractvalue' 'result_local_8_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%result_local_9_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 9" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 100 'extractvalue' 'result_local_9_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%result_local_10_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 10" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 101 'extractvalue' 'result_local_10_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%result_local_11_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 11" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 102 'extractvalue' 'result_local_11_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%result_local_12_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 12" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 103 'extractvalue' 'result_local_12_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%result_local_13_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 13" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 104 'extractvalue' 'result_local_13_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%result_local_14_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 14" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 105 'extractvalue' 'result_local_14_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%result_local_15_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 15" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 106 'extractvalue' 'result_local_15_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 0.36>
ST_5 : Operation 107 [2/2] (0.36ns)   --->   "call void @result_write(i512* %output_V, i58* nocapture %output_V_offset_c, i1 %result_local_0_V, i1 %result_local_1_V, i1 %result_local_2_V, i1 %result_local_3_V, i1 %result_local_4_V, i1 %result_local_5_V, i1 %result_local_6_V, i1 %result_local_7_V, i1 %result_local_8_V, i1 %result_local_9_V, i1 %result_local_10_V, i1 %result_local_11_V, i1 %result_local_12_V, i1 %result_local_13_V, i1 %result_local_14_V, i1 %result_local_15_V, i2* %cmpr_chunk_num_0_i_c, i6* %data_num_0_i_c1)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 107 'call' <Predicate = true> <Delay = 0.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %input_V, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 8192, [6 x i8]* @p_str7, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %output_V, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 256, [6 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind" [tancoeff/tancoeff/tancalc.cpp:135]   --->   Operation 110 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @data_num_OC_0_OC_i_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i6* %data_num_0_i_c, i6* %data_num_0_i_c)"   --->   Operation 111 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_num_0_i_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @cmpr_local_LF_0_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_0_V_c, i1024* %cmpr_local_0_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 113 'specchannel' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_0_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @cmpr_local_LF_1_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_1_V_c, i1024* %cmpr_local_1_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 115 'specchannel' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_1_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @cmpr_local_LF_2_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_2_V_c, i1024* %cmpr_local_2_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 117 'specchannel' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_2_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 118 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @cmpr_local_LF_3_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_3_V_c, i1024* %cmpr_local_3_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 119 'specchannel' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_3_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @cmpr_local_LF_4_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_4_V_c, i1024* %cmpr_local_4_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 121 'specchannel' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_4_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 122 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @cmpr_local_LF_5_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_5_V_c, i1024* %cmpr_local_5_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 123 'specchannel' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_5_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @cmpr_local_LF_6_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_6_V_c, i1024* %cmpr_local_6_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 125 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_6_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @cmpr_local_LF_7_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_7_V_c, i1024* %cmpr_local_7_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 127 'specchannel' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_7_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @cmpr_local_LF_8_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_8_V_c, i1024* %cmpr_local_8_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 129 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_8_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @cmpr_local_LF_9_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_9_V_c, i1024* %cmpr_local_9_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 131 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_9_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @cmpr_local_LF_10_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_10_V_c, i1024* %cmpr_local_10_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 133 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_10_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 134 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @cmpr_local_LF_11_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_11_V_c, i1024* %cmpr_local_11_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 135 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_11_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 136 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @cmpr_local_LF_12_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_12_V_c, i1024* %cmpr_local_12_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 137 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_12_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @cmpr_local_LF_13_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_13_V_c, i1024* %cmpr_local_13_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 139 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_13_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 140 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @cmpr_local_LF_14_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_14_V_c, i1024* %cmpr_local_14_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 141 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_14_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @cmpr_local_LF_15_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_15_V_c, i1024* %cmpr_local_15_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 143 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_15_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @cmprpop_local_LF_0_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_0_V_c, i11* %cmprpop_local_0_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 145 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_0_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 146 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @cmprpop_local_LF_1_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_1_V_c, i11* %cmprpop_local_1_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 147 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_1_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 148 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @cmprpop_local_LF_2_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_2_V_c, i11* %cmprpop_local_2_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 149 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_2_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 150 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @cmprpop_local_LF_3_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_3_V_c, i11* %cmprpop_local_3_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 151 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_3_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 152 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @cmprpop_local_LF_4_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_4_V_c, i11* %cmprpop_local_4_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 153 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_4_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 154 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @cmprpop_local_LF_5_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_5_V_c, i11* %cmprpop_local_5_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 155 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_5_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 156 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @cmprpop_local_LF_6_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_6_V_c, i11* %cmprpop_local_6_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 157 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_6_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 158 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @cmprpop_local_LF_7_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_7_V_c, i11* %cmprpop_local_7_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 159 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_7_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 160 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @cmprpop_local_LF_8_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_8_V_c, i11* %cmprpop_local_8_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 161 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_8_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 162 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @cmprpop_local_LF_9_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_9_V_c, i11* %cmprpop_local_9_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 163 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_9_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 164 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @cmprpop_local_LF_10_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_10_V_c, i11* %cmprpop_local_10_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 165 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_10_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 166 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @cmprpop_local_LF_11_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_11_V_c, i11* %cmprpop_local_11_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 167 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_11_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 168 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @cmprpop_local_LF_12_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_12_V_c, i11* %cmprpop_local_12_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 169 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_12_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 170 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @cmprpop_local_LF_13_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_13_V_c, i11* %cmprpop_local_13_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 171 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_13_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 172 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @cmprpop_local_LF_14_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_14_V_c, i11* %cmprpop_local_14_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 173 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_14_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 174 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @cmprpop_local_LF_15_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i10* %cmprpop_local_15_V_c, i10* %cmprpop_local_15_V_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 175 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %cmprpop_local_15_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 176 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @cmpr_chunk_num_OC_0_OC_i_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i2* %cmpr_chunk_num_0_i_c, i2* %cmpr_chunk_num_0_i_c)"   --->   Operation 177 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %cmpr_chunk_num_0_i_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 178 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @output_OC_V_OC_offset_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i58* %output_V_offset_c, i58* %output_V_offset_c)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 179 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i58* %output_V_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 180 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @data_num_OC_0_OC_i_c1_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i6* %data_num_0_i_c1, i6* %data_num_0_i_c1)"   --->   Operation 181 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_num_0_i_c1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 182 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/2] (0.00ns)   --->   "call void @result_write(i512* %output_V, i58* nocapture %output_V_offset_c, i1 %result_local_0_V, i1 %result_local_1_V, i1 %result_local_2_V, i1 %result_local_3_V, i1 %result_local_4_V, i1 %result_local_5_V, i1 %result_local_6_V, i1 %result_local_7_V, i1 %result_local_8_V, i1 %result_local_9_V, i1 %result_local_10_V, i1 %result_local_11_V, i1 %result_local_12_V, i1 %result_local_13_V, i1 %result_local_14_V, i1 %result_local_15_V, i2* %cmpr_chunk_num_0_i_c, i6* %data_num_0_i_c1)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 183 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "ret void" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 184 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_num_0_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmpr_chunk_num_0_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cmpr_chunk_num_0_i_read    (read                ) [ 0010000]
output_V_offset_read       (read                ) [ 0010000]
p_read_32                  (read                ) [ 0010000]
p_read_33                  (read                ) [ 0010000]
p_read_34                  (read                ) [ 0010000]
p_read_35                  (read                ) [ 0010000]
p_read_36                  (read                ) [ 0010000]
p_read_37                  (read                ) [ 0010000]
p_read_38                  (read                ) [ 0010000]
p_read_39                  (read                ) [ 0010000]
p_read_40                  (read                ) [ 0010000]
p_read_41                  (read                ) [ 0010000]
p_read_42                  (read                ) [ 0010000]
p_read_43                  (read                ) [ 0010000]
p_read_44                  (read                ) [ 0010000]
p_read_45                  (read                ) [ 0010000]
p_read_46                  (read                ) [ 0010000]
p_read_47                  (read                ) [ 0010000]
p_read_48                  (read                ) [ 0010000]
p_read_49                  (read                ) [ 0010000]
p_read_50                  (read                ) [ 0010000]
p_read_51                  (read                ) [ 0010000]
p_read_52                  (read                ) [ 0010000]
p_read1042                 (read                ) [ 0010000]
p_read941                  (read                ) [ 0010000]
p_read840                  (read                ) [ 0010000]
p_read739                  (read                ) [ 0010000]
p_read638                  (read                ) [ 0010000]
p_read537                  (read                ) [ 0010000]
p_read436                  (read                ) [ 0010000]
p_read335                  (read                ) [ 0010000]
p_read234                  (read                ) [ 0010000]
p_read133                  (read                ) [ 0010000]
p_read32                   (read                ) [ 0010000]
data_num_0_i_read          (read                ) [ 0010000]
input_V_offset_read        (read                ) [ 0010000]
output_V_offset_c          (alloca              ) [ 0111111]
data_num_0_i_c1            (alloca              ) [ 0011111]
cmpr_chunk_num_0_i_c       (alloca              ) [ 0111111]
cmprpop_local_15_V_c       (alloca              ) [ 0111111]
cmprpop_local_14_V_c       (alloca              ) [ 0111111]
cmprpop_local_13_V_c       (alloca              ) [ 0111111]
cmprpop_local_12_V_c       (alloca              ) [ 0111111]
cmprpop_local_11_V_c       (alloca              ) [ 0111111]
cmprpop_local_10_V_c       (alloca              ) [ 0111111]
cmprpop_local_9_V_c        (alloca              ) [ 0111111]
cmprpop_local_8_V_c        (alloca              ) [ 0111111]
cmprpop_local_7_V_c        (alloca              ) [ 0111111]
cmprpop_local_6_V_c        (alloca              ) [ 0111111]
cmprpop_local_5_V_c        (alloca              ) [ 0111111]
cmprpop_local_4_V_c        (alloca              ) [ 0111111]
cmprpop_local_3_V_c        (alloca              ) [ 0111111]
cmprpop_local_2_V_c        (alloca              ) [ 0111111]
cmprpop_local_1_V_c        (alloca              ) [ 0111111]
cmprpop_local_0_V_c        (alloca              ) [ 0111111]
cmpr_local_15_V_c          (alloca              ) [ 0111111]
cmpr_local_14_V_c          (alloca              ) [ 0111111]
cmpr_local_13_V_c          (alloca              ) [ 0111111]
cmpr_local_12_V_c          (alloca              ) [ 0111111]
cmpr_local_11_V_c          (alloca              ) [ 0111111]
cmpr_local_10_V_c          (alloca              ) [ 0111111]
cmpr_local_9_V_c           (alloca              ) [ 0111111]
cmpr_local_8_V_c           (alloca              ) [ 0111111]
cmpr_local_7_V_c           (alloca              ) [ 0111111]
cmpr_local_6_V_c           (alloca              ) [ 0111111]
cmpr_local_5_V_c           (alloca              ) [ 0111111]
cmpr_local_4_V_c           (alloca              ) [ 0111111]
cmpr_local_3_V_c           (alloca              ) [ 0111111]
cmpr_local_2_V_c           (alloca              ) [ 0111111]
cmpr_local_1_V_c           (alloca              ) [ 0111111]
cmpr_local_0_V_c           (alloca              ) [ 0111111]
data_num_0_i_c             (alloca              ) [ 0111111]
tmp                        (call                ) [ 0000000]
ref_local_0_V              (extractvalue        ) [ 0001100]
ref_local_1_V              (extractvalue        ) [ 0001100]
ref_local_2_V              (extractvalue        ) [ 0001100]
ref_local_3_V              (extractvalue        ) [ 0001100]
refpop_local_0_V           (extractvalue        ) [ 0001100]
refpop_local_1_V           (extractvalue        ) [ 0001100]
refpop_local_2_V           (extractvalue        ) [ 0001100]
refpop_local_3_V           (extractvalue        ) [ 0001100]
call_ret1                  (call                ) [ 0000000]
result_local_0_V           (extractvalue        ) [ 0000011]
result_local_1_V           (extractvalue        ) [ 0000011]
result_local_2_V           (extractvalue        ) [ 0000011]
result_local_3_V           (extractvalue        ) [ 0000011]
result_local_4_V           (extractvalue        ) [ 0000011]
result_local_5_V           (extractvalue        ) [ 0000011]
result_local_6_V           (extractvalue        ) [ 0000011]
result_local_7_V           (extractvalue        ) [ 0000011]
result_local_8_V           (extractvalue        ) [ 0000011]
result_local_9_V           (extractvalue        ) [ 0000011]
result_local_10_V          (extractvalue        ) [ 0000011]
result_local_11_V          (extractvalue        ) [ 0000011]
result_local_12_V          (extractvalue        ) [ 0000011]
result_local_13_V          (extractvalue        ) [ 0000011]
result_local_14_V          (extractvalue        ) [ 0000011]
result_local_15_V          (extractvalue        ) [ 0000011]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specdataflowpipeline_ln135 (specdataflowpipeline) [ 0000000]
empty                      (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_16                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_17                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_18                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_19                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_20                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_21                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_22                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_23                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_24                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_25                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_26                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_27                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_28                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_29                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_30                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_31                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_32                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_33                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_34                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_35                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_36                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_37                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_38                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_39                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_40                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_41                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_42                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_43                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_44                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_45                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_46                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_47                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_48                   (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_49                   (specchannel         ) [ 0000000]
specinterface_ln138        (specinterface       ) [ 0000000]
empty_50                   (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
call_ln138                 (call                ) [ 0000000]
ret_ln138                  (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_num_0_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_num_0_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_read14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_read15">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_read16">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_read17">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read17"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_read18">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read18"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_read19">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read19"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_read20">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read20"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_read21">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read21"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_read22">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read22"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_read23">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read23"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_read24">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read24"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_read25">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read25"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_read26">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read26"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_read27">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read27"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_read28">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read28"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_read29">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read29"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_read30">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read30"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_read31">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read31"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="output_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="output_V_offset">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_offset"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="cmpr_chunk_num_0_i">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpr_chunk_num_0_i"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1024"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_read3710"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="calculation"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_write"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_num_OC_0_OC_i_c_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpr_local_LF_0_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpr_local_LF_1_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpr_local_LF_2_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpr_local_LF_3_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpr_local_LF_4_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpr_local_LF_5_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpr_local_LF_6_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpr_local_LF_7_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpr_local_LF_8_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpr_local_LF_9_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpr_local_LF_10_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpr_local_LF_11_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpr_local_LF_12_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpr_local_LF_13_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpr_local_LF_14_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpr_local_LF_15_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmprpop_local_LF_0_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmprpop_local_LF_1_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmprpop_local_LF_2_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmprpop_local_LF_3_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmprpop_local_LF_4_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmprpop_local_LF_5_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmprpop_local_LF_6_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmprpop_local_LF_7_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmprpop_local_LF_8_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmprpop_local_LF_9_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmprpop_local_LF_10_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmprpop_local_LF_11_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmprpop_local_LF_12_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmprpop_local_LF_13_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmprpop_local_LF_14_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmprpop_local_LF_15_NF_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpr_chunk_num_OC_0_OC_i_c_str"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_OC_V_OC_offset_c_str"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_num_OC_0_OC_i_c1_str"/></StgValue>
</bind>
</comp>

<comp id="204" class="1004" name="output_V_offset_c_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_V_offset_c/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="data_num_0_i_c1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_num_0_i_c1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="cmpr_chunk_num_0_i_c_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmpr_chunk_num_0_i_c/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="cmprpop_local_15_V_c_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmprpop_local_15_V_c/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="cmprpop_local_14_V_c_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmprpop_local_14_V_c/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="cmprpop_local_13_V_c_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmprpop_local_13_V_c/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="cmprpop_local_12_V_c_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmprpop_local_12_V_c/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="cmprpop_local_11_V_c_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmprpop_local_11_V_c/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="cmprpop_local_10_V_c_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmprpop_local_10_V_c/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="cmprpop_local_9_V_c_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmprpop_local_9_V_c/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="cmprpop_local_8_V_c_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmprpop_local_8_V_c/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="cmprpop_local_7_V_c_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmprpop_local_7_V_c/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="cmprpop_local_6_V_c_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmprpop_local_6_V_c/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="cmprpop_local_5_V_c_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmprpop_local_5_V_c/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="cmprpop_local_4_V_c_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmprpop_local_4_V_c/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="cmprpop_local_3_V_c_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmprpop_local_3_V_c/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="cmprpop_local_2_V_c_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmprpop_local_2_V_c/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="cmprpop_local_1_V_c_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmprpop_local_1_V_c/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="cmprpop_local_0_V_c_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmprpop_local_0_V_c/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="cmpr_local_15_V_c_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmpr_local_15_V_c/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="cmpr_local_14_V_c_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmpr_local_14_V_c/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="cmpr_local_13_V_c_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmpr_local_13_V_c/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="cmpr_local_12_V_c_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmpr_local_12_V_c/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="cmpr_local_11_V_c_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmpr_local_11_V_c/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="cmpr_local_10_V_c_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmpr_local_10_V_c/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="cmpr_local_9_V_c_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmpr_local_9_V_c/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="cmpr_local_8_V_c_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmpr_local_8_V_c/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="cmpr_local_7_V_c_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmpr_local_7_V_c/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="cmpr_local_6_V_c_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmpr_local_6_V_c/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="cmpr_local_5_V_c_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmpr_local_5_V_c/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="cmpr_local_4_V_c_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmpr_local_4_V_c/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="cmpr_local_3_V_c_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmpr_local_3_V_c/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="cmpr_local_2_V_c_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmpr_local_2_V_c/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="cmpr_local_1_V_c_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmpr_local_1_V_c/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="cmpr_local_0_V_c_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cmpr_local_0_V_c/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="data_num_0_i_c_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_num_0_i_c/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="cmpr_chunk_num_0_i_read_read_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="0"/>
<pin id="350" dir="0" index="1" bw="2" slack="0"/>
<pin id="351" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmpr_chunk_num_0_i_read/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="output_V_offset_read_read_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="58" slack="0"/>
<pin id="356" dir="0" index="1" bw="58" slack="0"/>
<pin id="357" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_V_offset_read/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_read_32_read_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="10" slack="0"/>
<pin id="362" dir="0" index="1" bw="10" slack="0"/>
<pin id="363" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_32/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_read_33_read_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="11" slack="0"/>
<pin id="368" dir="0" index="1" bw="11" slack="0"/>
<pin id="369" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_33/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_read_34_read_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="11" slack="0"/>
<pin id="374" dir="0" index="1" bw="11" slack="0"/>
<pin id="375" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_34/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="p_read_35_read_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="11" slack="0"/>
<pin id="380" dir="0" index="1" bw="11" slack="0"/>
<pin id="381" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_35/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_read_36_read_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="11" slack="0"/>
<pin id="386" dir="0" index="1" bw="11" slack="0"/>
<pin id="387" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_36/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="p_read_37_read_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="11" slack="0"/>
<pin id="392" dir="0" index="1" bw="11" slack="0"/>
<pin id="393" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_37/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="p_read_38_read_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="11" slack="0"/>
<pin id="398" dir="0" index="1" bw="11" slack="0"/>
<pin id="399" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_38/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="p_read_39_read_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="11" slack="0"/>
<pin id="404" dir="0" index="1" bw="11" slack="0"/>
<pin id="405" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_39/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_read_40_read_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="11" slack="0"/>
<pin id="410" dir="0" index="1" bw="11" slack="0"/>
<pin id="411" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_40/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="p_read_41_read_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="11" slack="0"/>
<pin id="416" dir="0" index="1" bw="11" slack="0"/>
<pin id="417" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_41/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="p_read_42_read_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="11" slack="0"/>
<pin id="422" dir="0" index="1" bw="11" slack="0"/>
<pin id="423" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_42/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_read_43_read_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="11" slack="0"/>
<pin id="428" dir="0" index="1" bw="11" slack="0"/>
<pin id="429" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_43/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_read_44_read_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="11" slack="0"/>
<pin id="434" dir="0" index="1" bw="11" slack="0"/>
<pin id="435" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_44/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="p_read_45_read_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="11" slack="0"/>
<pin id="440" dir="0" index="1" bw="11" slack="0"/>
<pin id="441" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_45/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="p_read_46_read_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="11" slack="0"/>
<pin id="446" dir="0" index="1" bw="11" slack="0"/>
<pin id="447" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_46/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="p_read_47_read_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="11" slack="0"/>
<pin id="452" dir="0" index="1" bw="11" slack="0"/>
<pin id="453" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_47/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="p_read_48_read_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1024" slack="0"/>
<pin id="458" dir="0" index="1" bw="1024" slack="0"/>
<pin id="459" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_48/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_read_49_read_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1024" slack="0"/>
<pin id="464" dir="0" index="1" bw="1024" slack="0"/>
<pin id="465" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_49/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="p_read_50_read_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1024" slack="0"/>
<pin id="470" dir="0" index="1" bw="1024" slack="0"/>
<pin id="471" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_50/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="p_read_51_read_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1024" slack="0"/>
<pin id="476" dir="0" index="1" bw="1024" slack="0"/>
<pin id="477" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_51/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_read_52_read_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1024" slack="0"/>
<pin id="482" dir="0" index="1" bw="1024" slack="0"/>
<pin id="483" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_52/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="p_read1042_read_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1024" slack="0"/>
<pin id="488" dir="0" index="1" bw="1024" slack="0"/>
<pin id="489" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1042/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="p_read941_read_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1024" slack="0"/>
<pin id="494" dir="0" index="1" bw="1024" slack="0"/>
<pin id="495" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read941/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_read840_read_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1024" slack="0"/>
<pin id="500" dir="0" index="1" bw="1024" slack="0"/>
<pin id="501" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read840/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_read739_read_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1024" slack="0"/>
<pin id="506" dir="0" index="1" bw="1024" slack="0"/>
<pin id="507" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read739/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="p_read638_read_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1024" slack="0"/>
<pin id="512" dir="0" index="1" bw="1024" slack="0"/>
<pin id="513" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read638/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="p_read537_read_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1024" slack="0"/>
<pin id="518" dir="0" index="1" bw="1024" slack="0"/>
<pin id="519" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read537/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="p_read436_read_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1024" slack="0"/>
<pin id="524" dir="0" index="1" bw="1024" slack="0"/>
<pin id="525" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read436/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="p_read335_read_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1024" slack="0"/>
<pin id="530" dir="0" index="1" bw="1024" slack="0"/>
<pin id="531" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read335/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="p_read234_read_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1024" slack="0"/>
<pin id="536" dir="0" index="1" bw="1024" slack="0"/>
<pin id="537" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read234/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="p_read133_read_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1024" slack="0"/>
<pin id="542" dir="0" index="1" bw="1024" slack="0"/>
<pin id="543" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read133/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="p_read32_read_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1024" slack="0"/>
<pin id="548" dir="0" index="1" bw="1024" slack="0"/>
<pin id="549" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read32/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="data_num_0_i_read_read_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="7" slack="0"/>
<pin id="554" dir="0" index="1" bw="7" slack="0"/>
<pin id="555" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_num_0_i_read/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="input_V_offset_read_read_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="58" slack="0"/>
<pin id="560" dir="0" index="1" bw="58" slack="0"/>
<pin id="561" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_V_offset_read/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="grp_calculation_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="0"/>
<pin id="566" dir="0" index="1" bw="1024" slack="1"/>
<pin id="567" dir="0" index="2" bw="1024" slack="1"/>
<pin id="568" dir="0" index="3" bw="1024" slack="1"/>
<pin id="569" dir="0" index="4" bw="1024" slack="1"/>
<pin id="570" dir="0" index="5" bw="1024" slack="2"/>
<pin id="571" dir="0" index="6" bw="1024" slack="2"/>
<pin id="572" dir="0" index="7" bw="1024" slack="2"/>
<pin id="573" dir="0" index="8" bw="1024" slack="2"/>
<pin id="574" dir="0" index="9" bw="1024" slack="2"/>
<pin id="575" dir="0" index="10" bw="1024" slack="2"/>
<pin id="576" dir="0" index="11" bw="1024" slack="2"/>
<pin id="577" dir="0" index="12" bw="1024" slack="2"/>
<pin id="578" dir="0" index="13" bw="1024" slack="2"/>
<pin id="579" dir="0" index="14" bw="1024" slack="2"/>
<pin id="580" dir="0" index="15" bw="1024" slack="2"/>
<pin id="581" dir="0" index="16" bw="1024" slack="2"/>
<pin id="582" dir="0" index="17" bw="1024" slack="2"/>
<pin id="583" dir="0" index="18" bw="1024" slack="2"/>
<pin id="584" dir="0" index="19" bw="1024" slack="2"/>
<pin id="585" dir="0" index="20" bw="1024" slack="2"/>
<pin id="586" dir="0" index="21" bw="11" slack="1"/>
<pin id="587" dir="0" index="22" bw="11" slack="1"/>
<pin id="588" dir="0" index="23" bw="11" slack="1"/>
<pin id="589" dir="0" index="24" bw="11" slack="1"/>
<pin id="590" dir="0" index="25" bw="11" slack="2"/>
<pin id="591" dir="0" index="26" bw="11" slack="2"/>
<pin id="592" dir="0" index="27" bw="11" slack="2"/>
<pin id="593" dir="0" index="28" bw="11" slack="2"/>
<pin id="594" dir="0" index="29" bw="11" slack="2"/>
<pin id="595" dir="0" index="30" bw="11" slack="2"/>
<pin id="596" dir="0" index="31" bw="11" slack="2"/>
<pin id="597" dir="0" index="32" bw="11" slack="2"/>
<pin id="598" dir="0" index="33" bw="11" slack="2"/>
<pin id="599" dir="0" index="34" bw="11" slack="2"/>
<pin id="600" dir="0" index="35" bw="11" slack="2"/>
<pin id="601" dir="0" index="36" bw="11" slack="2"/>
<pin id="602" dir="0" index="37" bw="11" slack="2"/>
<pin id="603" dir="0" index="38" bw="11" slack="2"/>
<pin id="604" dir="0" index="39" bw="11" slack="2"/>
<pin id="605" dir="0" index="40" bw="10" slack="2"/>
<pin id="606" dir="0" index="41" bw="6" slack="2"/>
<pin id="607" dir="0" index="42" bw="6" slack="2"/>
<pin id="608" dir="1" index="43" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="grp_data_read3710_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4140" slack="0"/>
<pin id="612" dir="0" index="1" bw="512" slack="0"/>
<pin id="613" dir="0" index="2" bw="58" slack="0"/>
<pin id="614" dir="0" index="3" bw="7" slack="0"/>
<pin id="615" dir="0" index="4" bw="1024" slack="0"/>
<pin id="616" dir="0" index="5" bw="1024" slack="0"/>
<pin id="617" dir="0" index="6" bw="1024" slack="0"/>
<pin id="618" dir="0" index="7" bw="1024" slack="0"/>
<pin id="619" dir="0" index="8" bw="1024" slack="0"/>
<pin id="620" dir="0" index="9" bw="1024" slack="0"/>
<pin id="621" dir="0" index="10" bw="1024" slack="0"/>
<pin id="622" dir="0" index="11" bw="1024" slack="0"/>
<pin id="623" dir="0" index="12" bw="1024" slack="0"/>
<pin id="624" dir="0" index="13" bw="1024" slack="0"/>
<pin id="625" dir="0" index="14" bw="1024" slack="0"/>
<pin id="626" dir="0" index="15" bw="1024" slack="0"/>
<pin id="627" dir="0" index="16" bw="1024" slack="0"/>
<pin id="628" dir="0" index="17" bw="1024" slack="0"/>
<pin id="629" dir="0" index="18" bw="1024" slack="0"/>
<pin id="630" dir="0" index="19" bw="1024" slack="0"/>
<pin id="631" dir="0" index="20" bw="11" slack="0"/>
<pin id="632" dir="0" index="21" bw="11" slack="0"/>
<pin id="633" dir="0" index="22" bw="11" slack="0"/>
<pin id="634" dir="0" index="23" bw="11" slack="0"/>
<pin id="635" dir="0" index="24" bw="11" slack="0"/>
<pin id="636" dir="0" index="25" bw="11" slack="0"/>
<pin id="637" dir="0" index="26" bw="11" slack="0"/>
<pin id="638" dir="0" index="27" bw="11" slack="0"/>
<pin id="639" dir="0" index="28" bw="11" slack="0"/>
<pin id="640" dir="0" index="29" bw="11" slack="0"/>
<pin id="641" dir="0" index="30" bw="11" slack="0"/>
<pin id="642" dir="0" index="31" bw="11" slack="0"/>
<pin id="643" dir="0" index="32" bw="11" slack="0"/>
<pin id="644" dir="0" index="33" bw="11" slack="0"/>
<pin id="645" dir="0" index="34" bw="11" slack="0"/>
<pin id="646" dir="0" index="35" bw="10" slack="0"/>
<pin id="647" dir="0" index="36" bw="2" slack="0"/>
<pin id="648" dir="0" index="37" bw="6" slack="0"/>
<pin id="649" dir="0" index="38" bw="1024" slack="0"/>
<pin id="650" dir="0" index="39" bw="1024" slack="0"/>
<pin id="651" dir="0" index="40" bw="1024" slack="0"/>
<pin id="652" dir="0" index="41" bw="1024" slack="0"/>
<pin id="653" dir="0" index="42" bw="1024" slack="0"/>
<pin id="654" dir="0" index="43" bw="1024" slack="0"/>
<pin id="655" dir="0" index="44" bw="1024" slack="0"/>
<pin id="656" dir="0" index="45" bw="1024" slack="0"/>
<pin id="657" dir="0" index="46" bw="1024" slack="0"/>
<pin id="658" dir="0" index="47" bw="1024" slack="0"/>
<pin id="659" dir="0" index="48" bw="1024" slack="0"/>
<pin id="660" dir="0" index="49" bw="1024" slack="0"/>
<pin id="661" dir="0" index="50" bw="1024" slack="0"/>
<pin id="662" dir="0" index="51" bw="1024" slack="0"/>
<pin id="663" dir="0" index="52" bw="1024" slack="0"/>
<pin id="664" dir="0" index="53" bw="1024" slack="0"/>
<pin id="665" dir="0" index="54" bw="11" slack="0"/>
<pin id="666" dir="0" index="55" bw="11" slack="0"/>
<pin id="667" dir="0" index="56" bw="11" slack="0"/>
<pin id="668" dir="0" index="57" bw="11" slack="0"/>
<pin id="669" dir="0" index="58" bw="11" slack="0"/>
<pin id="670" dir="0" index="59" bw="11" slack="0"/>
<pin id="671" dir="0" index="60" bw="11" slack="0"/>
<pin id="672" dir="0" index="61" bw="11" slack="0"/>
<pin id="673" dir="0" index="62" bw="11" slack="0"/>
<pin id="674" dir="0" index="63" bw="11" slack="0"/>
<pin id="675" dir="0" index="64" bw="11" slack="0"/>
<pin id="676" dir="0" index="65" bw="11" slack="0"/>
<pin id="677" dir="0" index="66" bw="11" slack="0"/>
<pin id="678" dir="0" index="67" bw="11" slack="0"/>
<pin id="679" dir="0" index="68" bw="11" slack="0"/>
<pin id="680" dir="0" index="69" bw="10" slack="0"/>
<pin id="681" dir="0" index="70" bw="2" slack="0"/>
<pin id="682" dir="0" index="71" bw="58" slack="0"/>
<pin id="683" dir="0" index="72" bw="58" slack="0"/>
<pin id="684" dir="1" index="73" bw="4140" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="723" class="1004" name="grp_result_write_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="0" slack="0"/>
<pin id="725" dir="0" index="1" bw="512" slack="0"/>
<pin id="726" dir="0" index="2" bw="58" slack="4"/>
<pin id="727" dir="0" index="3" bw="1" slack="1"/>
<pin id="728" dir="0" index="4" bw="1" slack="1"/>
<pin id="729" dir="0" index="5" bw="1" slack="1"/>
<pin id="730" dir="0" index="6" bw="1" slack="1"/>
<pin id="731" dir="0" index="7" bw="1" slack="1"/>
<pin id="732" dir="0" index="8" bw="1" slack="1"/>
<pin id="733" dir="0" index="9" bw="1" slack="1"/>
<pin id="734" dir="0" index="10" bw="1" slack="1"/>
<pin id="735" dir="0" index="11" bw="1" slack="1"/>
<pin id="736" dir="0" index="12" bw="1" slack="1"/>
<pin id="737" dir="0" index="13" bw="1" slack="1"/>
<pin id="738" dir="0" index="14" bw="1" slack="1"/>
<pin id="739" dir="0" index="15" bw="1" slack="1"/>
<pin id="740" dir="0" index="16" bw="1" slack="1"/>
<pin id="741" dir="0" index="17" bw="1" slack="1"/>
<pin id="742" dir="0" index="18" bw="1" slack="1"/>
<pin id="743" dir="0" index="19" bw="2" slack="4"/>
<pin id="744" dir="0" index="20" bw="6" slack="4"/>
<pin id="745" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln138/5 "/>
</bind>
</comp>

<comp id="748" class="1004" name="ref_local_0_V_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="4140" slack="0"/>
<pin id="750" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ref_local_0_V/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="ref_local_1_V_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="4140" slack="0"/>
<pin id="754" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ref_local_1_V/2 "/>
</bind>
</comp>

<comp id="756" class="1004" name="ref_local_2_V_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="4140" slack="0"/>
<pin id="758" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ref_local_2_V/2 "/>
</bind>
</comp>

<comp id="760" class="1004" name="ref_local_3_V_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="4140" slack="0"/>
<pin id="762" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ref_local_3_V/2 "/>
</bind>
</comp>

<comp id="764" class="1004" name="refpop_local_0_V_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="4140" slack="0"/>
<pin id="766" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="refpop_local_0_V/2 "/>
</bind>
</comp>

<comp id="768" class="1004" name="refpop_local_1_V_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="4140" slack="0"/>
<pin id="770" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="refpop_local_1_V/2 "/>
</bind>
</comp>

<comp id="772" class="1004" name="refpop_local_2_V_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="4140" slack="0"/>
<pin id="774" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="refpop_local_2_V/2 "/>
</bind>
</comp>

<comp id="776" class="1004" name="refpop_local_3_V_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="4140" slack="0"/>
<pin id="778" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="refpop_local_3_V/2 "/>
</bind>
</comp>

<comp id="780" class="1004" name="result_local_0_V_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="16" slack="0"/>
<pin id="782" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="result_local_0_V/4 "/>
</bind>
</comp>

<comp id="784" class="1004" name="result_local_1_V_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="16" slack="0"/>
<pin id="786" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="result_local_1_V/4 "/>
</bind>
</comp>

<comp id="788" class="1004" name="result_local_2_V_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="16" slack="0"/>
<pin id="790" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="result_local_2_V/4 "/>
</bind>
</comp>

<comp id="792" class="1004" name="result_local_3_V_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="16" slack="0"/>
<pin id="794" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="result_local_3_V/4 "/>
</bind>
</comp>

<comp id="796" class="1004" name="result_local_4_V_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="16" slack="0"/>
<pin id="798" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="result_local_4_V/4 "/>
</bind>
</comp>

<comp id="800" class="1004" name="result_local_5_V_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="16" slack="0"/>
<pin id="802" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="result_local_5_V/4 "/>
</bind>
</comp>

<comp id="804" class="1004" name="result_local_6_V_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="0"/>
<pin id="806" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="result_local_6_V/4 "/>
</bind>
</comp>

<comp id="808" class="1004" name="result_local_7_V_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="16" slack="0"/>
<pin id="810" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="result_local_7_V/4 "/>
</bind>
</comp>

<comp id="812" class="1004" name="result_local_8_V_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="16" slack="0"/>
<pin id="814" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="result_local_8_V/4 "/>
</bind>
</comp>

<comp id="816" class="1004" name="result_local_9_V_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="16" slack="0"/>
<pin id="818" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="result_local_9_V/4 "/>
</bind>
</comp>

<comp id="820" class="1004" name="result_local_10_V_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="16" slack="0"/>
<pin id="822" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="result_local_10_V/4 "/>
</bind>
</comp>

<comp id="824" class="1004" name="result_local_11_V_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="16" slack="0"/>
<pin id="826" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="result_local_11_V/4 "/>
</bind>
</comp>

<comp id="828" class="1004" name="result_local_12_V_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="16" slack="0"/>
<pin id="830" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="result_local_12_V/4 "/>
</bind>
</comp>

<comp id="832" class="1004" name="result_local_13_V_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="16" slack="0"/>
<pin id="834" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="result_local_13_V/4 "/>
</bind>
</comp>

<comp id="836" class="1004" name="result_local_14_V_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="16" slack="0"/>
<pin id="838" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="result_local_14_V/4 "/>
</bind>
</comp>

<comp id="840" class="1004" name="result_local_15_V_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="16" slack="0"/>
<pin id="842" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="result_local_15_V/4 "/>
</bind>
</comp>

<comp id="844" class="1005" name="cmpr_chunk_num_0_i_read_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="2" slack="1"/>
<pin id="846" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="cmpr_chunk_num_0_i_read "/>
</bind>
</comp>

<comp id="849" class="1005" name="output_V_offset_read_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="58" slack="1"/>
<pin id="851" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="output_V_offset_read "/>
</bind>
</comp>

<comp id="854" class="1005" name="p_read_32_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="10" slack="1"/>
<pin id="856" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_read_32 "/>
</bind>
</comp>

<comp id="859" class="1005" name="p_read_33_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="11" slack="1"/>
<pin id="861" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read_33 "/>
</bind>
</comp>

<comp id="864" class="1005" name="p_read_34_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="11" slack="1"/>
<pin id="866" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read_34 "/>
</bind>
</comp>

<comp id="869" class="1005" name="p_read_35_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="11" slack="1"/>
<pin id="871" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read_35 "/>
</bind>
</comp>

<comp id="874" class="1005" name="p_read_36_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="11" slack="1"/>
<pin id="876" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read_36 "/>
</bind>
</comp>

<comp id="879" class="1005" name="p_read_37_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="11" slack="1"/>
<pin id="881" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read_37 "/>
</bind>
</comp>

<comp id="884" class="1005" name="p_read_38_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="11" slack="1"/>
<pin id="886" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read_38 "/>
</bind>
</comp>

<comp id="889" class="1005" name="p_read_39_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="11" slack="1"/>
<pin id="891" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read_39 "/>
</bind>
</comp>

<comp id="894" class="1005" name="p_read_40_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="11" slack="1"/>
<pin id="896" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read_40 "/>
</bind>
</comp>

<comp id="899" class="1005" name="p_read_41_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="11" slack="1"/>
<pin id="901" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read_41 "/>
</bind>
</comp>

<comp id="904" class="1005" name="p_read_42_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="11" slack="1"/>
<pin id="906" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read_42 "/>
</bind>
</comp>

<comp id="909" class="1005" name="p_read_43_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="11" slack="1"/>
<pin id="911" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read_43 "/>
</bind>
</comp>

<comp id="914" class="1005" name="p_read_44_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="11" slack="1"/>
<pin id="916" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read_44 "/>
</bind>
</comp>

<comp id="919" class="1005" name="p_read_45_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="11" slack="1"/>
<pin id="921" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read_45 "/>
</bind>
</comp>

<comp id="924" class="1005" name="p_read_46_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="11" slack="1"/>
<pin id="926" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read_46 "/>
</bind>
</comp>

<comp id="929" class="1005" name="p_read_47_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="11" slack="1"/>
<pin id="931" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read_47 "/>
</bind>
</comp>

<comp id="934" class="1005" name="p_read_48_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1024" slack="1"/>
<pin id="936" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="p_read_48 "/>
</bind>
</comp>

<comp id="939" class="1005" name="p_read_49_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1024" slack="1"/>
<pin id="941" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="p_read_49 "/>
</bind>
</comp>

<comp id="944" class="1005" name="p_read_50_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1024" slack="1"/>
<pin id="946" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="p_read_50 "/>
</bind>
</comp>

<comp id="949" class="1005" name="p_read_51_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1024" slack="1"/>
<pin id="951" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="p_read_51 "/>
</bind>
</comp>

<comp id="954" class="1005" name="p_read_52_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1024" slack="1"/>
<pin id="956" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="p_read_52 "/>
</bind>
</comp>

<comp id="959" class="1005" name="p_read1042_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1024" slack="1"/>
<pin id="961" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="p_read1042 "/>
</bind>
</comp>

<comp id="964" class="1005" name="p_read941_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1024" slack="1"/>
<pin id="966" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="p_read941 "/>
</bind>
</comp>

<comp id="969" class="1005" name="p_read840_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1024" slack="1"/>
<pin id="971" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="p_read840 "/>
</bind>
</comp>

<comp id="974" class="1005" name="p_read739_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1024" slack="1"/>
<pin id="976" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="p_read739 "/>
</bind>
</comp>

<comp id="979" class="1005" name="p_read638_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1024" slack="1"/>
<pin id="981" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="p_read638 "/>
</bind>
</comp>

<comp id="984" class="1005" name="p_read537_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1024" slack="1"/>
<pin id="986" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="p_read537 "/>
</bind>
</comp>

<comp id="989" class="1005" name="p_read436_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1024" slack="1"/>
<pin id="991" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="p_read436 "/>
</bind>
</comp>

<comp id="994" class="1005" name="p_read335_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="1024" slack="1"/>
<pin id="996" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="p_read335 "/>
</bind>
</comp>

<comp id="999" class="1005" name="p_read234_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1001" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="p_read234 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="p_read133_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1006" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="p_read133 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="p_read32_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1011" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="p_read32 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="data_num_0_i_read_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="7" slack="1"/>
<pin id="1016" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_num_0_i_read "/>
</bind>
</comp>

<comp id="1019" class="1005" name="input_V_offset_read_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="58" slack="1"/>
<pin id="1021" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="input_V_offset_read "/>
</bind>
</comp>

<comp id="1024" class="1005" name="output_V_offset_c_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="58" slack="0"/>
<pin id="1026" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opset="output_V_offset_c "/>
</bind>
</comp>

<comp id="1030" class="1005" name="data_num_0_i_c1_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="6" slack="2"/>
<pin id="1032" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="data_num_0_i_c1 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="cmpr_chunk_num_0_i_c_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="2" slack="0"/>
<pin id="1038" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="cmpr_chunk_num_0_i_c "/>
</bind>
</comp>

<comp id="1042" class="1005" name="cmprpop_local_15_V_c_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="10" slack="0"/>
<pin id="1044" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="cmprpop_local_15_V_c "/>
</bind>
</comp>

<comp id="1048" class="1005" name="cmprpop_local_14_V_c_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="11" slack="0"/>
<pin id="1050" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="cmprpop_local_14_V_c "/>
</bind>
</comp>

<comp id="1054" class="1005" name="cmprpop_local_13_V_c_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="11" slack="0"/>
<pin id="1056" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="cmprpop_local_13_V_c "/>
</bind>
</comp>

<comp id="1060" class="1005" name="cmprpop_local_12_V_c_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="11" slack="0"/>
<pin id="1062" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="cmprpop_local_12_V_c "/>
</bind>
</comp>

<comp id="1066" class="1005" name="cmprpop_local_11_V_c_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="11" slack="0"/>
<pin id="1068" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="cmprpop_local_11_V_c "/>
</bind>
</comp>

<comp id="1072" class="1005" name="cmprpop_local_10_V_c_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="11" slack="0"/>
<pin id="1074" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="cmprpop_local_10_V_c "/>
</bind>
</comp>

<comp id="1078" class="1005" name="cmprpop_local_9_V_c_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="11" slack="0"/>
<pin id="1080" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="cmprpop_local_9_V_c "/>
</bind>
</comp>

<comp id="1084" class="1005" name="cmprpop_local_8_V_c_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="11" slack="0"/>
<pin id="1086" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="cmprpop_local_8_V_c "/>
</bind>
</comp>

<comp id="1090" class="1005" name="cmprpop_local_7_V_c_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="11" slack="0"/>
<pin id="1092" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="cmprpop_local_7_V_c "/>
</bind>
</comp>

<comp id="1096" class="1005" name="cmprpop_local_6_V_c_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="11" slack="0"/>
<pin id="1098" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="cmprpop_local_6_V_c "/>
</bind>
</comp>

<comp id="1102" class="1005" name="cmprpop_local_5_V_c_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="11" slack="0"/>
<pin id="1104" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="cmprpop_local_5_V_c "/>
</bind>
</comp>

<comp id="1108" class="1005" name="cmprpop_local_4_V_c_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="11" slack="0"/>
<pin id="1110" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="cmprpop_local_4_V_c "/>
</bind>
</comp>

<comp id="1114" class="1005" name="cmprpop_local_3_V_c_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="11" slack="0"/>
<pin id="1116" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="cmprpop_local_3_V_c "/>
</bind>
</comp>

<comp id="1120" class="1005" name="cmprpop_local_2_V_c_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="11" slack="0"/>
<pin id="1122" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="cmprpop_local_2_V_c "/>
</bind>
</comp>

<comp id="1126" class="1005" name="cmprpop_local_1_V_c_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="11" slack="0"/>
<pin id="1128" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="cmprpop_local_1_V_c "/>
</bind>
</comp>

<comp id="1132" class="1005" name="cmprpop_local_0_V_c_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="11" slack="0"/>
<pin id="1134" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="cmprpop_local_0_V_c "/>
</bind>
</comp>

<comp id="1138" class="1005" name="cmpr_local_15_V_c_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1140" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opset="cmpr_local_15_V_c "/>
</bind>
</comp>

<comp id="1144" class="1005" name="cmpr_local_14_V_c_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1146" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opset="cmpr_local_14_V_c "/>
</bind>
</comp>

<comp id="1150" class="1005" name="cmpr_local_13_V_c_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1152" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opset="cmpr_local_13_V_c "/>
</bind>
</comp>

<comp id="1156" class="1005" name="cmpr_local_12_V_c_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1158" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opset="cmpr_local_12_V_c "/>
</bind>
</comp>

<comp id="1162" class="1005" name="cmpr_local_11_V_c_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1164" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opset="cmpr_local_11_V_c "/>
</bind>
</comp>

<comp id="1168" class="1005" name="cmpr_local_10_V_c_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1170" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opset="cmpr_local_10_V_c "/>
</bind>
</comp>

<comp id="1174" class="1005" name="cmpr_local_9_V_c_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1176" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opset="cmpr_local_9_V_c "/>
</bind>
</comp>

<comp id="1180" class="1005" name="cmpr_local_8_V_c_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1182" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opset="cmpr_local_8_V_c "/>
</bind>
</comp>

<comp id="1186" class="1005" name="cmpr_local_7_V_c_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1188" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opset="cmpr_local_7_V_c "/>
</bind>
</comp>

<comp id="1192" class="1005" name="cmpr_local_6_V_c_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1194" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opset="cmpr_local_6_V_c "/>
</bind>
</comp>

<comp id="1198" class="1005" name="cmpr_local_5_V_c_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1200" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opset="cmpr_local_5_V_c "/>
</bind>
</comp>

<comp id="1204" class="1005" name="cmpr_local_4_V_c_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1206" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opset="cmpr_local_4_V_c "/>
</bind>
</comp>

<comp id="1210" class="1005" name="cmpr_local_3_V_c_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1212" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opset="cmpr_local_3_V_c "/>
</bind>
</comp>

<comp id="1216" class="1005" name="cmpr_local_2_V_c_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1218" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opset="cmpr_local_2_V_c "/>
</bind>
</comp>

<comp id="1222" class="1005" name="cmpr_local_1_V_c_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1224" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opset="cmpr_local_1_V_c "/>
</bind>
</comp>

<comp id="1228" class="1005" name="cmpr_local_0_V_c_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="1024" slack="0"/>
<pin id="1230" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opset="cmpr_local_0_V_c "/>
</bind>
</comp>

<comp id="1234" class="1005" name="data_num_0_i_c_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="6" slack="0"/>
<pin id="1236" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="data_num_0_i_c "/>
</bind>
</comp>

<comp id="1240" class="1005" name="ref_local_0_V_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1242" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="ref_local_0_V "/>
</bind>
</comp>

<comp id="1245" class="1005" name="ref_local_1_V_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1247" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="ref_local_1_V "/>
</bind>
</comp>

<comp id="1250" class="1005" name="ref_local_2_V_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1252" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="ref_local_2_V "/>
</bind>
</comp>

<comp id="1255" class="1005" name="ref_local_3_V_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1257" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="ref_local_3_V "/>
</bind>
</comp>

<comp id="1260" class="1005" name="refpop_local_0_V_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="11" slack="1"/>
<pin id="1262" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="refpop_local_0_V "/>
</bind>
</comp>

<comp id="1265" class="1005" name="refpop_local_1_V_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="11" slack="1"/>
<pin id="1267" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="refpop_local_1_V "/>
</bind>
</comp>

<comp id="1270" class="1005" name="refpop_local_2_V_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="11" slack="1"/>
<pin id="1272" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="refpop_local_2_V "/>
</bind>
</comp>

<comp id="1275" class="1005" name="refpop_local_3_V_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="11" slack="1"/>
<pin id="1277" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="refpop_local_3_V "/>
</bind>
</comp>

<comp id="1280" class="1005" name="result_local_0_V_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="1" slack="1"/>
<pin id="1282" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_local_0_V "/>
</bind>
</comp>

<comp id="1285" class="1005" name="result_local_1_V_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="1" slack="1"/>
<pin id="1287" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_local_1_V "/>
</bind>
</comp>

<comp id="1290" class="1005" name="result_local_2_V_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="1" slack="1"/>
<pin id="1292" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_local_2_V "/>
</bind>
</comp>

<comp id="1295" class="1005" name="result_local_3_V_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="1" slack="1"/>
<pin id="1297" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_local_3_V "/>
</bind>
</comp>

<comp id="1300" class="1005" name="result_local_4_V_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="1" slack="1"/>
<pin id="1302" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_local_4_V "/>
</bind>
</comp>

<comp id="1305" class="1005" name="result_local_5_V_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="1" slack="1"/>
<pin id="1307" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_local_5_V "/>
</bind>
</comp>

<comp id="1310" class="1005" name="result_local_6_V_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="1" slack="1"/>
<pin id="1312" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_local_6_V "/>
</bind>
</comp>

<comp id="1315" class="1005" name="result_local_7_V_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="1" slack="1"/>
<pin id="1317" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_local_7_V "/>
</bind>
</comp>

<comp id="1320" class="1005" name="result_local_8_V_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="1" slack="1"/>
<pin id="1322" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_local_8_V "/>
</bind>
</comp>

<comp id="1325" class="1005" name="result_local_9_V_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="1" slack="1"/>
<pin id="1327" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_local_9_V "/>
</bind>
</comp>

<comp id="1330" class="1005" name="result_local_10_V_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="1" slack="1"/>
<pin id="1332" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_local_10_V "/>
</bind>
</comp>

<comp id="1335" class="1005" name="result_local_11_V_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="1" slack="1"/>
<pin id="1337" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_local_11_V "/>
</bind>
</comp>

<comp id="1340" class="1005" name="result_local_12_V_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="1" slack="1"/>
<pin id="1342" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_local_12_V "/>
</bind>
</comp>

<comp id="1345" class="1005" name="result_local_13_V_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="1" slack="1"/>
<pin id="1347" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_local_13_V "/>
</bind>
</comp>

<comp id="1350" class="1005" name="result_local_14_V_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="1" slack="1"/>
<pin id="1352" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_local_14_V "/>
</bind>
</comp>

<comp id="1355" class="1005" name="result_local_15_V_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="1" slack="1"/>
<pin id="1357" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_local_15_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="207"><net_src comp="88" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="88" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="88" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="88" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="88" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="88" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="88" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="88" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="88" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="88" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="88" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="88" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="88" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="88" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="88" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="88" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="88" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="88" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="88" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="88" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="88" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="88" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="88" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="88" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="88" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="88" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="88" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="88" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="88" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="88" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="88" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="88" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="88" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="88" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="88" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="88" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="76" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="74" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="78" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="72" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="80" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="68" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="82" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="66" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="82" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="64" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="82" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="62" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="82" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="60" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="82" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="58" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="82" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="56" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="82" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="54" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="82" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="52" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="82" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="50" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="82" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="48" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="82" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="46" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="82" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="44" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="82" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="42" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="82" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="40" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="82" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="38" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="84" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="36" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="84" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="34" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="84" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="32" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="84" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="30" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="84" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="28" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="84" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="26" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="84" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="24" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="84" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="22" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="84" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="20" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="84" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="18" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="84" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="16" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="84" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="14" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="84" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="12" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="84" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="10" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="84" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="8" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="84" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="6" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="86" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="4" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="78" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="2" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="609"><net_src comp="92" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="685"><net_src comp="90" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="686"><net_src comp="0" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="687"><net_src comp="558" pin="2"/><net_sink comp="610" pin=2"/></net>

<net id="688"><net_src comp="552" pin="2"/><net_sink comp="610" pin=3"/></net>

<net id="689"><net_src comp="546" pin="2"/><net_sink comp="610" pin=4"/></net>

<net id="690"><net_src comp="540" pin="2"/><net_sink comp="610" pin=5"/></net>

<net id="691"><net_src comp="534" pin="2"/><net_sink comp="610" pin=6"/></net>

<net id="692"><net_src comp="528" pin="2"/><net_sink comp="610" pin=7"/></net>

<net id="693"><net_src comp="522" pin="2"/><net_sink comp="610" pin=8"/></net>

<net id="694"><net_src comp="516" pin="2"/><net_sink comp="610" pin=9"/></net>

<net id="695"><net_src comp="510" pin="2"/><net_sink comp="610" pin=10"/></net>

<net id="696"><net_src comp="504" pin="2"/><net_sink comp="610" pin=11"/></net>

<net id="697"><net_src comp="498" pin="2"/><net_sink comp="610" pin=12"/></net>

<net id="698"><net_src comp="492" pin="2"/><net_sink comp="610" pin=13"/></net>

<net id="699"><net_src comp="486" pin="2"/><net_sink comp="610" pin=14"/></net>

<net id="700"><net_src comp="480" pin="2"/><net_sink comp="610" pin=15"/></net>

<net id="701"><net_src comp="474" pin="2"/><net_sink comp="610" pin=16"/></net>

<net id="702"><net_src comp="468" pin="2"/><net_sink comp="610" pin=17"/></net>

<net id="703"><net_src comp="462" pin="2"/><net_sink comp="610" pin=18"/></net>

<net id="704"><net_src comp="456" pin="2"/><net_sink comp="610" pin=19"/></net>

<net id="705"><net_src comp="450" pin="2"/><net_sink comp="610" pin=20"/></net>

<net id="706"><net_src comp="444" pin="2"/><net_sink comp="610" pin=21"/></net>

<net id="707"><net_src comp="438" pin="2"/><net_sink comp="610" pin=22"/></net>

<net id="708"><net_src comp="432" pin="2"/><net_sink comp="610" pin=23"/></net>

<net id="709"><net_src comp="426" pin="2"/><net_sink comp="610" pin=24"/></net>

<net id="710"><net_src comp="420" pin="2"/><net_sink comp="610" pin=25"/></net>

<net id="711"><net_src comp="414" pin="2"/><net_sink comp="610" pin=26"/></net>

<net id="712"><net_src comp="408" pin="2"/><net_sink comp="610" pin=27"/></net>

<net id="713"><net_src comp="402" pin="2"/><net_sink comp="610" pin=28"/></net>

<net id="714"><net_src comp="396" pin="2"/><net_sink comp="610" pin=29"/></net>

<net id="715"><net_src comp="390" pin="2"/><net_sink comp="610" pin=30"/></net>

<net id="716"><net_src comp="384" pin="2"/><net_sink comp="610" pin=31"/></net>

<net id="717"><net_src comp="378" pin="2"/><net_sink comp="610" pin=32"/></net>

<net id="718"><net_src comp="372" pin="2"/><net_sink comp="610" pin=33"/></net>

<net id="719"><net_src comp="366" pin="2"/><net_sink comp="610" pin=34"/></net>

<net id="720"><net_src comp="360" pin="2"/><net_sink comp="610" pin=35"/></net>

<net id="721"><net_src comp="348" pin="2"/><net_sink comp="610" pin=36"/></net>

<net id="722"><net_src comp="354" pin="2"/><net_sink comp="610" pin=71"/></net>

<net id="746"><net_src comp="94" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="747"><net_src comp="70" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="751"><net_src comp="610" pin="73"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="610" pin="73"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="610" pin="73"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="610" pin="73"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="610" pin="73"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="610" pin="73"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="610" pin="73"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="610" pin="73"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="564" pin="43"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="564" pin="43"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="564" pin="43"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="564" pin="43"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="564" pin="43"/><net_sink comp="796" pin=0"/></net>

<net id="803"><net_src comp="564" pin="43"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="564" pin="43"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="564" pin="43"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="564" pin="43"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="564" pin="43"/><net_sink comp="816" pin=0"/></net>

<net id="823"><net_src comp="564" pin="43"/><net_sink comp="820" pin=0"/></net>

<net id="827"><net_src comp="564" pin="43"/><net_sink comp="824" pin=0"/></net>

<net id="831"><net_src comp="564" pin="43"/><net_sink comp="828" pin=0"/></net>

<net id="835"><net_src comp="564" pin="43"/><net_sink comp="832" pin=0"/></net>

<net id="839"><net_src comp="564" pin="43"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="564" pin="43"/><net_sink comp="840" pin=0"/></net>

<net id="847"><net_src comp="348" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="610" pin=36"/></net>

<net id="852"><net_src comp="354" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="610" pin=71"/></net>

<net id="857"><net_src comp="360" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="610" pin=35"/></net>

<net id="862"><net_src comp="366" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="610" pin=34"/></net>

<net id="867"><net_src comp="372" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="610" pin=33"/></net>

<net id="872"><net_src comp="378" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="610" pin=32"/></net>

<net id="877"><net_src comp="384" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="610" pin=31"/></net>

<net id="882"><net_src comp="390" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="610" pin=30"/></net>

<net id="887"><net_src comp="396" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="610" pin=29"/></net>

<net id="892"><net_src comp="402" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="610" pin=28"/></net>

<net id="897"><net_src comp="408" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="610" pin=27"/></net>

<net id="902"><net_src comp="414" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="610" pin=26"/></net>

<net id="907"><net_src comp="420" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="610" pin=25"/></net>

<net id="912"><net_src comp="426" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="610" pin=24"/></net>

<net id="917"><net_src comp="432" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="610" pin=23"/></net>

<net id="922"><net_src comp="438" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="610" pin=22"/></net>

<net id="927"><net_src comp="444" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="610" pin=21"/></net>

<net id="932"><net_src comp="450" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="610" pin=20"/></net>

<net id="937"><net_src comp="456" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="610" pin=19"/></net>

<net id="942"><net_src comp="462" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="610" pin=18"/></net>

<net id="947"><net_src comp="468" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="610" pin=17"/></net>

<net id="952"><net_src comp="474" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="610" pin=16"/></net>

<net id="957"><net_src comp="480" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="610" pin=15"/></net>

<net id="962"><net_src comp="486" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="610" pin=14"/></net>

<net id="967"><net_src comp="492" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="610" pin=13"/></net>

<net id="972"><net_src comp="498" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="610" pin=12"/></net>

<net id="977"><net_src comp="504" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="610" pin=11"/></net>

<net id="982"><net_src comp="510" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="610" pin=10"/></net>

<net id="987"><net_src comp="516" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="610" pin=9"/></net>

<net id="992"><net_src comp="522" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="610" pin=8"/></net>

<net id="997"><net_src comp="528" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="610" pin=7"/></net>

<net id="1002"><net_src comp="534" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="610" pin=6"/></net>

<net id="1007"><net_src comp="540" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="610" pin=5"/></net>

<net id="1012"><net_src comp="546" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="610" pin=4"/></net>

<net id="1017"><net_src comp="552" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="610" pin=3"/></net>

<net id="1022"><net_src comp="558" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="610" pin=2"/></net>

<net id="1027"><net_src comp="204" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="610" pin=72"/></net>

<net id="1029"><net_src comp="1024" pin="1"/><net_sink comp="723" pin=2"/></net>

<net id="1033"><net_src comp="208" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="564" pin=42"/></net>

<net id="1035"><net_src comp="1030" pin="1"/><net_sink comp="723" pin=20"/></net>

<net id="1039"><net_src comp="212" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="610" pin=70"/></net>

<net id="1041"><net_src comp="1036" pin="1"/><net_sink comp="723" pin=19"/></net>

<net id="1045"><net_src comp="216" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="610" pin=69"/></net>

<net id="1047"><net_src comp="1042" pin="1"/><net_sink comp="564" pin=40"/></net>

<net id="1051"><net_src comp="220" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="610" pin=68"/></net>

<net id="1053"><net_src comp="1048" pin="1"/><net_sink comp="564" pin=39"/></net>

<net id="1057"><net_src comp="224" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="610" pin=67"/></net>

<net id="1059"><net_src comp="1054" pin="1"/><net_sink comp="564" pin=38"/></net>

<net id="1063"><net_src comp="228" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="610" pin=66"/></net>

<net id="1065"><net_src comp="1060" pin="1"/><net_sink comp="564" pin=37"/></net>

<net id="1069"><net_src comp="232" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="610" pin=65"/></net>

<net id="1071"><net_src comp="1066" pin="1"/><net_sink comp="564" pin=36"/></net>

<net id="1075"><net_src comp="236" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="610" pin=64"/></net>

<net id="1077"><net_src comp="1072" pin="1"/><net_sink comp="564" pin=35"/></net>

<net id="1081"><net_src comp="240" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="610" pin=63"/></net>

<net id="1083"><net_src comp="1078" pin="1"/><net_sink comp="564" pin=34"/></net>

<net id="1087"><net_src comp="244" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="610" pin=62"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="564" pin=33"/></net>

<net id="1093"><net_src comp="248" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="610" pin=61"/></net>

<net id="1095"><net_src comp="1090" pin="1"/><net_sink comp="564" pin=32"/></net>

<net id="1099"><net_src comp="252" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="610" pin=60"/></net>

<net id="1101"><net_src comp="1096" pin="1"/><net_sink comp="564" pin=31"/></net>

<net id="1105"><net_src comp="256" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="610" pin=59"/></net>

<net id="1107"><net_src comp="1102" pin="1"/><net_sink comp="564" pin=30"/></net>

<net id="1111"><net_src comp="260" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="610" pin=58"/></net>

<net id="1113"><net_src comp="1108" pin="1"/><net_sink comp="564" pin=29"/></net>

<net id="1117"><net_src comp="264" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="610" pin=57"/></net>

<net id="1119"><net_src comp="1114" pin="1"/><net_sink comp="564" pin=28"/></net>

<net id="1123"><net_src comp="268" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="610" pin=56"/></net>

<net id="1125"><net_src comp="1120" pin="1"/><net_sink comp="564" pin=27"/></net>

<net id="1129"><net_src comp="272" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="610" pin=55"/></net>

<net id="1131"><net_src comp="1126" pin="1"/><net_sink comp="564" pin=26"/></net>

<net id="1135"><net_src comp="276" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="610" pin=54"/></net>

<net id="1137"><net_src comp="1132" pin="1"/><net_sink comp="564" pin=25"/></net>

<net id="1141"><net_src comp="280" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="610" pin=53"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="564" pin=20"/></net>

<net id="1147"><net_src comp="284" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="610" pin=52"/></net>

<net id="1149"><net_src comp="1144" pin="1"/><net_sink comp="564" pin=19"/></net>

<net id="1153"><net_src comp="288" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="610" pin=51"/></net>

<net id="1155"><net_src comp="1150" pin="1"/><net_sink comp="564" pin=18"/></net>

<net id="1159"><net_src comp="292" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="610" pin=50"/></net>

<net id="1161"><net_src comp="1156" pin="1"/><net_sink comp="564" pin=17"/></net>

<net id="1165"><net_src comp="296" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="610" pin=49"/></net>

<net id="1167"><net_src comp="1162" pin="1"/><net_sink comp="564" pin=16"/></net>

<net id="1171"><net_src comp="300" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="610" pin=48"/></net>

<net id="1173"><net_src comp="1168" pin="1"/><net_sink comp="564" pin=15"/></net>

<net id="1177"><net_src comp="304" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="610" pin=47"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="564" pin=14"/></net>

<net id="1183"><net_src comp="308" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="610" pin=46"/></net>

<net id="1185"><net_src comp="1180" pin="1"/><net_sink comp="564" pin=13"/></net>

<net id="1189"><net_src comp="312" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="610" pin=45"/></net>

<net id="1191"><net_src comp="1186" pin="1"/><net_sink comp="564" pin=12"/></net>

<net id="1195"><net_src comp="316" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="610" pin=44"/></net>

<net id="1197"><net_src comp="1192" pin="1"/><net_sink comp="564" pin=11"/></net>

<net id="1201"><net_src comp="320" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="610" pin=43"/></net>

<net id="1203"><net_src comp="1198" pin="1"/><net_sink comp="564" pin=10"/></net>

<net id="1207"><net_src comp="324" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="610" pin=42"/></net>

<net id="1209"><net_src comp="1204" pin="1"/><net_sink comp="564" pin=9"/></net>

<net id="1213"><net_src comp="328" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="610" pin=41"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="564" pin=8"/></net>

<net id="1219"><net_src comp="332" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="610" pin=40"/></net>

<net id="1221"><net_src comp="1216" pin="1"/><net_sink comp="564" pin=7"/></net>

<net id="1225"><net_src comp="336" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="610" pin=39"/></net>

<net id="1227"><net_src comp="1222" pin="1"/><net_sink comp="564" pin=6"/></net>

<net id="1231"><net_src comp="340" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="610" pin=38"/></net>

<net id="1233"><net_src comp="1228" pin="1"/><net_sink comp="564" pin=5"/></net>

<net id="1237"><net_src comp="344" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="610" pin=37"/></net>

<net id="1239"><net_src comp="1234" pin="1"/><net_sink comp="564" pin=41"/></net>

<net id="1243"><net_src comp="748" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="1248"><net_src comp="752" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="1253"><net_src comp="756" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="564" pin=3"/></net>

<net id="1258"><net_src comp="760" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="564" pin=4"/></net>

<net id="1263"><net_src comp="764" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="564" pin=21"/></net>

<net id="1268"><net_src comp="768" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="564" pin=22"/></net>

<net id="1273"><net_src comp="772" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="564" pin=23"/></net>

<net id="1278"><net_src comp="776" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="564" pin=24"/></net>

<net id="1283"><net_src comp="780" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="723" pin=3"/></net>

<net id="1288"><net_src comp="784" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="723" pin=4"/></net>

<net id="1293"><net_src comp="788" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="723" pin=5"/></net>

<net id="1298"><net_src comp="792" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="723" pin=6"/></net>

<net id="1303"><net_src comp="796" pin="1"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="723" pin=7"/></net>

<net id="1308"><net_src comp="800" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="723" pin=8"/></net>

<net id="1313"><net_src comp="804" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="723" pin=9"/></net>

<net id="1318"><net_src comp="808" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="723" pin=10"/></net>

<net id="1323"><net_src comp="812" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="723" pin=11"/></net>

<net id="1328"><net_src comp="816" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="723" pin=12"/></net>

<net id="1333"><net_src comp="820" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="723" pin=13"/></net>

<net id="1338"><net_src comp="824" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="723" pin=14"/></net>

<net id="1343"><net_src comp="828" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="723" pin=15"/></net>

<net id="1348"><net_src comp="832" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="723" pin=16"/></net>

<net id="1353"><net_src comp="836" pin="1"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="723" pin=17"/></net>

<net id="1358"><net_src comp="840" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="723" pin=18"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_V | {}
	Port: output_V | {5 6 }
 - Input state : 
	Port: dataflow_in_loop_subloop : input_V | {1 2 }
	Port: dataflow_in_loop_subloop : input_V_offset | {1 }
	Port: dataflow_in_loop_subloop : data_num_0_i | {1 }
	Port: dataflow_in_loop_subloop : p_read | {1 }
	Port: dataflow_in_loop_subloop : p_read1 | {1 }
	Port: dataflow_in_loop_subloop : p_read2 | {1 }
	Port: dataflow_in_loop_subloop : p_read3 | {1 }
	Port: dataflow_in_loop_subloop : p_read4 | {1 }
	Port: dataflow_in_loop_subloop : p_read5 | {1 }
	Port: dataflow_in_loop_subloop : p_read6 | {1 }
	Port: dataflow_in_loop_subloop : p_read7 | {1 }
	Port: dataflow_in_loop_subloop : p_read8 | {1 }
	Port: dataflow_in_loop_subloop : p_read9 | {1 }
	Port: dataflow_in_loop_subloop : p_read10 | {1 }
	Port: dataflow_in_loop_subloop : p_read11 | {1 }
	Port: dataflow_in_loop_subloop : p_read12 | {1 }
	Port: dataflow_in_loop_subloop : p_read13 | {1 }
	Port: dataflow_in_loop_subloop : p_read14 | {1 }
	Port: dataflow_in_loop_subloop : p_read15 | {1 }
	Port: dataflow_in_loop_subloop : p_read16 | {1 }
	Port: dataflow_in_loop_subloop : p_read17 | {1 }
	Port: dataflow_in_loop_subloop : p_read18 | {1 }
	Port: dataflow_in_loop_subloop : p_read19 | {1 }
	Port: dataflow_in_loop_subloop : p_read20 | {1 }
	Port: dataflow_in_loop_subloop : p_read21 | {1 }
	Port: dataflow_in_loop_subloop : p_read22 | {1 }
	Port: dataflow_in_loop_subloop : p_read23 | {1 }
	Port: dataflow_in_loop_subloop : p_read24 | {1 }
	Port: dataflow_in_loop_subloop : p_read25 | {1 }
	Port: dataflow_in_loop_subloop : p_read26 | {1 }
	Port: dataflow_in_loop_subloop : p_read27 | {1 }
	Port: dataflow_in_loop_subloop : p_read28 | {1 }
	Port: dataflow_in_loop_subloop : p_read29 | {1 }
	Port: dataflow_in_loop_subloop : p_read30 | {1 }
	Port: dataflow_in_loop_subloop : p_read31 | {1 }
	Port: dataflow_in_loop_subloop : output_V | {}
	Port: dataflow_in_loop_subloop : output_V_offset | {1 }
	Port: dataflow_in_loop_subloop : cmpr_chunk_num_0_i | {1 }
  - Chain level:
	State 1
		tmp : 1
	State 2
		ref_local_0_V : 1
		ref_local_1_V : 1
		ref_local_2_V : 1
		ref_local_3_V : 1
		refpop_local_0_V : 1
		refpop_local_1_V : 1
		refpop_local_2_V : 1
		refpop_local_3_V : 1
	State 3
	State 4
		result_local_0_V : 1
		result_local_1_V : 1
		result_local_2_V : 1
		result_local_3_V : 1
		result_local_4_V : 1
		result_local_5_V : 1
		result_local_6_V : 1
		result_local_7_V : 1
		result_local_8_V : 1
		result_local_9_V : 1
		result_local_10_V : 1
		result_local_11_V : 1
		result_local_12_V : 1
		result_local_13_V : 1
		result_local_14_V : 1
		result_local_15_V : 1
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|          |        grp_calculation_fu_564       |    0    |  20193  |  82946  |
|   call   |       grp_data_read3710_fu_610      |   6.03  |  10048  |   3897  |
|          |       grp_result_write_fu_723       |  1.206  |   572   |    97   |
|----------|-------------------------------------|---------|---------|---------|
|          | cmpr_chunk_num_0_i_read_read_fu_348 |    0    |    0    |    0    |
|          |   output_V_offset_read_read_fu_354  |    0    |    0    |    0    |
|          |        p_read_32_read_fu_360        |    0    |    0    |    0    |
|          |        p_read_33_read_fu_366        |    0    |    0    |    0    |
|          |        p_read_34_read_fu_372        |    0    |    0    |    0    |
|          |        p_read_35_read_fu_378        |    0    |    0    |    0    |
|          |        p_read_36_read_fu_384        |    0    |    0    |    0    |
|          |        p_read_37_read_fu_390        |    0    |    0    |    0    |
|          |        p_read_38_read_fu_396        |    0    |    0    |    0    |
|          |        p_read_39_read_fu_402        |    0    |    0    |    0    |
|          |        p_read_40_read_fu_408        |    0    |    0    |    0    |
|          |        p_read_41_read_fu_414        |    0    |    0    |    0    |
|          |        p_read_42_read_fu_420        |    0    |    0    |    0    |
|          |        p_read_43_read_fu_426        |    0    |    0    |    0    |
|          |        p_read_44_read_fu_432        |    0    |    0    |    0    |
|          |        p_read_45_read_fu_438        |    0    |    0    |    0    |
|          |        p_read_46_read_fu_444        |    0    |    0    |    0    |
|   read   |        p_read_47_read_fu_450        |    0    |    0    |    0    |
|          |        p_read_48_read_fu_456        |    0    |    0    |    0    |
|          |        p_read_49_read_fu_462        |    0    |    0    |    0    |
|          |        p_read_50_read_fu_468        |    0    |    0    |    0    |
|          |        p_read_51_read_fu_474        |    0    |    0    |    0    |
|          |        p_read_52_read_fu_480        |    0    |    0    |    0    |
|          |        p_read1042_read_fu_486       |    0    |    0    |    0    |
|          |        p_read941_read_fu_492        |    0    |    0    |    0    |
|          |        p_read840_read_fu_498        |    0    |    0    |    0    |
|          |        p_read739_read_fu_504        |    0    |    0    |    0    |
|          |        p_read638_read_fu_510        |    0    |    0    |    0    |
|          |        p_read537_read_fu_516        |    0    |    0    |    0    |
|          |        p_read436_read_fu_522        |    0    |    0    |    0    |
|          |        p_read335_read_fu_528        |    0    |    0    |    0    |
|          |        p_read234_read_fu_534        |    0    |    0    |    0    |
|          |        p_read133_read_fu_540        |    0    |    0    |    0    |
|          |         p_read32_read_fu_546        |    0    |    0    |    0    |
|          |    data_num_0_i_read_read_fu_552    |    0    |    0    |    0    |
|          |   input_V_offset_read_read_fu_558   |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |         ref_local_0_V_fu_748        |    0    |    0    |    0    |
|          |         ref_local_1_V_fu_752        |    0    |    0    |    0    |
|          |         ref_local_2_V_fu_756        |    0    |    0    |    0    |
|          |         ref_local_3_V_fu_760        |    0    |    0    |    0    |
|          |       refpop_local_0_V_fu_764       |    0    |    0    |    0    |
|          |       refpop_local_1_V_fu_768       |    0    |    0    |    0    |
|          |       refpop_local_2_V_fu_772       |    0    |    0    |    0    |
|          |       refpop_local_3_V_fu_776       |    0    |    0    |    0    |
|          |       result_local_0_V_fu_780       |    0    |    0    |    0    |
|          |       result_local_1_V_fu_784       |    0    |    0    |    0    |
|          |       result_local_2_V_fu_788       |    0    |    0    |    0    |
|extractvalue|       result_local_3_V_fu_792       |    0    |    0    |    0    |
|          |       result_local_4_V_fu_796       |    0    |    0    |    0    |
|          |       result_local_5_V_fu_800       |    0    |    0    |    0    |
|          |       result_local_6_V_fu_804       |    0    |    0    |    0    |
|          |       result_local_7_V_fu_808       |    0    |    0    |    0    |
|          |       result_local_8_V_fu_812       |    0    |    0    |    0    |
|          |       result_local_9_V_fu_816       |    0    |    0    |    0    |
|          |       result_local_10_V_fu_820      |    0    |    0    |    0    |
|          |       result_local_11_V_fu_824      |    0    |    0    |    0    |
|          |       result_local_12_V_fu_828      |    0    |    0    |    0    |
|          |       result_local_13_V_fu_832      |    0    |    0    |    0    |
|          |       result_local_14_V_fu_836      |    0    |    0    |    0    |
|          |       result_local_15_V_fu_840      |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |  7.236  |  30813  |  86940  |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
| cmpr_chunk_num_0_i_c_reg_1036 |    2   |
|cmpr_chunk_num_0_i_read_reg_844|    2   |
|   cmpr_local_0_V_c_reg_1228   |  1024  |
|   cmpr_local_10_V_c_reg_1168  |  1024  |
|   cmpr_local_11_V_c_reg_1162  |  1024  |
|   cmpr_local_12_V_c_reg_1156  |  1024  |
|   cmpr_local_13_V_c_reg_1150  |  1024  |
|   cmpr_local_14_V_c_reg_1144  |  1024  |
|   cmpr_local_15_V_c_reg_1138  |  1024  |
|   cmpr_local_1_V_c_reg_1222   |  1024  |
|   cmpr_local_2_V_c_reg_1216   |  1024  |
|   cmpr_local_3_V_c_reg_1210   |  1024  |
|   cmpr_local_4_V_c_reg_1204   |  1024  |
|   cmpr_local_5_V_c_reg_1198   |  1024  |
|   cmpr_local_6_V_c_reg_1192   |  1024  |
|   cmpr_local_7_V_c_reg_1186   |  1024  |
|   cmpr_local_8_V_c_reg_1180   |  1024  |
|   cmpr_local_9_V_c_reg_1174   |  1024  |
|  cmprpop_local_0_V_c_reg_1132 |   11   |
| cmprpop_local_10_V_c_reg_1072 |   11   |
| cmprpop_local_11_V_c_reg_1066 |   11   |
| cmprpop_local_12_V_c_reg_1060 |   11   |
| cmprpop_local_13_V_c_reg_1054 |   11   |
| cmprpop_local_14_V_c_reg_1048 |   11   |
| cmprpop_local_15_V_c_reg_1042 |   10   |
|  cmprpop_local_1_V_c_reg_1126 |   11   |
|  cmprpop_local_2_V_c_reg_1120 |   11   |
|  cmprpop_local_3_V_c_reg_1114 |   11   |
|  cmprpop_local_4_V_c_reg_1108 |   11   |
|  cmprpop_local_5_V_c_reg_1102 |   11   |
|  cmprpop_local_6_V_c_reg_1096 |   11   |
|  cmprpop_local_7_V_c_reg_1090 |   11   |
|  cmprpop_local_8_V_c_reg_1084 |   11   |
|  cmprpop_local_9_V_c_reg_1078 |   11   |
|    data_num_0_i_c1_reg_1030   |    6   |
|    data_num_0_i_c_reg_1234    |    6   |
|   data_num_0_i_read_reg_1014  |    7   |
|  input_V_offset_read_reg_1019 |   58   |
|   output_V_offset_c_reg_1024  |   58   |
|  output_V_offset_read_reg_849 |   58   |
|       p_read1042_reg_959      |  1024  |
|       p_read133_reg_1004      |  1024  |
|       p_read234_reg_999       |  1024  |
|       p_read32_reg_1009       |  1024  |
|       p_read335_reg_994       |  1024  |
|       p_read436_reg_989       |  1024  |
|       p_read537_reg_984       |  1024  |
|       p_read638_reg_979       |  1024  |
|       p_read739_reg_974       |  1024  |
|       p_read840_reg_969       |  1024  |
|       p_read941_reg_964       |  1024  |
|       p_read_32_reg_854       |   10   |
|       p_read_33_reg_859       |   11   |
|       p_read_34_reg_864       |   11   |
|       p_read_35_reg_869       |   11   |
|       p_read_36_reg_874       |   11   |
|       p_read_37_reg_879       |   11   |
|       p_read_38_reg_884       |   11   |
|       p_read_39_reg_889       |   11   |
|       p_read_40_reg_894       |   11   |
|       p_read_41_reg_899       |   11   |
|       p_read_42_reg_904       |   11   |
|       p_read_43_reg_909       |   11   |
|       p_read_44_reg_914       |   11   |
|       p_read_45_reg_919       |   11   |
|       p_read_46_reg_924       |   11   |
|       p_read_47_reg_929       |   11   |
|       p_read_48_reg_934       |  1024  |
|       p_read_49_reg_939       |  1024  |
|       p_read_50_reg_944       |  1024  |
|       p_read_51_reg_949       |  1024  |
|       p_read_52_reg_954       |  1024  |
|     ref_local_0_V_reg_1240    |  1024  |
|     ref_local_1_V_reg_1245    |  1024  |
|     ref_local_2_V_reg_1250    |  1024  |
|     ref_local_3_V_reg_1255    |  1024  |
|   refpop_local_0_V_reg_1260   |   11   |
|   refpop_local_1_V_reg_1265   |   11   |
|   refpop_local_2_V_reg_1270   |   11   |
|   refpop_local_3_V_reg_1275   |   11   |
|   result_local_0_V_reg_1280   |    1   |
|   result_local_10_V_reg_1330  |    1   |
|   result_local_11_V_reg_1335  |    1   |
|   result_local_12_V_reg_1340  |    1   |
|   result_local_13_V_reg_1345  |    1   |
|   result_local_14_V_reg_1350  |    1   |
|   result_local_15_V_reg_1355  |    1   |
|   result_local_1_V_reg_1285   |    1   |
|   result_local_2_V_reg_1290   |    1   |
|   result_local_3_V_reg_1295   |    1   |
|   result_local_4_V_reg_1300   |    1   |
|   result_local_5_V_reg_1305   |    1   |
|   result_local_6_V_reg_1310   |    1   |
|   result_local_7_V_reg_1315   |    1   |
|   result_local_8_V_reg_1320   |    1   |
|   result_local_9_V_reg_1325   |    1   |
+-------------------------------+--------+
|             Total             |  37471 |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
| grp_data_read3710_fu_610 |  p2  |   2  |  58  |   116  ||    9    |
| grp_data_read3710_fu_610 |  p3  |   2  |   7  |   14   ||    9    |
| grp_data_read3710_fu_610 |  p4  |   2  | 1024 |  2048  ||    9    |
| grp_data_read3710_fu_610 |  p5  |   2  | 1024 |  2048  ||    9    |
| grp_data_read3710_fu_610 |  p6  |   2  | 1024 |  2048  ||    9    |
| grp_data_read3710_fu_610 |  p7  |   2  | 1024 |  2048  ||    9    |
| grp_data_read3710_fu_610 |  p8  |   2  | 1024 |  2048  ||    9    |
| grp_data_read3710_fu_610 |  p9  |   2  | 1024 |  2048  ||    9    |
| grp_data_read3710_fu_610 |  p10 |   2  | 1024 |  2048  ||    9    |
| grp_data_read3710_fu_610 |  p11 |   2  | 1024 |  2048  ||    9    |
| grp_data_read3710_fu_610 |  p12 |   2  | 1024 |  2048  ||    9    |
| grp_data_read3710_fu_610 |  p13 |   2  | 1024 |  2048  ||    9    |
| grp_data_read3710_fu_610 |  p14 |   2  | 1024 |  2048  ||    9    |
| grp_data_read3710_fu_610 |  p15 |   2  | 1024 |  2048  ||    9    |
| grp_data_read3710_fu_610 |  p16 |   2  | 1024 |  2048  ||    9    |
| grp_data_read3710_fu_610 |  p17 |   2  | 1024 |  2048  ||    9    |
| grp_data_read3710_fu_610 |  p18 |   2  | 1024 |  2048  ||    9    |
| grp_data_read3710_fu_610 |  p19 |   2  | 1024 |  2048  ||    9    |
| grp_data_read3710_fu_610 |  p20 |   2  |  11  |   22   ||    9    |
| grp_data_read3710_fu_610 |  p21 |   2  |  11  |   22   ||    9    |
| grp_data_read3710_fu_610 |  p22 |   2  |  11  |   22   ||    9    |
| grp_data_read3710_fu_610 |  p23 |   2  |  11  |   22   ||    9    |
| grp_data_read3710_fu_610 |  p24 |   2  |  11  |   22   ||    9    |
| grp_data_read3710_fu_610 |  p25 |   2  |  11  |   22   ||    9    |
| grp_data_read3710_fu_610 |  p26 |   2  |  11  |   22   ||    9    |
| grp_data_read3710_fu_610 |  p27 |   2  |  11  |   22   ||    9    |
| grp_data_read3710_fu_610 |  p28 |   2  |  11  |   22   ||    9    |
| grp_data_read3710_fu_610 |  p29 |   2  |  11  |   22   ||    9    |
| grp_data_read3710_fu_610 |  p30 |   2  |  11  |   22   ||    9    |
| grp_data_read3710_fu_610 |  p31 |   2  |  11  |   22   ||    9    |
| grp_data_read3710_fu_610 |  p32 |   2  |  11  |   22   ||    9    |
| grp_data_read3710_fu_610 |  p33 |   2  |  11  |   22   ||    9    |
| grp_data_read3710_fu_610 |  p34 |   2  |  11  |   22   ||    9    |
| grp_data_read3710_fu_610 |  p35 |   2  |  10  |   20   ||    9    |
| grp_data_read3710_fu_610 |  p36 |   2  |   2  |    4   ||    9    |
| grp_data_read3710_fu_610 |  p71 |   2  |  58  |   116  ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |  33368 ||  21.708 ||   324   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    7   |  30813 |  86940 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   21   |    -   |   324  |
|  Register |    -   |  37471 |    -   |
+-----------+--------+--------+--------+
|   Total   |   28   |  68284 |  87264 |
+-----------+--------+--------+--------+
