

================================================================
== Vitis HLS Report for 'merge_sort_batch1_105'
================================================================
* Date:           Mon Apr 24 11:26:26 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.355 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   625002|   625002|  6.250 ms|  6.250 ms|  625002|  625002|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_127_1  |   625000|   625000|         2|          1|          1|  625000|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.45ns)   --->   "%store_ln127 = store i32 0, i32 %j" [sort_seperate_bucket/merge_sort.c:127]   --->   Operation 8 'store' 'store_ln127' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 9 [1/1] (0.41ns)   --->   "%store_ln127 = store i32 0, i32 %k" [sort_seperate_bucket/merge_sort.c:127]   --->   Operation 9 'store' 'store_ln127' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln127 = store i20 0, i20 %i" [sort_seperate_bucket/merge_sort.c:127]   --->   Operation 10 'store' 'store_ln127' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln127 = br void %for.body.i" [sort_seperate_bucket/merge_sort.c:127]   --->   Operation 11 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_153 = load i20 %i" [sort_seperate_bucket/merge_sort.c:127]   --->   Operation 12 'load' 'i_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k_137 = load i32 %k" [sort_seperate_bucket/merge_sort.c:142]   --->   Operation 13 'load' 'k_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_139 = load i32 %j" [sort_seperate_bucket/merge_sort.c:146]   --->   Operation 14 'load' 'j_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.72ns)   --->   "%icmp_ln127 = icmp_eq  i20 %i_153, i20 625000" [sort_seperate_bucket/merge_sort.c:127]   --->   Operation 15 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 625000, i64 625000, i64 625000"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.80ns)   --->   "%add_ln127 = add i20 %i_153, i20 1" [sort_seperate_bucket/merge_sort.c:127]   --->   Operation 17 'add' 'add_ln127' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %for.body.split.i, void %merge_sort_batch1.105.exit" [sort_seperate_bucket/merge_sort.c:127]   --->   Operation 18 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i20 %i_153" [sort_seperate_bucket/merge_sort.c:127]   --->   Operation 19 'zext' 'zext_ln127' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln128 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_25" [sort_seperate_bucket/merge_sort.c:128]   --->   Operation 20 'specpipeline' 'specpipeline_ln128' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_73" [sort_seperate_bucket/merge_sort.c:125]   --->   Operation 21 'specloopname' 'specloopname_ln125' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.85ns)   --->   "%icmp_ln129 = icmp_slt  i32 %j_139, i32 312500" [sort_seperate_bucket/merge_sort.c:129]   --->   Operation 22 'icmp' 'icmp_ln129' <Predicate = (!icmp_ln127)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.85ns)   --->   "%icmp_ln129_10 = icmp_slt  i32 %k_137, i32 312500" [sort_seperate_bucket/merge_sort.c:129]   --->   Operation 23 'icmp' 'icmp_ln129_10' <Predicate = (!icmp_ln127)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.12ns)   --->   "%and_ln129 = and i1 %icmp_ln129, i1 %icmp_ln129_10" [sort_seperate_bucket/merge_sort.c:129]   --->   Operation 24 'and' 'and_ln129' <Predicate = (!icmp_ln127)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%multi_radix_oct_kmerge_temp2_10_addr = getelementptr i32 %multi_radix_oct_kmerge_temp2_10, i64 0, i64 %zext_ln127" [sort_seperate_bucket/merge_sort.c:145]   --->   Operation 25 'getelementptr' 'multi_radix_oct_kmerge_temp2_10_addr' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %and_ln129, void %if.else16.i, void %if.then.i" [sort_seperate_bucket/merge_sort.c:129]   --->   Operation 26 'br' 'br_ln129' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.85ns)   --->   "%icmp_ln140 = icmp_eq  i32 %j_139, i32 312500" [sort_seperate_bucket/merge_sort.c:140]   --->   Operation 27 'icmp' 'icmp_ln140' <Predicate = (!icmp_ln127 & !and_ln129)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.12ns)   --->   "%and_ln140 = and i1 %icmp_ln140, i1 %icmp_ln129_10" [sort_seperate_bucket/merge_sort.c:140]   --->   Operation 28 'and' 'and_ln140' <Predicate = (!icmp_ln127 & !and_ln129)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %and_ln140, void %if.else26.i, void %if.then20.i" [sort_seperate_bucket/merge_sort.c:140]   --->   Operation 29 'br' 'br_ln140' <Predicate = (!icmp_ln127 & !and_ln129)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i32 %j_139" [sort_seperate_bucket/merge_sort.c:145]   --->   Operation 30 'zext' 'zext_ln145' <Predicate = (!icmp_ln127 & !and_ln129 & !and_ln140)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%multi_radix_oct_kmerge_temp1_20_addr_1 = getelementptr i32 %multi_radix_oct_kmerge_temp1_20, i64 0, i64 %zext_ln145" [sort_seperate_bucket/merge_sort.c:145]   --->   Operation 31 'getelementptr' 'multi_radix_oct_kmerge_temp1_20_addr_1' <Predicate = (!icmp_ln127 & !and_ln129 & !and_ln140)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.24ns)   --->   "%multi_radix_oct_kmerge_temp1_20_load_1 = load i19 %multi_radix_oct_kmerge_temp1_20_addr_1" [sort_seperate_bucket/merge_sort.c:145]   --->   Operation 32 'load' 'multi_radix_oct_kmerge_temp1_20_load_1' <Predicate = (!icmp_ln127 & !and_ln129 & !and_ln140)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312500> <RAM>
ST_1 : Operation 33 [1/1] (0.88ns)   --->   "%j_141 = add i32 %j_139, i32 1" [sort_seperate_bucket/merge_sort.c:146]   --->   Operation 33 'add' 'j_141' <Predicate = (!icmp_ln127 & !and_ln129 & !and_ln140)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.45ns)   --->   "%store_ln146 = store i32 %j_141, i32 %j" [sort_seperate_bucket/merge_sort.c:146]   --->   Operation 34 'store' 'store_ln146' <Predicate = (!icmp_ln127 & !and_ln129 & !and_ln140)> <Delay = 0.45>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i32 %k_137" [sort_seperate_bucket/merge_sort.c:141]   --->   Operation 35 'zext' 'zext_ln141' <Predicate = (!icmp_ln127 & !and_ln129 & and_ln140)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%multi_radix_oct_kmerge_temp1_21_addr_1 = getelementptr i32 %multi_radix_oct_kmerge_temp1_21, i64 0, i64 %zext_ln141" [sort_seperate_bucket/merge_sort.c:141]   --->   Operation 36 'getelementptr' 'multi_radix_oct_kmerge_temp1_21_addr_1' <Predicate = (!icmp_ln127 & !and_ln129 & and_ln140)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.24ns)   --->   "%multi_radix_oct_kmerge_temp1_21_load_1 = load i19 %multi_radix_oct_kmerge_temp1_21_addr_1" [sort_seperate_bucket/merge_sort.c:141]   --->   Operation 37 'load' 'multi_radix_oct_kmerge_temp1_21_load_1' <Predicate = (!icmp_ln127 & !and_ln129 & and_ln140)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312500> <RAM>
ST_1 : Operation 38 [1/1] (0.88ns)   --->   "%k_139 = add i32 %k_137, i32 1" [sort_seperate_bucket/merge_sort.c:142]   --->   Operation 38 'add' 'k_139' <Predicate = (!icmp_ln127 & !and_ln129 & and_ln140)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.45ns)   --->   "%store_ln143 = store i32 312500, i32 %j" [sort_seperate_bucket/merge_sort.c:143]   --->   Operation 39 'store' 'store_ln143' <Predicate = (!icmp_ln127 & !and_ln129 & and_ln140)> <Delay = 0.45>
ST_1 : Operation 40 [1/1] (0.41ns)   --->   "%store_ln143 = store i32 %k_139, i32 %k" [sort_seperate_bucket/merge_sort.c:143]   --->   Operation 40 'store' 'store_ln143' <Predicate = (!icmp_ln127 & !and_ln129 & and_ln140)> <Delay = 0.41>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %j_139" [sort_seperate_bucket/merge_sort.c:130]   --->   Operation 41 'zext' 'zext_ln130' <Predicate = (!icmp_ln127 & and_ln129)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%multi_radix_oct_kmerge_temp1_20_addr = getelementptr i32 %multi_radix_oct_kmerge_temp1_20, i64 0, i64 %zext_ln130" [sort_seperate_bucket/merge_sort.c:130]   --->   Operation 42 'getelementptr' 'multi_radix_oct_kmerge_temp1_20_addr' <Predicate = (!icmp_ln127 & and_ln129)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.24ns)   --->   "%multi_radix_oct_kmerge_temp1_20_load = load i19 %multi_radix_oct_kmerge_temp1_20_addr" [sort_seperate_bucket/merge_sort.c:130]   --->   Operation 43 'load' 'multi_radix_oct_kmerge_temp1_20_load' <Predicate = (!icmp_ln127 & and_ln129)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312500> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln130_10 = zext i32 %k_137" [sort_seperate_bucket/merge_sort.c:130]   --->   Operation 44 'zext' 'zext_ln130_10' <Predicate = (!icmp_ln127 & and_ln129)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%multi_radix_oct_kmerge_temp1_21_addr = getelementptr i32 %multi_radix_oct_kmerge_temp1_21, i64 0, i64 %zext_ln130_10" [sort_seperate_bucket/merge_sort.c:130]   --->   Operation 45 'getelementptr' 'multi_radix_oct_kmerge_temp1_21_addr' <Predicate = (!icmp_ln127 & and_ln129)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.24ns)   --->   "%multi_radix_oct_kmerge_temp1_21_load = load i19 %multi_radix_oct_kmerge_temp1_21_addr" [sort_seperate_bucket/merge_sort.c:130]   --->   Operation 46 'load' 'multi_radix_oct_kmerge_temp1_21_load' <Predicate = (!icmp_ln127 & and_ln129)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312500> <RAM>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln127 = store i20 %add_ln127, i20 %i" [sort_seperate_bucket/merge_sort.c:127]   --->   Operation 47 'store' 'store_ln127' <Predicate = (!icmp_ln127)> <Delay = 0.38>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln127 = br void %for.body.i" [sort_seperate_bucket/merge_sort.c:127]   --->   Operation 48 'br' 'br_ln127' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln127 = ret" [sort_seperate_bucket/merge_sort.c:127]   --->   Operation 67 'ret' 'ret_ln127' <Predicate = (icmp_ln127)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.35>
ST_2 : Operation 49 [1/2] (1.24ns)   --->   "%multi_radix_oct_kmerge_temp1_20_load_1 = load i19 %multi_radix_oct_kmerge_temp1_20_addr_1" [sort_seperate_bucket/merge_sort.c:145]   --->   Operation 49 'load' 'multi_radix_oct_kmerge_temp1_20_load_1' <Predicate = (!and_ln129 & !and_ln140)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312500> <RAM>
ST_2 : Operation 50 [1/1] (1.24ns)   --->   "%store_ln145 = store i32 %multi_radix_oct_kmerge_temp1_20_load_1, i20 %multi_radix_oct_kmerge_temp2_10_addr" [sort_seperate_bucket/merge_sort.c:145]   --->   Operation 50 'store' 'store_ln145' <Predicate = (!and_ln129 & !and_ln140)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625000> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 51 'br' 'br_ln0' <Predicate = (!and_ln129 & !and_ln140)> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (1.24ns)   --->   "%multi_radix_oct_kmerge_temp1_21_load_1 = load i19 %multi_radix_oct_kmerge_temp1_21_addr_1" [sort_seperate_bucket/merge_sort.c:141]   --->   Operation 52 'load' 'multi_radix_oct_kmerge_temp1_21_load_1' <Predicate = (!and_ln129 & and_ln140)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312500> <RAM>
ST_2 : Operation 53 [1/1] (1.24ns)   --->   "%store_ln141 = store i32 %multi_radix_oct_kmerge_temp1_21_load_1, i20 %multi_radix_oct_kmerge_temp2_10_addr" [sort_seperate_bucket/merge_sort.c:141]   --->   Operation 53 'store' 'store_ln141' <Predicate = (!and_ln129 & and_ln140)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625000> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln143 = br void %for.inc.i" [sort_seperate_bucket/merge_sort.c:143]   --->   Operation 54 'br' 'br_ln143' <Predicate = (!and_ln129 & and_ln140)> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (1.24ns)   --->   "%multi_radix_oct_kmerge_temp1_20_load = load i19 %multi_radix_oct_kmerge_temp1_20_addr" [sort_seperate_bucket/merge_sort.c:130]   --->   Operation 55 'load' 'multi_radix_oct_kmerge_temp1_20_load' <Predicate = (and_ln129)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312500> <RAM>
ST_2 : Operation 56 [1/2] (1.24ns)   --->   "%multi_radix_oct_kmerge_temp1_21_load = load i19 %multi_radix_oct_kmerge_temp1_21_addr" [sort_seperate_bucket/merge_sort.c:130]   --->   Operation 56 'load' 'multi_radix_oct_kmerge_temp1_21_load' <Predicate = (and_ln129)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312500> <RAM>
ST_2 : Operation 57 [1/1] (0.85ns)   --->   "%icmp_ln130 = icmp_slt  i32 %multi_radix_oct_kmerge_temp1_20_load, i32 %multi_radix_oct_kmerge_temp1_21_load" [sort_seperate_bucket/merge_sort.c:130]   --->   Operation 57 'icmp' 'icmp_ln130' <Predicate = (and_ln129)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %icmp_ln130, void %if.else.i, void %if.then6.i" [sort_seperate_bucket/merge_sort.c:130]   --->   Operation 58 'br' 'br_ln130' <Predicate = (and_ln129)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.24ns)   --->   "%store_ln135 = store i32 %multi_radix_oct_kmerge_temp1_21_load, i20 %multi_radix_oct_kmerge_temp2_10_addr" [sort_seperate_bucket/merge_sort.c:135]   --->   Operation 59 'store' 'store_ln135' <Predicate = (and_ln129 & !icmp_ln130)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625000> <RAM>
ST_2 : Operation 60 [1/1] (0.88ns)   --->   "%k_138 = add i32 %k_137, i32 1" [sort_seperate_bucket/merge_sort.c:136]   --->   Operation 60 'add' 'k_138' <Predicate = (and_ln129 & !icmp_ln130)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.41ns)   --->   "%store_ln136 = store i32 %k_138, i32 %k" [sort_seperate_bucket/merge_sort.c:136]   --->   Operation 61 'store' 'store_ln136' <Predicate = (and_ln129 & !icmp_ln130)> <Delay = 0.41>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 62 'br' 'br_ln0' <Predicate = (and_ln129 & !icmp_ln130)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.24ns)   --->   "%store_ln131 = store i32 %multi_radix_oct_kmerge_temp1_20_load, i20 %multi_radix_oct_kmerge_temp2_10_addr" [sort_seperate_bucket/merge_sort.c:131]   --->   Operation 63 'store' 'store_ln131' <Predicate = (and_ln129 & icmp_ln130)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625000> <RAM>
ST_2 : Operation 64 [1/1] (0.88ns)   --->   "%j_140 = add i32 %j_139, i32 1" [sort_seperate_bucket/merge_sort.c:132]   --->   Operation 64 'add' 'j_140' <Predicate = (and_ln129 & icmp_ln130)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.45ns)   --->   "%store_ln133 = store i32 %j_140, i32 %j" [sort_seperate_bucket/merge_sort.c:133]   --->   Operation 65 'store' 'store_ln133' <Predicate = (and_ln129 & icmp_ln130)> <Delay = 0.45>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln133 = br void %for.inc.i" [sort_seperate_bucket/merge_sort.c:133]   --->   Operation 66 'br' 'br_ln133' <Predicate = (and_ln129 & icmp_ln130)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.56ns
The critical path consists of the following:
	'alloca' operation ('j') [6]  (0 ns)
	'load' operation ('j', sort_seperate_bucket/merge_sort.c:146) on local variable 'j' [14]  (0 ns)
	'add' operation ('j', sort_seperate_bucket/merge_sort.c:146) [37]  (0.88 ns)
	'store' operation ('store_ln146', sort_seperate_bucket/merge_sort.c:146) of variable 'j', sort_seperate_bucket/merge_sort.c:146 on local variable 'j' [38]  (0.453 ns)
	blocking operation 0.223 ns on control path)

 <State 2>: 3.36ns
The critical path consists of the following:
	'load' operation ('multi_radix_oct_kmerge_temp1_20_load', sort_seperate_bucket/merge_sort.c:130) on array 'multi_radix_oct_kmerge_temp1_20' [52]  (1.25 ns)
	'store' operation ('store_ln131', sort_seperate_bucket/merge_sort.c:131) of variable 'multi_radix_oct_kmerge_temp1_20_load', sort_seperate_bucket/merge_sort.c:130 on array 'multi_radix_oct_kmerge_temp2_10' [64]  (1.25 ns)
	blocking operation 0.859 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
