//! **************************************************************************
// Written by: Map P.40xd on Fri Mar 22 02:18:12 2013
//! **************************************************************************

SCHEMATIC START;
CONFIG VCCAUX = "3.3";
NET
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.pc_write_I"
        USELOWSKEWLINES;
COMP "tmds<0>" LOCATE = SITE "B5" LEVEL 1;
COMP "tmds<1>" LOCATE = SITE "D6" LEVEL 1;
COMP "tmds<2>" LOCATE = SITE "P7" LEVEL 1;
COMP "tmds<3>" LOCATE = SITE "N11" LEVEL 1;
COMP "MEM_CS" LOCATE = SITE "T9" LEVEL 1;
COMP "GPIO1" LOCATE = SITE "R5" LEVEL 1;
COMP "tmdsb<0>" LOCATE = SITE "A5" LEVEL 1;
COMP "tmdsb<1>" LOCATE = SITE "C6" LEVEL 1;
COMP "tmdsb<2>" LOCATE = SITE "M7" LEVEL 1;
COMP "tmdsb<3>" LOCATE = SITE "P11" LEVEL 1;
COMP "MEM_A<10>" LOCATE = SITE "C16" LEVEL 1;
COMP "MEM_A<11>" LOCATE = SITE "D16" LEVEL 1;
COMP "MEM_A<12>" LOCATE = SITE "B16" LEVEL 1;
COMP "MEM_BA<0>" LOCATE = SITE "T7" LEVEL 1;
COMP "MEM_BA<1>" LOCATE = SITE "T6" LEVEL 1;
COMP "MEM_DQ<0>" LOCATE = SITE "R16" LEVEL 1;
COMP "MEM_DQ<1>" LOCATE = SITE "E15" LEVEL 1;
COMP "MEM_DQ<2>" LOCATE = SITE "P16" LEVEL 1;
COMP "MEM_DQ<3>" LOCATE = SITE "A14" LEVEL 1;
COMP "MEM_DQ<4>" LOCATE = SITE "L16" LEVEL 1;
COMP "MEM_DQ<5>" LOCATE = SITE "M16" LEVEL 1;
COMP "MEM_DQ<6>" LOCATE = SITE "A13" LEVEL 1;
COMP "MEM_DQ<7>" LOCATE = SITE "N16" LEVEL 1;
COMP "CLK_100" LOCATE = SITE "N8" LEVEL 1;
COMP "AUDIO_L" LOCATE = SITE "D1" LEVEL 1;
COMP "AUDIO_R" LOCATE = SITE "D3" LEVEL 1;
COMP "MEM_A<0>" LOCATE = SITE "T5" LEVEL 1;
COMP "MEM_A<1>" LOCATE = SITE "T4" LEVEL 1;
COMP "MEM_A<2>" LOCATE = SITE "T12" LEVEL 1;
COMP "MEM_A<3>" LOCATE = SITE "T13" LEVEL 1;
COMP "MEM_A<4>" LOCATE = SITE "T14" LEVEL 1;
COMP "MEM_A<5>" LOCATE = SITE "T15" LEVEL 1;
COMP "MEM_A<6>" LOCATE = SITE "H16" LEVEL 1;
COMP "MEM_A<7>" LOCATE = SITE "G16" LEVEL 1;
COMP "MEM_A<8>" LOCATE = SITE "F16" LEVEL 1;
COMP "MEM_A<9>" LOCATE = SITE "E16" LEVEL 1;
COMP "MEM_CASn" LOCATE = SITE "A12" LEVEL 1;
COMP "MEM_RASn" LOCATE = SITE "J16" LEVEL 1;
COMP "MEM_CKE" LOCATE = SITE "T10" LEVEL 1;
COMP "MEM_CLK" LOCATE = SITE "T11" LEVEL 1;
COMP "MEM_DQM" LOCATE = SITE "T8" LEVEL 1;
COMP "MEM_WEn" LOCATE = SITE "K16" LEVEL 1;
PIN U_VIDEO/clk_vga_BUFG_pin<1> = BEL "U_VIDEO/clk_vga_BUFG" PINNAME O;
PIN "U_VIDEO/clk_vga_BUFG_pin<1>" CLOCK_DEDICATED_ROUTE = FALSE;
PIN SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0> = BEL "SP6_BUFIO_INSERT_ML_BUFIO2_0"
        PINNAME DIVCLK;
PIN DCM_MEMCNT_pins<3> = BEL "DCM_MEMCNT" PINNAME CLKIN;
PIN SP6_BUFIO_INSERT_ML_BUFIO2_1_pins<0> = BEL "SP6_BUFIO_INSERT_ML_BUFIO2_1"
        PINNAME DIVCLK;
PIN U_VIDEO/clocking_inst/DCM_SP_inst_pins<5> = BEL
        "U_VIDEO/clocking_inst/DCM_SP_inst" PINNAME CLKIN;
TIMEGRP CLK_100 = BEL "IO_Address_r_0" BEL "IO_Address_r_1" BEL
        "IO_Address_r_2" BEL "IO_Address_r_3" BEL "IO_Address_r_4" BEL
        "IO_Address_r_5" BEL "IO_Address_r_6" BEL "IO_Address_r_7" BEL
        "IO_Address_r_8" BEL "IO_Address_r_9" BEL "IO_Address_r_10" BEL
        "IO_Address_r_11" BEL "IO_Address_r_12" BEL "IO_Address_r_13" BEL
        "IO_Address_r_14" BEL "IO_Address_r_15" BEL "IO_Address_r_16" BEL
        "IO_Address_r_17" BEL "IO_Address_r_18" BEL "IO_Address_r_19" BEL
        "IO_Address_r_20" BEL "IO_Address_r_21" BEL "IO_Address_r_22" BEL
        "IO_Address_r_23" BEL "IO_Address_r_24" BEL "IO_Write_data_r_0" BEL
        "IO_Write_data_r_1" BEL "IO_Write_data_r_2" BEL "IO_Write_data_r_3"
        BEL "IO_Write_data_r_4" BEL "IO_Write_data_r_5" BEL
        "IO_Write_data_r_6" BEL "IO_Write_data_r_7" BEL "IO_Read_Strobe_r" BEL
        "IO_Write_Strobe_r" BEL "GPIO1" BEL "IO_Ready" BEL "IO_EN_r" BEL
        "CLK_100_IBUFG_BUFG" PIN "SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0>" PIN
        "DCM_MEMCNT_pins<3>" PIN "SP6_BUFIO_INSERT_ML_BUFIO2_1_pins<0>" PIN
        "U_VIDEO/clocking_inst/DCM_SP_inst_pins<5>";
PIN mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_pins<26>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1"
        PINNAME CLKA;
PIN mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_pins<27>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1"
        PINNAME CLKB;
PIN mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_pins<26>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1"
        PINNAME CLKA;
PIN mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_pins<27>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1"
        PINNAME CLKB;
PIN mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_pins<26>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1"
        PINNAME CLKA;
PIN mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_pins<27>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1"
        PINNAME CLKB;
PIN mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_pins<26>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1"
        PINNAME CLKA;
PIN mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_pins<27>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1"
        PINNAME CLKB;
PIN mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_pins<26>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1"
        PINNAME CLKA;
PIN mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_pins<27>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1"
        PINNAME CLKB;
PIN mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_pins<26>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1"
        PINNAME CLKA;
PIN mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_pins<27>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1"
        PINNAME CLKB;
PIN mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_pins<26>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1"
        PINNAME CLKA;
PIN mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_pins<27>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1"
        PINNAME CLKB;
PIN mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_pins<26>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1"
        PINNAME CLKA;
PIN mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_pins<27>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1"
        PINNAME CLKB;
PIN mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_pins<26>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1"
        PINNAME CLKA;
PIN mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_pins<27>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1"
        PINNAME CLKB;
PIN mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_pins<26>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1"
        PINNAME CLKA;
PIN mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_pins<27>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1"
        PINNAME CLKB;
PIN
        mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_pins<26>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1"
        PINNAME CLKA;
PIN
        mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_pins<27>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1"
        PINNAME CLKB;
PIN
        mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_pins<26>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1"
        PINNAME CLKA;
PIN
        mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_pins<27>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1"
        PINNAME CLKB;
PIN
        mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_pins<26>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1"
        PINNAME CLKA;
PIN
        mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_pins<27>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1"
        PINNAME CLKB;
PIN
        mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_pins<26>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1"
        PINNAME CLKA;
PIN
        mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_pins<27>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1"
        PINNAME CLKB;
PIN
        mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_pins<26>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1"
        PINNAME CLKA;
PIN
        mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_pins<27>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1"
        PINNAME CLKB;
PIN
        mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_pins<26>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1"
        PINNAME CLKA;
PIN
        mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_pins<27>
        = BEL
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1"
        PINNAME CLKB;
PIN ram_arbit/U_MEMCNT/ODDR2_inst_pins<1> = BEL
        "ram_arbit/U_MEMCNT/ODDR2_inst" PINNAME CK0;
PIN ram_arbit/U_MEMCNT/ODDR2_inst_pins<2> = BEL
        "ram_arbit/U_MEMCNT/ODDR2_inst" PINNAME CK1;
TIMEGRP CLK_167 = BEL "ram_arbit/U_MEMCNT/refresh_timer_13" BEL
        "ram_arbit/U_MEMCNT/refresh_timer_11" BEL
        "ram_arbit/U_MEMCNT/refresh_timer_10" BEL
        "ram_arbit/U_MEMCNT/refresh_timer_12" BEL
        "ram_arbit/U_MEMCNT/refresh_timer_6" BEL
        "ram_arbit/U_MEMCNT/refresh_timer_5" BEL
        "ram_arbit/U_MEMCNT/refresh_timer_7" BEL
        "ram_arbit/U_MEMCNT/refresh_timer_4" BEL
        "ram_arbit/U_MEMCNT/refresh_timer_1" BEL
        "ram_arbit/U_MEMCNT/vblank_cnt_1" BEL
        "ram_arbit/U_MEMCNT/vblank_cnt_0" BEL "ram_arbit/U_MEMCNT/MEM_A_12"
        BEL "ram_arbit/U_MEMCNT/MEM_A_11" BEL "ram_arbit/U_MEMCNT/MEM_A_10"
        BEL "ram_arbit/U_MEMCNT/MEM_A_9" BEL "ram_arbit/U_MEMCNT/MEM_A_8" BEL
        "ram_arbit/U_MEMCNT/MEM_A_7" BEL "ram_arbit/U_MEMCNT/MEM_A_6" BEL
        "ram_arbit/U_MEMCNT/MEM_A_5" BEL "ram_arbit/U_MEMCNT/MEM_A_4" BEL
        "ram_arbit/U_MEMCNT/MEM_A_3" BEL "ram_arbit/U_MEMCNT/MEM_A_2" BEL
        "ram_arbit/U_MEMCNT/MEM_A_1" BEL "ram_arbit/U_MEMCNT/MEM_A_0" BEL
        "ram_arbit/U_MEMCNT/MEM_BA_1" BEL "ram_arbit/U_MEMCNT/MEM_BA_0" BEL
        "ram_arbit/U_MEMCNT/activated_row_10" BEL
        "ram_arbit/U_MEMCNT/activated_row_9" BEL
        "ram_arbit/U_MEMCNT/activated_row_8" BEL
        "ram_arbit/U_MEMCNT/activated_row_7" BEL
        "ram_arbit/U_MEMCNT/activated_row_6" BEL
        "ram_arbit/U_MEMCNT/activated_row_5" BEL
        "ram_arbit/U_MEMCNT/activated_row_4" BEL
        "ram_arbit/U_MEMCNT/activated_row_3" BEL
        "ram_arbit/U_MEMCNT/activated_row_2" BEL
        "ram_arbit/U_MEMCNT/activated_row_1" BEL
        "ram_arbit/U_MEMCNT/activated_row_0" BEL
        "ram_arbit/U_MEMCNT/vblank_last" BEL "CLK_167_BUFG" BEL
        "ram_arbit/U_MEMCNT/refresh_timer_9" BEL
        "ram_arbit/U_MEMCNT/refresh_timer_8" BEL
        "ram_arbit/U_MEMCNT/refresh_timer_3" BEL
        "ram_arbit/U_MEMCNT/refresh_timer_2" BEL
        "ram_arbit/U_MEMCNT/refresh_timer_0" BEL "ram_arbit/U_MEMCNT/MEM_WEn"
        BEL "ram_arbit/U_MEMCNT/MEM_CASn" BEL "ram_arbit/U_MEMCNT/MEM_CKE" BEL
        "ram_arbit/U_MEMCNT/MEM_RASn" BEL "ram_arbit/U_MEMCNT/all_precharged"
        BEL "ram_arbit/U_MEMCNT/MEM_DQM" BEL
        "ram_arbit/U_MEMCNT/is_initialized" BEL "ram_arbit/U_MEMCNT/OK_STROBE"
        BEL "ram_arbit/U_MEMCNT/dout_en" BEL
        "ram_arbit/U_MEMCNT/row_activated" BEL
        "ram_arbit/U_MEMCNT/op_needs_strobe" BEL
        "ram_arbit/U_MEMCNT/refresh_pending" BEL
        "ram_arbit/U_MEMCNT/wait_timer_1" BEL
        "ram_arbit/U_MEMCNT/wait_timer_0" BEL
        "ram_arbit/U_MEMCNT/wait_timer_2" BEL
        "ram_arbit/U_MEMCNT/wait_timer_3" PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_pins<26>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_pins<27>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_pins<26>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_pins<27>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_pins<26>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_pins<27>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_pins<26>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_pins<27>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_pins<26>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_pins<27>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_pins<26>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_pins<27>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_pins<26>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_pins<27>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_pins<26>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_pins<27>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_pins<26>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_pins<27>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_pins<26>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_pins<27>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_pins<26>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_pins<27>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_pins<26>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_pins<27>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_pins<26>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_pins<27>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_pins<26>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_pins<27>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_pins<26>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_pins<27>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_pins<26>"
        PIN
        "mcu0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_pins<27>"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_exists_i"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/running"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_1"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data_write"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/previous_RX"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase"
        BEL "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sleep_i" BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX" BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_cmd"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/if_debug_ready_i"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/active_wakeup"
        BEL "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Valid_Instr"
        BEL "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/swx_ready"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Interrupt_i"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_DataBits"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Start"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/data_is_sent"
        BEL "mcu0/U0/iomodule_0/IO_Addr_Strobe" BEL
        "mcu0/U0/iomodule_0/io_ready_Q" BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_N"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_hit_0"
        BEL "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm"
        BEL "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid"
        BEL "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I"
        BEL "mcu0/U0/iomodule_0/Using_IO_Bus.io_read_keep" BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Stop_CPU_FDRSE"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Stop_Instr_Fetch_FDRSE"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress"
        BEL "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_n"
        BEL "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_sleep"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_Read_i"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i"
        BEL "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I"
        BEL "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force_Val2_FDRSE"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Ext_NM_BRK_FDRSE"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/frame_error"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/overrun_error"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[1].First_Bit.First_Bit_I"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_buffer_empty_i"
        BEL "mcu0/U0/iomodule_0/lmb_io_select_keep" BEL
        "mcu0/U0/dlmb_cntlr/Sl_Rdy" BEL "mcu0/U0/dlmb_cntlr/lmb_as" BEL
        "mcu0/U0/dlmb/POR_FF_I" BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/running_clock"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/register_write"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/wb_read_imm_reg_1_i"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/new_dbg_instr_shifting_CLK"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/read_register_MSR_1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_dbg_exec"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_6"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_5"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_4"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_3"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_2"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_11"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_0"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_6"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_5"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_4"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_3"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_2"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Detect_Commands.sample_1_0"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_32"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_31"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_30"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_29"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_28"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_27"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_26"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_25"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_24"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_23"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_22"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_21"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_20"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_19"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_18"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_17"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_16"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_15"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_14"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_13"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_12"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_11"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_10"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_9"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_8"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_7"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_6"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_5"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_4"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_3"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_2"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_0"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_0"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.of_valid_FDR_I"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/break_Pipe_i"
        BEL "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/d_AS_I" BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mul_Handling.mbar_first"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/EX_First_Cycle"
        BEL "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/byte_i" BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_i" BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_decode_I"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic"
        BEL "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump2_I" BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mtsmsr_write_i"
        BEL "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/set_BIP_I"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Dbg_Clean_Stop"
        BEL "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_lwx_I"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/load_Store_i"
        BEL "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_swx_I"
        BEL "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sext8" BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sext16" BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/select_ALU_Carry"
        BEL "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/FPU_Cond_1"
        BEL "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/FPU_Cond_0"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_is_sleep"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper_1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper_0"
        BEL "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/writing" BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Unsigned_Op" BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Shift_Carry_In"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/enable_Interrupts_I"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_4"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_2"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_0"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel_1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel_0"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Compare_Instr"
        BEL "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reset_BIP_I"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP0_FDE"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP1_FDE"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_Carry_FDE"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force1_FDRE"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force2_FDRE"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force_Val1_FDRE"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Use_Reg_Neg_S_FDRE"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Use_Reg_Neg_DI_FDRE"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Reg_Test_Equal_FDSE"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_EX_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/PC_EX_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/PC_EX_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/PC_EX_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/PC_EX_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/PC_EX_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_EX_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/PC_EX_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/PC_EX_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_EX_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/PC_EX_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/PC_EX_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/PC_EX_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[0].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[1].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[2].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[3].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[4].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[5].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[6].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[7].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[8].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[9].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[10].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[11].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[12].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[13].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[14].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[16].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[18].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[19].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[20].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[21].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[22].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[23].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[24].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[25].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[26].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[27].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[28].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[31].Result_Mux_Bit_I/EX_Result_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_15"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_14"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_13"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_12"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_11"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_10"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_9"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_8"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_7"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_6"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_5"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_4"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_3"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_2"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_1"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_0"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_0"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_3"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_5"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_6"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count_9"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count_8"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count_7"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count_6"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count_5"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count_4"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count_3"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count_2"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count_1"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_Counter.Count_0"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_2"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_0"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_1"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_2"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_3"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_4"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_5"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_6"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_7"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_0"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_1"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_2"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_3"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_4"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_5"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_6"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_7"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[2].Rest_Bits.Others_I"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[3].Rest_Bits.Others_I"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[4].Rest_Bits.Others_I"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[5].Rest_Bits.Others_I"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[6].Rest_Bits.Others_I"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[7].Rest_Bits.Others_I"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[8].Rest_Bits.Others_I"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Delay_16/Use_unisim.XIL_SRL16E_I1"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mid_Start_Bit_SRL16/Use_unisim.XIL_SRL16E_I1"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_2"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_1"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_0"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I"
        BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/DIV16_SRL16E/Use_unisim.XIL_SRL16E_I1"
        BEL "mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_0" BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_1" BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_2" BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_3" BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_4" BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5" BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6" BEL
        "mcu0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_7" BEL
        "mcu0/U0/iomodule_0/io_bus_read_data_0" BEL
        "mcu0/U0/iomodule_0/io_bus_read_data_1" BEL
        "mcu0/U0/iomodule_0/io_bus_read_data_2" BEL
        "mcu0/U0/iomodule_0/io_bus_read_data_3" BEL
        "mcu0/U0/iomodule_0/io_bus_read_data_4" BEL
        "mcu0/U0/iomodule_0/io_bus_read_data_5" BEL
        "mcu0/U0/iomodule_0/io_bus_read_data_6" BEL
        "mcu0/U0/iomodule_0/io_bus_read_data_7" BEL
        "mcu0/U0/iomodule_0/IO_Address_0" BEL
        "mcu0/U0/iomodule_0/IO_Address_1" BEL
        "mcu0/U0/iomodule_0/IO_Address_2" BEL
        "mcu0/U0/iomodule_0/IO_Address_3" BEL
        "mcu0/U0/iomodule_0/IO_Address_4" BEL
        "mcu0/U0/iomodule_0/IO_Address_5" BEL
        "mcu0/U0/iomodule_0/IO_Address_6" BEL
        "mcu0/U0/iomodule_0/IO_Address_7" BEL
        "mcu0/U0/iomodule_0/IO_Address_8" BEL
        "mcu0/U0/iomodule_0/IO_Address_9" BEL
        "mcu0/U0/iomodule_0/IO_Address_10" BEL
        "mcu0/U0/iomodule_0/IO_Address_11" BEL
        "mcu0/U0/iomodule_0/IO_Address_12" BEL
        "mcu0/U0/iomodule_0/IO_Address_13" BEL
        "mcu0/U0/iomodule_0/IO_Address_14" BEL
        "mcu0/U0/iomodule_0/IO_Address_15" BEL
        "mcu0/U0/iomodule_0/IO_Address_16" BEL
        "mcu0/U0/iomodule_0/IO_Address_17" BEL
        "mcu0/U0/iomodule_0/IO_Address_18" BEL
        "mcu0/U0/iomodule_0/IO_Address_19" BEL
        "mcu0/U0/iomodule_0/IO_Address_20" BEL
        "mcu0/U0/iomodule_0/IO_Address_21" BEL
        "mcu0/U0/iomodule_0/IO_Address_22" BEL
        "mcu0/U0/iomodule_0/IO_Address_23" BEL
        "mcu0/U0/iomodule_0/IO_Address_24" BEL
        "mcu0/U0/iomodule_0/IO_Address_31" BEL
        "mcu0/U0/iomodule_0/write_data_0" BEL
        "mcu0/U0/iomodule_0/write_data_1" BEL
        "mcu0/U0/iomodule_0/write_data_2" BEL
        "mcu0/U0/iomodule_0/write_data_3" BEL
        "mcu0/U0/iomodule_0/write_data_4" BEL
        "mcu0/U0/iomodule_0/write_data_5" BEL
        "mcu0/U0/iomodule_0/write_data_6" BEL
        "mcu0/U0/iomodule_0/write_data_7" BEL
        "mcu0/U0/iomodule_0/IO_Write_Data_0" BEL
        "mcu0/U0/iomodule_0/IO_Write_Data_1" BEL
        "mcu0/U0/iomodule_0/IO_Write_Data_2" BEL
        "mcu0/U0/iomodule_0/IO_Write_Data_3" BEL
        "mcu0/U0/iomodule_0/IO_Write_Data_4" BEL
        "mcu0/U0/iomodule_0/IO_Write_Data_5" BEL
        "mcu0/U0/iomodule_0/IO_Write_Data_6" BEL
        "mcu0/U0/iomodule_0/IO_Write_Data_7" BEL
        "mcu0/U0/iomodule_0/lmb_reg_read" BEL
        "mcu0/U0/iomodule_0/lmb_reg_write" BEL
        "mcu0/U0/iomodule_0/lmb_abus_Q_5" BEL
        "mcu0/U0/iomodule_0/lmb_abus_Q_4" BEL
        "mcu0/U0/iomodule_0/lmb_abus_Q_3" BEL
        "mcu0/U0/iomodule_0/lmb_abus_Q_2" BEL
        "mcu0/U0/iomodule_0/lmb_abus_Q_1" BEL
        "mcu0/U0/iomodule_0/lmb_abus_Q_0" BEL
        "mcu0/U0/iomodule_0/lmb_reg_read_Q" BEL
        "mcu0/U0/iomodule_0/IO_Read_Strobe" BEL
        "mcu0/U0/iomodule_0/IO_Write_Strobe" BEL
        "mcu0/U0/filter_reset.reset_vec_2" BEL
        "mcu0/U0/filter_reset.reset_vec_1" BEL
        "mcu0/U0/filter_reset.reset_vec_0" BEL "mcu0/U0/LMB_Rst" BEL
        "mcu0/U0/ilmb_cntlr/lmb_as" BEL "mcu0/U0/ilmb_cntlr/Sl_Rdy" BEL
        "ram_arbit/U_MEMCNT/mem_dout_6" BEL "ram_arbit/U_MEMCNT/mem_dout_7"
        BEL "ram_arbit/U_MEMCNT/mem_dout_5" BEL
        "ram_arbit/U_MEMCNT/mem_dout_4" BEL "ram_arbit/U_MEMCNT/mem_dout_3"
        BEL "ram_arbit/U_MEMCNT/mem_dout_2" BEL
        "ram_arbit/U_MEMCNT/mem_dout_1" BEL "ram_arbit/U_MEMCNT/mem_dout_0"
        BEL "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Mshreg_sync_reset" BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/sync_reset" BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcu0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        PIN "ram_arbit/U_MEMCNT/ODDR2_inst_pins<1>" PIN
        "ram_arbit/U_MEMCNT/ODDR2_inst_pins<2>" PIN
        "ram_arbit/U_MEMCNT/ODDR2_inst_pins<1>" PIN
        "ram_arbit/U_MEMCNT/ODDR2_inst_pins<2>";
PIN U_VIDEO/Inst_dvid/ODDR2_blue_pins<1> = BEL "U_VIDEO/Inst_dvid/ODDR2_blue"
        PINNAME CK0;
PIN U_VIDEO/Inst_dvid/ODDR2_clock_pins<1> = BEL
        "U_VIDEO/Inst_dvid/ODDR2_clock" PINNAME CK0;
PIN U_VIDEO/Inst_dvid/ODDR2_green_pins<1> = BEL
        "U_VIDEO/Inst_dvid/ODDR2_green" PINNAME CK0;
PIN U_VIDEO/Inst_dvid/ODDR2_red_pins<1> = BEL "U_VIDEO/Inst_dvid/ODDR2_red"
        PINNAME CK0;
TIMEGRP U_VIDEO_clk_dvi = BEL "U_VIDEO/Inst_dvid/shift_blue_9" BEL
        "U_VIDEO/Inst_dvid/shift_blue_8" BEL "U_VIDEO/Inst_dvid/shift_blue_7"
        BEL "U_VIDEO/Inst_dvid/shift_blue_6" BEL
        "U_VIDEO/Inst_dvid/shift_blue_5" BEL "U_VIDEO/Inst_dvid/shift_blue_4"
        BEL "U_VIDEO/Inst_dvid/shift_blue_3" BEL
        "U_VIDEO/Inst_dvid/shift_blue_2" BEL "U_VIDEO/Inst_dvid/shift_blue_1"
        BEL "U_VIDEO/Inst_dvid/shift_blue_0" BEL
        "U_VIDEO/Inst_dvid/shift_green_9" BEL
        "U_VIDEO/Inst_dvid/shift_green_8" BEL
        "U_VIDEO/Inst_dvid/shift_green_7" BEL
        "U_VIDEO/Inst_dvid/shift_green_6" BEL
        "U_VIDEO/Inst_dvid/shift_green_5" BEL
        "U_VIDEO/Inst_dvid/shift_green_4" BEL
        "U_VIDEO/Inst_dvid/shift_green_3" BEL
        "U_VIDEO/Inst_dvid/shift_green_2" BEL
        "U_VIDEO/Inst_dvid/shift_green_1" BEL
        "U_VIDEO/Inst_dvid/shift_green_0" BEL "U_VIDEO/Inst_dvid/shift_red_9"
        BEL "U_VIDEO/Inst_dvid/shift_red_8" BEL
        "U_VIDEO/Inst_dvid/shift_red_7" BEL "U_VIDEO/Inst_dvid/shift_red_6"
        BEL "U_VIDEO/Inst_dvid/shift_red_5" BEL
        "U_VIDEO/Inst_dvid/shift_red_4" BEL "U_VIDEO/Inst_dvid/shift_red_3"
        BEL "U_VIDEO/Inst_dvid/shift_red_2" BEL
        "U_VIDEO/Inst_dvid/shift_red_1" BEL "U_VIDEO/Inst_dvid/shift_red_0"
        BEL "U_VIDEO/Inst_dvid/shift_clock_9" BEL
        "U_VIDEO/Inst_dvid/shift_clock_8" BEL
        "U_VIDEO/Inst_dvid/shift_clock_7" BEL
        "U_VIDEO/Inst_dvid/shift_clock_6" BEL
        "U_VIDEO/Inst_dvid/shift_clock_5" BEL
        "U_VIDEO/Inst_dvid/shift_clock_4" BEL
        "U_VIDEO/Inst_dvid/shift_clock_3" BEL
        "U_VIDEO/Inst_dvid/shift_clock_2" BEL
        "U_VIDEO/Inst_dvid/shift_clock_1" BEL
        "U_VIDEO/Inst_dvid/shift_clock_0" BEL "U_VIDEO/clk_dvi_BUFG" PIN
        "U_VIDEO/Inst_dvid/ODDR2_blue_pins<1>" PIN
        "U_VIDEO/Inst_dvid/ODDR2_clock_pins<1>" PIN
        "U_VIDEO/Inst_dvid/ODDR2_green_pins<1>" PIN
        "U_VIDEO/Inst_dvid/ODDR2_red_pins<1>";
TIMEGRP U_VIDEO_clk_vga = BEL "U_VIDEO/Inst_dvid/latched_blue_8" BEL
        "U_VIDEO/Inst_dvid/latched_blue_5" BEL
        "U_VIDEO/Inst_dvid/latched_blue_4" BEL
        "U_VIDEO/Inst_dvid/latched_blue_3" BEL
        "U_VIDEO/Inst_dvid/latched_blue_1" BEL
        "U_VIDEO/Inst_dvid/latched_green_8" BEL
        "U_VIDEO/Inst_dvid/latched_green_7" BEL
        "U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias_3" BEL
        "U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias_2" BEL
        "U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias_1" BEL
        "U_VIDEO/Inst_dvid/TDMS_encoder_blue/dc_bias_0" BEL
        "U_VIDEO/Inst_dvid/TDMS_encoder_blue/encoded_8" BEL
        "U_VIDEO/Inst_dvid/TDMS_encoder_blue/encoded_5" BEL
        "U_VIDEO/Inst_dvid/TDMS_encoder_blue/encoded_4" BEL
        "U_VIDEO/Inst_dvid/TDMS_encoder_blue/encoded_3" BEL
        "U_VIDEO/Inst_dvid/TDMS_encoder_blue/encoded_1" BEL
        "U_VIDEO/Inst_dvid/TDMS_encoder_green/dc_bias_3" BEL
        "U_VIDEO/Inst_dvid/TDMS_encoder_green/dc_bias_2" BEL
        "U_VIDEO/Inst_dvid/TDMS_encoder_green/dc_bias_1" BEL
        "U_VIDEO/Inst_dvid/TDMS_encoder_green/dc_bias_0" BEL
        "U_VIDEO/Inst_dvid/TDMS_encoder_green/encoded_7" BEL
        "U_VIDEO/Inst_dvid/TDMS_encoder_red/dc_bias_3" BEL
        "U_VIDEO/Inst_dvid/TDMS_encoder_red/dc_bias_1" BEL
        "U_VIDEO/Inst_dvid/TDMS_encoder_red/dc_bias_0" BEL
        "U_VIDEO/Inst_vga/r_hCounter_9" BEL "U_VIDEO/Inst_vga/r_hCounter_8"
        BEL "U_VIDEO/Inst_vga/r_hCounter_7" BEL
        "U_VIDEO/Inst_vga/r_hCounter_6" BEL "U_VIDEO/Inst_vga/r_hCounter_5"
        BEL "U_VIDEO/Inst_vga/r_hCounter_4" BEL
        "U_VIDEO/Inst_vga/r_hCounter_3" BEL "U_VIDEO/Inst_vga/r_hCounter_2"
        BEL "U_VIDEO/Inst_vga/r_hCounter_1" BEL
        "U_VIDEO/Inst_vga/r_hCounter_0" BEL "U_VIDEO/Inst_vga/r_blank" BEL
        "U_VIDEO/Inst_vga/r_vSync" BEL "U_VIDEO/Inst_vga/r_vCounter_11" BEL
        "U_VIDEO/Inst_vga/r_vCounter_10" BEL "U_VIDEO/Inst_vga/r_vCounter_9"
        BEL "U_VIDEO/Inst_vga/r_vCounter_8" BEL
        "U_VIDEO/Inst_vga/r_vCounter_7" BEL "U_VIDEO/Inst_vga/r_vCounter_6"
        BEL "U_VIDEO/Inst_vga/r_vCounter_5" BEL
        "U_VIDEO/Inst_vga/r_vCounter_4" BEL "U_VIDEO/Inst_vga/r_vCounter_3"
        BEL "U_VIDEO/Inst_vga/r_vCounter_2" BEL
        "U_VIDEO/Inst_vga/r_vCounter_1" BEL "U_VIDEO/Inst_vga/r_vCounter_0"
        BEL "U_VIDEO/Inst_vga/r_hSync" BEL "U_VIDEO/clk_vga_BUFG" BEL
        "U_VIDEO/Inst_dvid/Mshreg_latched_red_9" BEL
        "U_VIDEO/Inst_dvid/latched_red_9" BEL
        "U_VIDEO/Inst_dvid/Mshreg_latched_red_7" BEL
        "U_VIDEO/Inst_dvid/latched_red_7" BEL
        "U_VIDEO/Inst_dvid/Mshreg_latched_red_6" BEL
        "U_VIDEO/Inst_dvid/latched_red_6" BEL
        "U_VIDEO/Inst_dvid/Mshreg_latched_blue_9" BEL
        "U_VIDEO/Inst_dvid/latched_blue_9" BEL
        "U_VIDEO/Inst_dvid/Mshreg_latched_blue_7" BEL
        "U_VIDEO/Inst_dvid/latched_blue_7" BEL
        "U_VIDEO/Inst_dvid/Mshreg_latched_blue_6" BEL
        "U_VIDEO/Inst_dvid/latched_blue_6" BEL
        "U_VIDEO/Inst_dvid/Mshreg_latched_blue_2" BEL
        "U_VIDEO/Inst_dvid/latched_blue_2" BEL
        "U_VIDEO/Inst_dvid/Mshreg_latched_blue_0" BEL
        "U_VIDEO/Inst_dvid/latched_blue_0" BEL
        "U_VIDEO/Inst_dvid/Mshreg_latched_green_9" BEL
        "U_VIDEO/Inst_dvid/latched_green_9" BEL
        "U_VIDEO/Inst_dvid/Mshreg_latched_red_8" BEL
        "U_VIDEO/Inst_dvid/latched_red_8";
PIN U_VIDEO/Inst_dvid/ODDR2_blue_pins<2> = BEL "U_VIDEO/Inst_dvid/ODDR2_blue"
        PINNAME CK1;
PIN U_VIDEO/Inst_dvid/ODDR2_clock_pins<2> = BEL
        "U_VIDEO/Inst_dvid/ODDR2_clock" PINNAME CK1;
PIN U_VIDEO/Inst_dvid/ODDR2_green_pins<2> = BEL
        "U_VIDEO/Inst_dvid/ODDR2_green" PINNAME CK1;
PIN U_VIDEO/Inst_dvid/ODDR2_red_pins<2> = BEL "U_VIDEO/Inst_dvid/ODDR2_red"
        PINNAME CK1;
TIMEGRP U_VIDEO_clk_dvin = BEL "U_VIDEO/clk_dvin_BUFG" PIN
        "U_VIDEO/Inst_dvid/ODDR2_blue_pins<2>" PIN
        "U_VIDEO/Inst_dvid/ODDR2_clock_pins<2>" PIN
        "U_VIDEO/Inst_dvid/ODDR2_green_pins<2>" PIN
        "U_VIDEO/Inst_dvid/ODDR2_red_pins<2>";
NET "CLK_100_IBUFG" PERIOD = 10 ns HIGH 50%;
TS_CLK_100 = PERIOD TIMEGRP "CLK_100" 100 MHz HIGH 50% INPUT_JITTER 0.095 ns;
TS_U_VIDEO_clk_dvi = PERIOD TIMEGRP "U_VIDEO_clk_dvi" TS_CLK_100 * 1.25 HIGH
        50% INPUT_JITTER 0.095 ns;
TS_U_VIDEO_clk_dvin = PERIOD TIMEGRP "U_VIDEO_clk_dvin" TS_CLK_100 * 1.25
        PHASE 4 ns HIGH 50% INPUT_JITTER 0.095 ns;
TS_U_VIDEO_clk_vga = PERIOD TIMEGRP "U_VIDEO_clk_vga" TS_CLK_100 / 4 HIGH 50%
        INPUT_JITTER 0.095 ns;
TS_CLK_167 = PERIOD TIMEGRP "CLK_167" TS_CLK_100 * 1.33333333 HIGH 50%
        INPUT_JITTER 0.095 ns;
SCHEMATIC END;

