/******************************************************************************
 *  Copyright (C) 2018 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 ******************************************************************************/

/******************************************************************************
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Wed Jan 31 08:26:13 2018
 *                 Full Compile MD5 Checksum  36fa557b9d77d63cdc0ac87283c01f75
 *                     (minus title and desc)
 *                 MD5 Checksum               d14349ac677c3700db0dee99eabdc617
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1963
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              r_1979/Linux/combo_header.pl
 *                 DVTSWVER                   LOCAL r_1979/Linux/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_CPU_CTRL_H__
#define BCHP_CPU_CTRL_H__

/***************************************************************************
 *CPU_CTRL - Control registers
 ***************************************************************************/
#define BCHP_CPU_CTRL_REVID                      0x00150000 /* [RO][32] CPU_SUBSYS Revision ID */
#define BCHP_CPU_CTRL_CTRL                       0x00150004 /* [RW][32] Main Control Register */
#define BCHP_CPU_CTRL_SW_SPARE0                  0x0015000c /* [RW][32] Software Spare Register 0 */
#define BCHP_CPU_CTRL_SW_SPARE1                  0x00150010 /* [RW][32] Software Spare Register 1 */
#define BCHP_CPU_CTRL_SW_SPARE2                  0x00150014 /* [RW][32] Software Spare Register 2 */
#define BCHP_CPU_CTRL_SW_SPARE3                  0x00150018 /* [RW][32] Software Spare Register 3 */
#define BCHP_CPU_CTRL_RBUS_ERR_ADDR              0x0015001c /* [RO][32] RBUS Error Address */
#define BCHP_CPU_CTRL_RBUS_ERR_DATA              0x00150020 /* [RO][32] RBUS Error Write Data */
#define BCHP_CPU_CTRL_RBUS_ERR_XAC               0x00150024 /* [RO][32] RBUS Error Transaction */
#define BCHP_CPU_CTRL_RBUS_ERR_CTRL              0x00150028 /* [RW][32] RBUS Error Control */
#define BCHP_CPU_CTRL_GP0                        0x00150030 /* [RW][32] CPU General Purpose Register 0 */
#define BCHP_CPU_CTRL_GP1                        0x00150034 /* [RW][32] CPU General Purpose Register 1 */
#define BCHP_CPU_CTRL_GP2                        0x00150038 /* [RW][32] CPU General Purpose Register 2 */
#define BCHP_CPU_CTRL_GP3                        0x0015003c /* [RW][32] CPU General Purpose Register 3 */
#define BCHP_CPU_CTRL_GP4                        0x00150040 /* [RW][32] CPU General Purpose Register 4 */
#define BCHP_CPU_CTRL_GP5                        0x00150044 /* [RW][32] CPU General Purpose Register 5 */
#define BCHP_CPU_CTRL_GP6                        0x00150048 /* [RW][32] CPU General Purpose Register 6 */
#define BCHP_CPU_CTRL_GP7                        0x0015004c /* [RW][32] CPU General Purpose Register 7 */
#define BCHP_CPU_CTRL_GP8                        0x00150050 /* [RW][32] CPU General Purpose Register 8 */
#define BCHP_CPU_CTRL_GP9                        0x00150054 /* [RW][32] CPU General Purpose Register 9 */
#define BCHP_CPU_CTRL_GP10                       0x00150058 /* [RW][32] CPU General Purpose Register 10 */
#define BCHP_CPU_CTRL_GP11                       0x0015005c /* [RW][32] CPU General Purpose Register 11 */
#define BCHP_CPU_CTRL_GP12                       0x00150060 /* [RW][32] CPU General Purpose Register 12 */
#define BCHP_CPU_CTRL_GP13                       0x00150064 /* [RW][32] CPU General Purpose Register 13 */
#define BCHP_CPU_CTRL_GP14                       0x00150068 /* [RW][32] CPU General Purpose Register 14 */
#define BCHP_CPU_CTRL_GP15                       0x0015006c /* [RW][32] CPU General Purpose Register 15 */
#define BCHP_CPU_CTRL_GP16                       0x00150070 /* [RW][32] CPU General Purpose Register 16 */
#define BCHP_CPU_CTRL_GP17                       0x00150074 /* [RW][32] CPU General Purpose Register 17 */
#define BCHP_CPU_CTRL_GP18                       0x00150078 /* [RW][32] CPU General Purpose Register 18 */
#define BCHP_CPU_CTRL_GP19                       0x0015007c /* [RW][32] CPU General Purpose Register 19 */
#define BCHP_CPU_CTRL_GP20                       0x00150080 /* [RW][32] CPU General Purpose Register 20 */
#define BCHP_CPU_CTRL_GP21                       0x00150084 /* [RW][32] CPU General Purpose Register 21 */
#define BCHP_CPU_CTRL_GP22                       0x00150088 /* [RW][32] CPU General Purpose Register 22 */
#define BCHP_CPU_CTRL_GP23                       0x0015008c /* [RW][32] CPU General Purpose Register 23 */
#define BCHP_CPU_CTRL_GP24                       0x00150090 /* [RW][32] CPU General Purpose Register 24 */
#define BCHP_CPU_CTRL_GP25                       0x00150094 /* [RW][32] CPU General Purpose Register 25 */
#define BCHP_CPU_CTRL_GP26                       0x00150098 /* [RW][32] CPU General Purpose Register 26 */
#define BCHP_CPU_CTRL_GP27                       0x0015009c /* [RW][32] CPU General Purpose Register 27 */
#define BCHP_CPU_CTRL_GP28                       0x001500a0 /* [RW][32] CPU General Purpose Register 28 */
#define BCHP_CPU_CTRL_GP29                       0x001500a4 /* [RW][32] CPU General Purpose Register 29 */
#define BCHP_CPU_CTRL_GP30                       0x001500a8 /* [RW][32] CPU General Purpose Register 30 */
#define BCHP_CPU_CTRL_GP31                       0x001500ac /* [RW][32] CPU General Purpose Register 31 */
#define BCHP_CPU_CTRL_GP32                       0x001500b0 /* [RW][32] CPU General Purpose Register 32 */
#define BCHP_CPU_CTRL_GP33                       0x001500b4 /* [RW][32] CPU General Purpose Register 33 */
#define BCHP_CPU_CTRL_GP34                       0x001500b8 /* [RW][32] CPU General Purpose Register 34 */
#define BCHP_CPU_CTRL_GP35                       0x001500bc /* [RW][32] CPU General Purpose Register 35 */
#define BCHP_CPU_CTRL_GP36                       0x001500c0 /* [RW][32] CPU General Purpose Register 36 */
#define BCHP_CPU_CTRL_GP37                       0x001500c4 /* [RW][32] CPU General Purpose Register 37 */
#define BCHP_CPU_CTRL_GP38                       0x001500c8 /* [RW][32] CPU General Purpose Register 38 */
#define BCHP_CPU_CTRL_GP39                       0x001500cc /* [RW][32] CPU General Purpose Register 39 */
#define BCHP_CPU_CTRL_GP40                       0x001500d0 /* [RW][32] CPU General Purpose Register 40 */
#define BCHP_CPU_CTRL_GP41                       0x001500d4 /* [RW][32] CPU General Purpose Register 41 */
#define BCHP_CPU_CTRL_GP42                       0x001500d8 /* [RW][32] CPU General Purpose Register 42 */
#define BCHP_CPU_CTRL_GP43                       0x001500dc /* [RW][32] CPU General Purpose Register 43 */
#define BCHP_CPU_CTRL_GP44                       0x001500e0 /* [RW][32] CPU General Purpose Register 44 */
#define BCHP_CPU_CTRL_GP45                       0x001500e4 /* [RW][32] CPU General Purpose Register 45 */
#define BCHP_CPU_CTRL_GP46                       0x001500e8 /* [RW][32] CPU General Purpose Register 46 */
#define BCHP_CPU_CTRL_GP47                       0x001500ec /* [RW][32] CPU General Purpose Register 47 */
#define BCHP_CPU_CTRL_GP48                       0x001500f0 /* [RW][32] CPU General Purpose Register 48 */
#define BCHP_CPU_CTRL_GP49                       0x001500f4 /* [RW][32] CPU General Purpose Register 49 */
#define BCHP_CPU_CTRL_GP50                       0x001500f8 /* [RW][32] CPU General Purpose Register 50 */
#define BCHP_CPU_CTRL_GP51                       0x001500fc /* [RW][32] CPU General Purpose Register 51 */
#define BCHP_CPU_CTRL_GP52                       0x00150100 /* [RW][32] CPU General Purpose Register 52 */
#define BCHP_CPU_CTRL_GP53                       0x00150104 /* [RW][32] CPU General Purpose Register 53 */
#define BCHP_CPU_CTRL_GP54                       0x00150108 /* [RW][32] CPU General Purpose Register 54 */
#define BCHP_CPU_CTRL_GP55                       0x0015010c /* [RW][32] CPU General Purpose Register 55 */
#define BCHP_CPU_CTRL_GP56                       0x00150110 /* [RW][32] CPU General Purpose Register 56 */
#define BCHP_CPU_CTRL_GP57                       0x00150114 /* [RW][32] CPU General Purpose Register 57 */
#define BCHP_CPU_CTRL_GP58                       0x00150118 /* [RW][32] CPU General Purpose Register 58 */
#define BCHP_CPU_CTRL_GP59                       0x0015011c /* [RW][32] CPU General Purpose Register 59 */
#define BCHP_CPU_CTRL_GP60                       0x00150120 /* [RW][32] CPU General Purpose Register 60 */
#define BCHP_CPU_CTRL_GP61                       0x00150124 /* [RW][32] CPU General Purpose Register 61 */
#define BCHP_CPU_CTRL_GP62                       0x00150128 /* [RW][32] CPU General Purpose Register 62 */
#define BCHP_CPU_CTRL_GP63                       0x0015012c /* [RW][32] CPU General Purpose Register 63 */
#define BCHP_CPU_CTRL_GP64                       0x00150130 /* [RW][32] CPU General Purpose Register 64 */
#define BCHP_CPU_CTRL_GP65                       0x00150134 /* [RW][32] CPU General Purpose Register 65 */
#define BCHP_CPU_CTRL_GP66                       0x00150138 /* [RW][32] CPU General Purpose Register 66 */
#define BCHP_CPU_CTRL_GP67                       0x0015013c /* [RW][32] CPU General Purpose Register 67 */
#define BCHP_CPU_CTRL_GP68                       0x00150140 /* [RW][32] CPU General Purpose Register 68 */
#define BCHP_CPU_CTRL_GP69                       0x00150144 /* [RW][32] CPU General Purpose Register 69 */
#define BCHP_CPU_CTRL_GP70                       0x00150148 /* [RW][32] CPU General Purpose Register 70 */
#define BCHP_CPU_CTRL_GP71                       0x0015014c /* [RW][32] CPU General Purpose Register 71 */
#define BCHP_CPU_CTRL_GP72                       0x00150150 /* [RW][32] CPU General Purpose Register 72 */
#define BCHP_CPU_CTRL_GP73                       0x00150154 /* [RW][32] CPU General Purpose Register 73 */
#define BCHP_CPU_CTRL_GP74                       0x00150158 /* [RW][32] CPU General Purpose Register 74 */
#define BCHP_CPU_CTRL_GP75                       0x0015015c /* [RW][32] CPU General Purpose Register 75 */
#define BCHP_CPU_CTRL_GP76                       0x00150160 /* [RW][32] CPU General Purpose Register 76 */
#define BCHP_CPU_CTRL_GP77                       0x00150164 /* [RW][32] CPU General Purpose Register 77 */
#define BCHP_CPU_CTRL_GP78                       0x00150168 /* [RW][32] CPU General Purpose Register 78 */
#define BCHP_CPU_CTRL_GP79                       0x0015016c /* [RW][32] CPU General Purpose Register 79 */
#define BCHP_CPU_CTRL_GP80                       0x00150170 /* [RW][32] CPU General Purpose Register 80 */
#define BCHP_CPU_CTRL_GP81                       0x00150174 /* [RW][32] CPU General Purpose Register 81 */
#define BCHP_CPU_CTRL_GP82                       0x00150178 /* [RW][32] CPU General Purpose Register 82 */
#define BCHP_CPU_CTRL_GP83                       0x0015017c /* [RW][32] CPU General Purpose Register 83 */
#define BCHP_CPU_CTRL_GP84                       0x00150180 /* [RW][32] CPU General Purpose Register 84 */
#define BCHP_CPU_CTRL_GP85                       0x00150184 /* [RW][32] CPU General Purpose Register 85 */
#define BCHP_CPU_CTRL_GP86                       0x00150188 /* [RW][32] CPU General Purpose Register 86 */
#define BCHP_CPU_CTRL_GP87                       0x0015018c /* [RW][32] CPU General Purpose Register 87 */
#define BCHP_CPU_CTRL_GP88                       0x00150190 /* [RW][32] CPU General Purpose Register 88 */
#define BCHP_CPU_CTRL_GP89                       0x00150194 /* [RW][32] CPU General Purpose Register 89 */
#define BCHP_CPU_CTRL_GP90                       0x00150198 /* [RW][32] CPU General Purpose Register 90 */
#define BCHP_CPU_CTRL_GP91                       0x0015019c /* [RW][32] CPU General Purpose Register 91 */
#define BCHP_CPU_CTRL_GP92                       0x001501a0 /* [RW][32] CPU General Purpose Register 92 */
#define BCHP_CPU_CTRL_GP93                       0x001501a4 /* [RW][32] CPU General Purpose Register 93 */
#define BCHP_CPU_CTRL_GP94                       0x001501a8 /* [RW][32] CPU General Purpose Register 94 */
#define BCHP_CPU_CTRL_GP95                       0x001501ac /* [RW][32] CPU General Purpose Register 95 */
#define BCHP_CPU_CTRL_GP96                       0x001501b0 /* [RW][32] CPU General Purpose Register 96 */
#define BCHP_CPU_CTRL_GP97                       0x001501b4 /* [RW][32] CPU General Purpose Register 97 */
#define BCHP_CPU_CTRL_GP98                       0x001501b8 /* [RW][32] CPU General Purpose Register 98 */
#define BCHP_CPU_CTRL_GP99                       0x001501bc /* [RW][32] CPU General Purpose Register 99 */
#define BCHP_CPU_CTRL_GP100                      0x001501c0 /* [RW][32] CPU General Purpose Register 100 */
#define BCHP_CPU_CTRL_GP101                      0x001501c4 /* [RW][32] CPU General Purpose Register 101 */
#define BCHP_CPU_CTRL_GP102                      0x001501c8 /* [RW][32] CPU General Purpose Register 102 */
#define BCHP_CPU_CTRL_GP103                      0x001501cc /* [RW][32] CPU General Purpose Register 103 */
#define BCHP_CPU_CTRL_GP104                      0x001501d0 /* [RW][32] CPU General Purpose Register 104 */
#define BCHP_CPU_CTRL_GP105                      0x001501d4 /* [RW][32] CPU General Purpose Register 105 */
#define BCHP_CPU_CTRL_GP106                      0x001501d8 /* [RW][32] CPU General Purpose Register 106 */
#define BCHP_CPU_CTRL_GP107                      0x001501dc /* [RW][32] CPU General Purpose Register 107 */
#define BCHP_CPU_CTRL_GP108                      0x001501e0 /* [RW][32] CPU General Purpose Register 108 */
#define BCHP_CPU_CTRL_GP109                      0x001501e4 /* [RW][32] CPU General Purpose Register 109 */
#define BCHP_CPU_CTRL_GP110                      0x001501e8 /* [RW][32] CPU General Purpose Register 110 */
#define BCHP_CPU_CTRL_GP111                      0x001501ec /* [RW][32] CPU General Purpose Register 111 */
#define BCHP_CPU_CTRL_GP112                      0x001501f0 /* [RW][32] CPU General Purpose Register 112 */
#define BCHP_CPU_CTRL_GP113                      0x001501f4 /* [RW][32] CPU General Purpose Register 113 */
#define BCHP_CPU_CTRL_GP114                      0x001501f8 /* [RW][32] CPU General Purpose Register 114 */
#define BCHP_CPU_CTRL_GP115                      0x001501fc /* [RW][32] CPU General Purpose Register 115 */
#define BCHP_CPU_CTRL_GP116                      0x00150200 /* [RW][32] CPU General Purpose Register 116 */
#define BCHP_CPU_CTRL_GP117                      0x00150204 /* [RW][32] CPU General Purpose Register 117 */
#define BCHP_CPU_CTRL_GP118                      0x00150208 /* [RW][32] CPU General Purpose Register 118 */
#define BCHP_CPU_CTRL_GP119                      0x0015020c /* [RW][32] CPU General Purpose Register 119 */
#define BCHP_CPU_CTRL_GP120                      0x00150210 /* [RW][32] CPU General Purpose Register 120 */
#define BCHP_CPU_CTRL_GP121                      0x00150214 /* [RW][32] CPU General Purpose Register 121 */
#define BCHP_CPU_CTRL_GP122                      0x00150218 /* [RW][32] CPU General Purpose Register 122 */
#define BCHP_CPU_CTRL_GP123                      0x0015021c /* [RW][32] CPU General Purpose Register 123 */
#define BCHP_CPU_CTRL_GP124                      0x00150220 /* [RW][32] CPU General Purpose Register 124 */
#define BCHP_CPU_CTRL_GP125                      0x00150224 /* [RW][32] CPU General Purpose Register 125 */
#define BCHP_CPU_CTRL_GP126                      0x00150228 /* [RW][32] CPU General Purpose Register 126 */
#define BCHP_CPU_CTRL_GP127                      0x0015022c /* [RW][32] CPU General Purpose Register 127 */
#define BCHP_CPU_CTRL_BLOCK_START_ADDR0_M0       0x0015023c /* [RW][32] Block Range Start Address 0 for AHB M0 */
#define BCHP_CPU_CTRL_BLOCK_START_ADDR1_M0       0x00150240 /* [RW][32] Block Range Start Address 1 for AHB M0 */
#define BCHP_CPU_CTRL_BLOCK_END_ADDR0_M0         0x00150244 /* [RW][32] Block Range End Address 0 for AHB M0 */
#define BCHP_CPU_CTRL_BLOCK_END_ADDR1_M0         0x00150248 /* [RW][32] Block Range End Address 1 for AHB M0 */
#define BCHP_CPU_CTRL_BLOCK_START_ADDR0_M1       0x0015024c /* [RW][32] Block Range Start Address 0 for AHB M1 */
#define BCHP_CPU_CTRL_BLOCK_START_ADDR1_M1       0x00150250 /* [RW][32] Block Range Start Address 1 for AHB M1 */
#define BCHP_CPU_CTRL_BLOCK_END_ADDR0_M1         0x00150254 /* [RW][32] Block Range End Address 0 for AHB M1 */
#define BCHP_CPU_CTRL_BLOCK_END_ADDR1_M1         0x00150258 /* [RW][32] Block Range End Address 1 for AHB M1 */
#define BCHP_CPU_CTRL_BLOCK_START_ADDR0_M2       0x0015025c /* [RW][32] Block Range Start Address 0 for AHB M2 */
#define BCHP_CPU_CTRL_BLOCK_START_ADDR1_M2       0x00150260 /* [RW][32] Block Range Start Address 1 for AHB M2 */
#define BCHP_CPU_CTRL_BLOCK_END_ADDR0_M2         0x00150264 /* [RW][32] Block Range End Address 0 for AHB M2 */
#define BCHP_CPU_CTRL_BLOCK_END_ADDR1_M2         0x00150268 /* [RW][32] Block Range End Address 1 for AHB M2 */
#define BCHP_CPU_CTRL_BLOCK_RANGE_CTRL           0x0015026c /* [RW][32] Block Range Control */

/***************************************************************************
 *REVID - CPU_SUBSYS Revision ID
 ***************************************************************************/
/* CPU_CTRL :: REVID :: reserved0 [31:16] */
#define BCHP_CPU_CTRL_REVID_reserved0_MASK                         0xffff0000
#define BCHP_CPU_CTRL_REVID_reserved0_SHIFT                        16

/* CPU_CTRL :: REVID :: MAJOR [15:08] */
#define BCHP_CPU_CTRL_REVID_MAJOR_MASK                             0x0000ff00
#define BCHP_CPU_CTRL_REVID_MAJOR_SHIFT                            8

/* CPU_CTRL :: REVID :: MINOR [07:00] */
#define BCHP_CPU_CTRL_REVID_MINOR_MASK                             0x000000ff
#define BCHP_CPU_CTRL_REVID_MINOR_SHIFT                            0

/***************************************************************************
 *CTRL - Main Control Register
 ***************************************************************************/
/* CPU_CTRL :: CTRL :: reserved0 [31:16] */
#define BCHP_CPU_CTRL_CTRL_reserved0_MASK                          0xffff0000
#define BCHP_CPU_CTRL_CTRL_reserved0_SHIFT                         16

/* CPU_CTRL :: CTRL :: RBUS_TIMEOUT_SEL [15:12] */
#define BCHP_CPU_CTRL_CTRL_RBUS_TIMEOUT_SEL_MASK                   0x0000f000
#define BCHP_CPU_CTRL_CTRL_RBUS_TIMEOUT_SEL_SHIFT                  12
#define BCHP_CPU_CTRL_CTRL_RBUS_TIMEOUT_SEL_DEFAULT                0x0000000c

/* CPU_CTRL :: CTRL :: WDOG_EN [11:11] */
#define BCHP_CPU_CTRL_CTRL_WDOG_EN_MASK                            0x00000800
#define BCHP_CPU_CTRL_CTRL_WDOG_EN_SHIFT                           11
#define BCHP_CPU_CTRL_CTRL_WDOG_EN_DEFAULT                         0x00000000

/* CPU_CTRL :: CTRL :: WDOG_RST_EN [10:10] */
#define BCHP_CPU_CTRL_CTRL_WDOG_RST_EN_MASK                        0x00000400
#define BCHP_CPU_CTRL_CTRL_WDOG_RST_EN_SHIFT                       10
#define BCHP_CPU_CTRL_CTRL_WDOG_RST_EN_DEFAULT                     0x00000000

/* CPU_CTRL :: CTRL :: reserved1 [09:04] */
#define BCHP_CPU_CTRL_CTRL_reserved1_MASK                          0x000003f0
#define BCHP_CPU_CTRL_CTRL_reserved1_SHIFT                         4

/* CPU_CTRL :: CTRL :: UART_RST [03:03] */
#define BCHP_CPU_CTRL_CTRL_UART_RST_MASK                           0x00000008
#define BCHP_CPU_CTRL_CTRL_UART_RST_SHIFT                          3
#define BCHP_CPU_CTRL_CTRL_UART_RST_DEFAULT                        0x00000000

/* CPU_CTRL :: CTRL :: reserved2 [02:00] */
#define BCHP_CPU_CTRL_CTRL_reserved2_MASK                          0x00000007
#define BCHP_CPU_CTRL_CTRL_reserved2_SHIFT                         0

/***************************************************************************
 *SW_SPARE0 - Software Spare Register 0
 ***************************************************************************/
/* CPU_CTRL :: SW_SPARE0 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_SW_SPARE0_SPARE_MASK                         0xffffffff
#define BCHP_CPU_CTRL_SW_SPARE0_SPARE_SHIFT                        0
#define BCHP_CPU_CTRL_SW_SPARE0_SPARE_DEFAULT                      0x00000000

/***************************************************************************
 *SW_SPARE1 - Software Spare Register 1
 ***************************************************************************/
/* CPU_CTRL :: SW_SPARE1 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_SW_SPARE1_SPARE_MASK                         0xffffffff
#define BCHP_CPU_CTRL_SW_SPARE1_SPARE_SHIFT                        0
#define BCHP_CPU_CTRL_SW_SPARE1_SPARE_DEFAULT                      0x00000000

/***************************************************************************
 *SW_SPARE2 - Software Spare Register 2
 ***************************************************************************/
/* CPU_CTRL :: SW_SPARE2 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_SW_SPARE2_SPARE_MASK                         0xffffffff
#define BCHP_CPU_CTRL_SW_SPARE2_SPARE_SHIFT                        0
#define BCHP_CPU_CTRL_SW_SPARE2_SPARE_DEFAULT                      0x00000000

/***************************************************************************
 *SW_SPARE3 - Software Spare Register 3
 ***************************************************************************/
/* CPU_CTRL :: SW_SPARE3 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_SW_SPARE3_SPARE_MASK                         0xffffffff
#define BCHP_CPU_CTRL_SW_SPARE3_SPARE_SHIFT                        0
#define BCHP_CPU_CTRL_SW_SPARE3_SPARE_DEFAULT                      0x00000000

/***************************************************************************
 *RBUS_ERR_ADDR - RBUS Error Address
 ***************************************************************************/
/* CPU_CTRL :: RBUS_ERR_ADDR :: ADDR [31:00] */
#define BCHP_CPU_CTRL_RBUS_ERR_ADDR_ADDR_MASK                      0xffffffff
#define BCHP_CPU_CTRL_RBUS_ERR_ADDR_ADDR_SHIFT                     0

/***************************************************************************
 *RBUS_ERR_DATA - RBUS Error Write Data
 ***************************************************************************/
/* CPU_CTRL :: RBUS_ERR_DATA :: DATA [31:00] */
#define BCHP_CPU_CTRL_RBUS_ERR_DATA_DATA_MASK                      0xffffffff
#define BCHP_CPU_CTRL_RBUS_ERR_DATA_DATA_SHIFT                     0

/***************************************************************************
 *RBUS_ERR_XAC - RBUS Error Transaction
 ***************************************************************************/
/* CPU_CTRL :: RBUS_ERR_XAC :: reserved0 [31:01] */
#define BCHP_CPU_CTRL_RBUS_ERR_XAC_reserved0_MASK                  0xfffffffe
#define BCHP_CPU_CTRL_RBUS_ERR_XAC_reserved0_SHIFT                 1

/* CPU_CTRL :: RBUS_ERR_XAC :: XAC [00:00] */
#define BCHP_CPU_CTRL_RBUS_ERR_XAC_XAC_MASK                        0x00000001
#define BCHP_CPU_CTRL_RBUS_ERR_XAC_XAC_SHIFT                       0

/***************************************************************************
 *RBUS_ERR_CTRL - RBUS Error Control
 ***************************************************************************/
/* CPU_CTRL :: RBUS_ERR_CTRL :: reserved0 [31:01] */
#define BCHP_CPU_CTRL_RBUS_ERR_CTRL_reserved0_MASK                 0xfffffffe
#define BCHP_CPU_CTRL_RBUS_ERR_CTRL_reserved0_SHIFT                1

/* CPU_CTRL :: RBUS_ERR_CTRL :: CLR [00:00] */
#define BCHP_CPU_CTRL_RBUS_ERR_CTRL_CLR_MASK                       0x00000001
#define BCHP_CPU_CTRL_RBUS_ERR_CTRL_CLR_SHIFT                      0
#define BCHP_CPU_CTRL_RBUS_ERR_CTRL_CLR_DEFAULT                    0x00000000

/***************************************************************************
 *GP0 - CPU General Purpose Register 0
 ***************************************************************************/
/* CPU_CTRL :: GP0 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP0_SPARE_MASK                               0xffffffff
#define BCHP_CPU_CTRL_GP0_SPARE_SHIFT                              0
#define BCHP_CPU_CTRL_GP0_SPARE_DEFAULT                            0x00000000

/***************************************************************************
 *GP1 - CPU General Purpose Register 1
 ***************************************************************************/
/* CPU_CTRL :: GP1 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP1_SPARE_MASK                               0xffffffff
#define BCHP_CPU_CTRL_GP1_SPARE_SHIFT                              0
#define BCHP_CPU_CTRL_GP1_SPARE_DEFAULT                            0x00000000

/***************************************************************************
 *GP2 - CPU General Purpose Register 2
 ***************************************************************************/
/* CPU_CTRL :: GP2 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP2_SPARE_MASK                               0xffffffff
#define BCHP_CPU_CTRL_GP2_SPARE_SHIFT                              0
#define BCHP_CPU_CTRL_GP2_SPARE_DEFAULT                            0x00000000

/***************************************************************************
 *GP3 - CPU General Purpose Register 3
 ***************************************************************************/
/* CPU_CTRL :: GP3 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP3_SPARE_MASK                               0xffffffff
#define BCHP_CPU_CTRL_GP3_SPARE_SHIFT                              0
#define BCHP_CPU_CTRL_GP3_SPARE_DEFAULT                            0x00000000

/***************************************************************************
 *GP4 - CPU General Purpose Register 4
 ***************************************************************************/
/* CPU_CTRL :: GP4 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP4_SPARE_MASK                               0xffffffff
#define BCHP_CPU_CTRL_GP4_SPARE_SHIFT                              0
#define BCHP_CPU_CTRL_GP4_SPARE_DEFAULT                            0x00000000

/***************************************************************************
 *GP5 - CPU General Purpose Register 5
 ***************************************************************************/
/* CPU_CTRL :: GP5 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP5_SPARE_MASK                               0xffffffff
#define BCHP_CPU_CTRL_GP5_SPARE_SHIFT                              0
#define BCHP_CPU_CTRL_GP5_SPARE_DEFAULT                            0x00000000

/***************************************************************************
 *GP6 - CPU General Purpose Register 6
 ***************************************************************************/
/* CPU_CTRL :: GP6 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP6_SPARE_MASK                               0xffffffff
#define BCHP_CPU_CTRL_GP6_SPARE_SHIFT                              0
#define BCHP_CPU_CTRL_GP6_SPARE_DEFAULT                            0x00000000

/***************************************************************************
 *GP7 - CPU General Purpose Register 7
 ***************************************************************************/
/* CPU_CTRL :: GP7 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP7_SPARE_MASK                               0xffffffff
#define BCHP_CPU_CTRL_GP7_SPARE_SHIFT                              0
#define BCHP_CPU_CTRL_GP7_SPARE_DEFAULT                            0x00000000

/***************************************************************************
 *GP8 - CPU General Purpose Register 8
 ***************************************************************************/
/* CPU_CTRL :: GP8 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP8_SPARE_MASK                               0xffffffff
#define BCHP_CPU_CTRL_GP8_SPARE_SHIFT                              0
#define BCHP_CPU_CTRL_GP8_SPARE_DEFAULT                            0x00000000

/***************************************************************************
 *GP9 - CPU General Purpose Register 9
 ***************************************************************************/
/* CPU_CTRL :: GP9 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP9_SPARE_MASK                               0xffffffff
#define BCHP_CPU_CTRL_GP9_SPARE_SHIFT                              0
#define BCHP_CPU_CTRL_GP9_SPARE_DEFAULT                            0x00000000

/***************************************************************************
 *GP10 - CPU General Purpose Register 10
 ***************************************************************************/
/* CPU_CTRL :: GP10 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP10_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP10_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP10_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP11 - CPU General Purpose Register 11
 ***************************************************************************/
/* CPU_CTRL :: GP11 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP11_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP11_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP11_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP12 - CPU General Purpose Register 12
 ***************************************************************************/
/* CPU_CTRL :: GP12 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP12_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP12_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP12_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP13 - CPU General Purpose Register 13
 ***************************************************************************/
/* CPU_CTRL :: GP13 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP13_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP13_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP13_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP14 - CPU General Purpose Register 14
 ***************************************************************************/
/* CPU_CTRL :: GP14 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP14_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP14_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP14_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP15 - CPU General Purpose Register 15
 ***************************************************************************/
/* CPU_CTRL :: GP15 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP15_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP15_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP15_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP16 - CPU General Purpose Register 16
 ***************************************************************************/
/* CPU_CTRL :: GP16 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP16_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP16_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP16_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP17 - CPU General Purpose Register 17
 ***************************************************************************/
/* CPU_CTRL :: GP17 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP17_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP17_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP17_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP18 - CPU General Purpose Register 18
 ***************************************************************************/
/* CPU_CTRL :: GP18 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP18_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP18_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP18_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP19 - CPU General Purpose Register 19
 ***************************************************************************/
/* CPU_CTRL :: GP19 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP19_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP19_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP19_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP20 - CPU General Purpose Register 20
 ***************************************************************************/
/* CPU_CTRL :: GP20 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP20_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP20_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP20_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP21 - CPU General Purpose Register 21
 ***************************************************************************/
/* CPU_CTRL :: GP21 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP21_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP21_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP21_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP22 - CPU General Purpose Register 22
 ***************************************************************************/
/* CPU_CTRL :: GP22 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP22_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP22_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP22_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP23 - CPU General Purpose Register 23
 ***************************************************************************/
/* CPU_CTRL :: GP23 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP23_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP23_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP23_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP24 - CPU General Purpose Register 24
 ***************************************************************************/
/* CPU_CTRL :: GP24 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP24_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP24_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP24_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP25 - CPU General Purpose Register 25
 ***************************************************************************/
/* CPU_CTRL :: GP25 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP25_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP25_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP25_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP26 - CPU General Purpose Register 26
 ***************************************************************************/
/* CPU_CTRL :: GP26 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP26_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP26_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP26_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP27 - CPU General Purpose Register 27
 ***************************************************************************/
/* CPU_CTRL :: GP27 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP27_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP27_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP27_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP28 - CPU General Purpose Register 28
 ***************************************************************************/
/* CPU_CTRL :: GP28 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP28_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP28_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP28_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP29 - CPU General Purpose Register 29
 ***************************************************************************/
/* CPU_CTRL :: GP29 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP29_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP29_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP29_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP30 - CPU General Purpose Register 30
 ***************************************************************************/
/* CPU_CTRL :: GP30 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP30_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP30_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP30_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP31 - CPU General Purpose Register 31
 ***************************************************************************/
/* CPU_CTRL :: GP31 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP31_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP31_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP31_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP32 - CPU General Purpose Register 32
 ***************************************************************************/
/* CPU_CTRL :: GP32 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP32_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP32_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP32_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP33 - CPU General Purpose Register 33
 ***************************************************************************/
/* CPU_CTRL :: GP33 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP33_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP33_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP33_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP34 - CPU General Purpose Register 34
 ***************************************************************************/
/* CPU_CTRL :: GP34 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP34_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP34_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP34_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP35 - CPU General Purpose Register 35
 ***************************************************************************/
/* CPU_CTRL :: GP35 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP35_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP35_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP35_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP36 - CPU General Purpose Register 36
 ***************************************************************************/
/* CPU_CTRL :: GP36 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP36_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP36_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP36_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP37 - CPU General Purpose Register 37
 ***************************************************************************/
/* CPU_CTRL :: GP37 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP37_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP37_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP37_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP38 - CPU General Purpose Register 38
 ***************************************************************************/
/* CPU_CTRL :: GP38 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP38_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP38_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP38_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP39 - CPU General Purpose Register 39
 ***************************************************************************/
/* CPU_CTRL :: GP39 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP39_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP39_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP39_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP40 - CPU General Purpose Register 40
 ***************************************************************************/
/* CPU_CTRL :: GP40 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP40_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP40_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP40_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP41 - CPU General Purpose Register 41
 ***************************************************************************/
/* CPU_CTRL :: GP41 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP41_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP41_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP41_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP42 - CPU General Purpose Register 42
 ***************************************************************************/
/* CPU_CTRL :: GP42 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP42_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP42_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP42_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP43 - CPU General Purpose Register 43
 ***************************************************************************/
/* CPU_CTRL :: GP43 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP43_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP43_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP43_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP44 - CPU General Purpose Register 44
 ***************************************************************************/
/* CPU_CTRL :: GP44 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP44_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP44_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP44_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP45 - CPU General Purpose Register 45
 ***************************************************************************/
/* CPU_CTRL :: GP45 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP45_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP45_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP45_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP46 - CPU General Purpose Register 46
 ***************************************************************************/
/* CPU_CTRL :: GP46 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP46_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP46_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP46_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP47 - CPU General Purpose Register 47
 ***************************************************************************/
/* CPU_CTRL :: GP47 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP47_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP47_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP47_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP48 - CPU General Purpose Register 48
 ***************************************************************************/
/* CPU_CTRL :: GP48 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP48_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP48_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP48_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP49 - CPU General Purpose Register 49
 ***************************************************************************/
/* CPU_CTRL :: GP49 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP49_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP49_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP49_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP50 - CPU General Purpose Register 50
 ***************************************************************************/
/* CPU_CTRL :: GP50 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP50_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP50_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP50_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP51 - CPU General Purpose Register 51
 ***************************************************************************/
/* CPU_CTRL :: GP51 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP51_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP51_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP51_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP52 - CPU General Purpose Register 52
 ***************************************************************************/
/* CPU_CTRL :: GP52 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP52_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP52_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP52_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP53 - CPU General Purpose Register 53
 ***************************************************************************/
/* CPU_CTRL :: GP53 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP53_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP53_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP53_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP54 - CPU General Purpose Register 54
 ***************************************************************************/
/* CPU_CTRL :: GP54 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP54_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP54_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP54_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP55 - CPU General Purpose Register 55
 ***************************************************************************/
/* CPU_CTRL :: GP55 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP55_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP55_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP55_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP56 - CPU General Purpose Register 56
 ***************************************************************************/
/* CPU_CTRL :: GP56 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP56_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP56_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP56_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP57 - CPU General Purpose Register 57
 ***************************************************************************/
/* CPU_CTRL :: GP57 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP57_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP57_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP57_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP58 - CPU General Purpose Register 58
 ***************************************************************************/
/* CPU_CTRL :: GP58 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP58_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP58_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP58_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP59 - CPU General Purpose Register 59
 ***************************************************************************/
/* CPU_CTRL :: GP59 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP59_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP59_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP59_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP60 - CPU General Purpose Register 60
 ***************************************************************************/
/* CPU_CTRL :: GP60 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP60_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP60_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP60_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP61 - CPU General Purpose Register 61
 ***************************************************************************/
/* CPU_CTRL :: GP61 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP61_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP61_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP61_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP62 - CPU General Purpose Register 62
 ***************************************************************************/
/* CPU_CTRL :: GP62 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP62_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP62_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP62_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP63 - CPU General Purpose Register 63
 ***************************************************************************/
/* CPU_CTRL :: GP63 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP63_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP63_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP63_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP64 - CPU General Purpose Register 64
 ***************************************************************************/
/* CPU_CTRL :: GP64 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP64_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP64_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP64_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP65 - CPU General Purpose Register 65
 ***************************************************************************/
/* CPU_CTRL :: GP65 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP65_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP65_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP65_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP66 - CPU General Purpose Register 66
 ***************************************************************************/
/* CPU_CTRL :: GP66 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP66_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP66_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP66_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP67 - CPU General Purpose Register 67
 ***************************************************************************/
/* CPU_CTRL :: GP67 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP67_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP67_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP67_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP68 - CPU General Purpose Register 68
 ***************************************************************************/
/* CPU_CTRL :: GP68 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP68_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP68_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP68_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP69 - CPU General Purpose Register 69
 ***************************************************************************/
/* CPU_CTRL :: GP69 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP69_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP69_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP69_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP70 - CPU General Purpose Register 70
 ***************************************************************************/
/* CPU_CTRL :: GP70 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP70_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP70_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP70_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP71 - CPU General Purpose Register 71
 ***************************************************************************/
/* CPU_CTRL :: GP71 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP71_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP71_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP71_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP72 - CPU General Purpose Register 72
 ***************************************************************************/
/* CPU_CTRL :: GP72 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP72_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP72_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP72_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP73 - CPU General Purpose Register 73
 ***************************************************************************/
/* CPU_CTRL :: GP73 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP73_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP73_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP73_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP74 - CPU General Purpose Register 74
 ***************************************************************************/
/* CPU_CTRL :: GP74 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP74_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP74_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP74_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP75 - CPU General Purpose Register 75
 ***************************************************************************/
/* CPU_CTRL :: GP75 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP75_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP75_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP75_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP76 - CPU General Purpose Register 76
 ***************************************************************************/
/* CPU_CTRL :: GP76 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP76_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP76_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP76_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP77 - CPU General Purpose Register 77
 ***************************************************************************/
/* CPU_CTRL :: GP77 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP77_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP77_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP77_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP78 - CPU General Purpose Register 78
 ***************************************************************************/
/* CPU_CTRL :: GP78 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP78_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP78_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP78_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP79 - CPU General Purpose Register 79
 ***************************************************************************/
/* CPU_CTRL :: GP79 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP79_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP79_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP79_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP80 - CPU General Purpose Register 80
 ***************************************************************************/
/* CPU_CTRL :: GP80 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP80_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP80_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP80_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP81 - CPU General Purpose Register 81
 ***************************************************************************/
/* CPU_CTRL :: GP81 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP81_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP81_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP81_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP82 - CPU General Purpose Register 82
 ***************************************************************************/
/* CPU_CTRL :: GP82 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP82_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP82_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP82_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP83 - CPU General Purpose Register 83
 ***************************************************************************/
/* CPU_CTRL :: GP83 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP83_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP83_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP83_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP84 - CPU General Purpose Register 84
 ***************************************************************************/
/* CPU_CTRL :: GP84 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP84_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP84_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP84_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP85 - CPU General Purpose Register 85
 ***************************************************************************/
/* CPU_CTRL :: GP85 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP85_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP85_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP85_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP86 - CPU General Purpose Register 86
 ***************************************************************************/
/* CPU_CTRL :: GP86 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP86_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP86_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP86_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP87 - CPU General Purpose Register 87
 ***************************************************************************/
/* CPU_CTRL :: GP87 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP87_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP87_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP87_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP88 - CPU General Purpose Register 88
 ***************************************************************************/
/* CPU_CTRL :: GP88 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP88_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP88_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP88_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP89 - CPU General Purpose Register 89
 ***************************************************************************/
/* CPU_CTRL :: GP89 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP89_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP89_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP89_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP90 - CPU General Purpose Register 90
 ***************************************************************************/
/* CPU_CTRL :: GP90 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP90_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP90_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP90_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP91 - CPU General Purpose Register 91
 ***************************************************************************/
/* CPU_CTRL :: GP91 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP91_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP91_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP91_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP92 - CPU General Purpose Register 92
 ***************************************************************************/
/* CPU_CTRL :: GP92 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP92_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP92_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP92_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP93 - CPU General Purpose Register 93
 ***************************************************************************/
/* CPU_CTRL :: GP93 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP93_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP93_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP93_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP94 - CPU General Purpose Register 94
 ***************************************************************************/
/* CPU_CTRL :: GP94 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP94_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP94_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP94_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP95 - CPU General Purpose Register 95
 ***************************************************************************/
/* CPU_CTRL :: GP95 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP95_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP95_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP95_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP96 - CPU General Purpose Register 96
 ***************************************************************************/
/* CPU_CTRL :: GP96 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP96_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP96_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP96_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP97 - CPU General Purpose Register 97
 ***************************************************************************/
/* CPU_CTRL :: GP97 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP97_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP97_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP97_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP98 - CPU General Purpose Register 98
 ***************************************************************************/
/* CPU_CTRL :: GP98 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP98_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP98_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP98_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP99 - CPU General Purpose Register 99
 ***************************************************************************/
/* CPU_CTRL :: GP99 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP99_SPARE_MASK                              0xffffffff
#define BCHP_CPU_CTRL_GP99_SPARE_SHIFT                             0
#define BCHP_CPU_CTRL_GP99_SPARE_DEFAULT                           0x00000000

/***************************************************************************
 *GP100 - CPU General Purpose Register 100
 ***************************************************************************/
/* CPU_CTRL :: GP100 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP100_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP100_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP100_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *GP101 - CPU General Purpose Register 101
 ***************************************************************************/
/* CPU_CTRL :: GP101 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP101_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP101_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP101_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *GP102 - CPU General Purpose Register 102
 ***************************************************************************/
/* CPU_CTRL :: GP102 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP102_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP102_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP102_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *GP103 - CPU General Purpose Register 103
 ***************************************************************************/
/* CPU_CTRL :: GP103 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP103_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP103_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP103_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *GP104 - CPU General Purpose Register 104
 ***************************************************************************/
/* CPU_CTRL :: GP104 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP104_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP104_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP104_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *GP105 - CPU General Purpose Register 105
 ***************************************************************************/
/* CPU_CTRL :: GP105 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP105_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP105_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP105_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *GP106 - CPU General Purpose Register 106
 ***************************************************************************/
/* CPU_CTRL :: GP106 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP106_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP106_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP106_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *GP107 - CPU General Purpose Register 107
 ***************************************************************************/
/* CPU_CTRL :: GP107 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP107_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP107_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP107_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *GP108 - CPU General Purpose Register 108
 ***************************************************************************/
/* CPU_CTRL :: GP108 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP108_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP108_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP108_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *GP109 - CPU General Purpose Register 109
 ***************************************************************************/
/* CPU_CTRL :: GP109 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP109_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP109_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP109_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *GP110 - CPU General Purpose Register 110
 ***************************************************************************/
/* CPU_CTRL :: GP110 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP110_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP110_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP110_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *GP111 - CPU General Purpose Register 111
 ***************************************************************************/
/* CPU_CTRL :: GP111 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP111_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP111_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP111_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *GP112 - CPU General Purpose Register 112
 ***************************************************************************/
/* CPU_CTRL :: GP112 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP112_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP112_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP112_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *GP113 - CPU General Purpose Register 113
 ***************************************************************************/
/* CPU_CTRL :: GP113 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP113_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP113_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP113_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *GP114 - CPU General Purpose Register 114
 ***************************************************************************/
/* CPU_CTRL :: GP114 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP114_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP114_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP114_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *GP115 - CPU General Purpose Register 115
 ***************************************************************************/
/* CPU_CTRL :: GP115 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP115_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP115_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP115_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *GP116 - CPU General Purpose Register 116
 ***************************************************************************/
/* CPU_CTRL :: GP116 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP116_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP116_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP116_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *GP117 - CPU General Purpose Register 117
 ***************************************************************************/
/* CPU_CTRL :: GP117 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP117_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP117_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP117_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *GP118 - CPU General Purpose Register 118
 ***************************************************************************/
/* CPU_CTRL :: GP118 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP118_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP118_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP118_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *GP119 - CPU General Purpose Register 119
 ***************************************************************************/
/* CPU_CTRL :: GP119 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP119_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP119_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP119_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *GP120 - CPU General Purpose Register 120
 ***************************************************************************/
/* CPU_CTRL :: GP120 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP120_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP120_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP120_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *GP121 - CPU General Purpose Register 121
 ***************************************************************************/
/* CPU_CTRL :: GP121 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP121_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP121_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP121_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *GP122 - CPU General Purpose Register 122
 ***************************************************************************/
/* CPU_CTRL :: GP122 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP122_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP122_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP122_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *GP123 - CPU General Purpose Register 123
 ***************************************************************************/
/* CPU_CTRL :: GP123 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP123_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP123_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP123_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *GP124 - CPU General Purpose Register 124
 ***************************************************************************/
/* CPU_CTRL :: GP124 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP124_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP124_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP124_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *GP125 - CPU General Purpose Register 125
 ***************************************************************************/
/* CPU_CTRL :: GP125 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP125_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP125_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP125_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *GP126 - CPU General Purpose Register 126
 ***************************************************************************/
/* CPU_CTRL :: GP126 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP126_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP126_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP126_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *GP127 - CPU General Purpose Register 127
 ***************************************************************************/
/* CPU_CTRL :: GP127 :: SPARE [31:00] */
#define BCHP_CPU_CTRL_GP127_SPARE_MASK                             0xffffffff
#define BCHP_CPU_CTRL_GP127_SPARE_SHIFT                            0
#define BCHP_CPU_CTRL_GP127_SPARE_DEFAULT                          0x00000000

/***************************************************************************
 *BLOCK_START_ADDR0_M0 - Block Range Start Address 0 for AHB M0
 ***************************************************************************/
/* CPU_CTRL :: BLOCK_START_ADDR0_M0 :: ADDR [31:00] */
#define BCHP_CPU_CTRL_BLOCK_START_ADDR0_M0_ADDR_MASK               0xffffffff
#define BCHP_CPU_CTRL_BLOCK_START_ADDR0_M0_ADDR_SHIFT              0
#define BCHP_CPU_CTRL_BLOCK_START_ADDR0_M0_ADDR_DEFAULT            0x00000000

/***************************************************************************
 *BLOCK_START_ADDR1_M0 - Block Range Start Address 1 for AHB M0
 ***************************************************************************/
/* CPU_CTRL :: BLOCK_START_ADDR1_M0 :: ADDR [31:00] */
#define BCHP_CPU_CTRL_BLOCK_START_ADDR1_M0_ADDR_MASK               0xffffffff
#define BCHP_CPU_CTRL_BLOCK_START_ADDR1_M0_ADDR_SHIFT              0
#define BCHP_CPU_CTRL_BLOCK_START_ADDR1_M0_ADDR_DEFAULT            0x00000000

/***************************************************************************
 *BLOCK_END_ADDR0_M0 - Block Range End Address 0 for AHB M0
 ***************************************************************************/
/* CPU_CTRL :: BLOCK_END_ADDR0_M0 :: ADDR [31:00] */
#define BCHP_CPU_CTRL_BLOCK_END_ADDR0_M0_ADDR_MASK                 0xffffffff
#define BCHP_CPU_CTRL_BLOCK_END_ADDR0_M0_ADDR_SHIFT                0
#define BCHP_CPU_CTRL_BLOCK_END_ADDR0_M0_ADDR_DEFAULT              0x00000000

/***************************************************************************
 *BLOCK_END_ADDR1_M0 - Block Range End Address 1 for AHB M0
 ***************************************************************************/
/* CPU_CTRL :: BLOCK_END_ADDR1_M0 :: ADDR [31:00] */
#define BCHP_CPU_CTRL_BLOCK_END_ADDR1_M0_ADDR_MASK                 0xffffffff
#define BCHP_CPU_CTRL_BLOCK_END_ADDR1_M0_ADDR_SHIFT                0
#define BCHP_CPU_CTRL_BLOCK_END_ADDR1_M0_ADDR_DEFAULT              0x00000000

/***************************************************************************
 *BLOCK_START_ADDR0_M1 - Block Range Start Address 0 for AHB M1
 ***************************************************************************/
/* CPU_CTRL :: BLOCK_START_ADDR0_M1 :: ADDR [31:00] */
#define BCHP_CPU_CTRL_BLOCK_START_ADDR0_M1_ADDR_MASK               0xffffffff
#define BCHP_CPU_CTRL_BLOCK_START_ADDR0_M1_ADDR_SHIFT              0
#define BCHP_CPU_CTRL_BLOCK_START_ADDR0_M1_ADDR_DEFAULT            0x00000000

/***************************************************************************
 *BLOCK_START_ADDR1_M1 - Block Range Start Address 1 for AHB M1
 ***************************************************************************/
/* CPU_CTRL :: BLOCK_START_ADDR1_M1 :: ADDR [31:00] */
#define BCHP_CPU_CTRL_BLOCK_START_ADDR1_M1_ADDR_MASK               0xffffffff
#define BCHP_CPU_CTRL_BLOCK_START_ADDR1_M1_ADDR_SHIFT              0
#define BCHP_CPU_CTRL_BLOCK_START_ADDR1_M1_ADDR_DEFAULT            0x00000000

/***************************************************************************
 *BLOCK_END_ADDR0_M1 - Block Range End Address 0 for AHB M1
 ***************************************************************************/
/* CPU_CTRL :: BLOCK_END_ADDR0_M1 :: ADDR [31:00] */
#define BCHP_CPU_CTRL_BLOCK_END_ADDR0_M1_ADDR_MASK                 0xffffffff
#define BCHP_CPU_CTRL_BLOCK_END_ADDR0_M1_ADDR_SHIFT                0
#define BCHP_CPU_CTRL_BLOCK_END_ADDR0_M1_ADDR_DEFAULT              0x00000000

/***************************************************************************
 *BLOCK_END_ADDR1_M1 - Block Range End Address 1 for AHB M1
 ***************************************************************************/
/* CPU_CTRL :: BLOCK_END_ADDR1_M1 :: ADDR [31:00] */
#define BCHP_CPU_CTRL_BLOCK_END_ADDR1_M1_ADDR_MASK                 0xffffffff
#define BCHP_CPU_CTRL_BLOCK_END_ADDR1_M1_ADDR_SHIFT                0
#define BCHP_CPU_CTRL_BLOCK_END_ADDR1_M1_ADDR_DEFAULT              0x00000000

/***************************************************************************
 *BLOCK_START_ADDR0_M2 - Block Range Start Address 0 for AHB M2
 ***************************************************************************/
/* CPU_CTRL :: BLOCK_START_ADDR0_M2 :: ADDR [31:00] */
#define BCHP_CPU_CTRL_BLOCK_START_ADDR0_M2_ADDR_MASK               0xffffffff
#define BCHP_CPU_CTRL_BLOCK_START_ADDR0_M2_ADDR_SHIFT              0
#define BCHP_CPU_CTRL_BLOCK_START_ADDR0_M2_ADDR_DEFAULT            0x00000000

/***************************************************************************
 *BLOCK_START_ADDR1_M2 - Block Range Start Address 1 for AHB M2
 ***************************************************************************/
/* CPU_CTRL :: BLOCK_START_ADDR1_M2 :: ADDR [31:00] */
#define BCHP_CPU_CTRL_BLOCK_START_ADDR1_M2_ADDR_MASK               0xffffffff
#define BCHP_CPU_CTRL_BLOCK_START_ADDR1_M2_ADDR_SHIFT              0
#define BCHP_CPU_CTRL_BLOCK_START_ADDR1_M2_ADDR_DEFAULT            0x00000000

/***************************************************************************
 *BLOCK_END_ADDR0_M2 - Block Range End Address 0 for AHB M2
 ***************************************************************************/
/* CPU_CTRL :: BLOCK_END_ADDR0_M2 :: ADDR [31:00] */
#define BCHP_CPU_CTRL_BLOCK_END_ADDR0_M2_ADDR_MASK                 0xffffffff
#define BCHP_CPU_CTRL_BLOCK_END_ADDR0_M2_ADDR_SHIFT                0
#define BCHP_CPU_CTRL_BLOCK_END_ADDR0_M2_ADDR_DEFAULT              0x00000000

/***************************************************************************
 *BLOCK_END_ADDR1_M2 - Block Range End Address 1 for AHB M2
 ***************************************************************************/
/* CPU_CTRL :: BLOCK_END_ADDR1_M2 :: ADDR [31:00] */
#define BCHP_CPU_CTRL_BLOCK_END_ADDR1_M2_ADDR_MASK                 0xffffffff
#define BCHP_CPU_CTRL_BLOCK_END_ADDR1_M2_ADDR_SHIFT                0
#define BCHP_CPU_CTRL_BLOCK_END_ADDR1_M2_ADDR_DEFAULT              0x00000000

/***************************************************************************
 *BLOCK_RANGE_CTRL - Block Range Control
 ***************************************************************************/
/* CPU_CTRL :: BLOCK_RANGE_CTRL :: reserved0 [31:06] */
#define BCHP_CPU_CTRL_BLOCK_RANGE_CTRL_reserved0_MASK              0xffffffc0
#define BCHP_CPU_CTRL_BLOCK_RANGE_CTRL_reserved0_SHIFT             6

/* CPU_CTRL :: BLOCK_RANGE_CTRL :: BLOCK_M2_EN1 [05:05] */
#define BCHP_CPU_CTRL_BLOCK_RANGE_CTRL_BLOCK_M2_EN1_MASK           0x00000020
#define BCHP_CPU_CTRL_BLOCK_RANGE_CTRL_BLOCK_M2_EN1_SHIFT          5
#define BCHP_CPU_CTRL_BLOCK_RANGE_CTRL_BLOCK_M2_EN1_DEFAULT        0x00000000

/* CPU_CTRL :: BLOCK_RANGE_CTRL :: BLOCK_M2_EN0 [04:04] */
#define BCHP_CPU_CTRL_BLOCK_RANGE_CTRL_BLOCK_M2_EN0_MASK           0x00000010
#define BCHP_CPU_CTRL_BLOCK_RANGE_CTRL_BLOCK_M2_EN0_SHIFT          4
#define BCHP_CPU_CTRL_BLOCK_RANGE_CTRL_BLOCK_M2_EN0_DEFAULT        0x00000000

/* CPU_CTRL :: BLOCK_RANGE_CTRL :: BLOCK_M1_EN1 [03:03] */
#define BCHP_CPU_CTRL_BLOCK_RANGE_CTRL_BLOCK_M1_EN1_MASK           0x00000008
#define BCHP_CPU_CTRL_BLOCK_RANGE_CTRL_BLOCK_M1_EN1_SHIFT          3
#define BCHP_CPU_CTRL_BLOCK_RANGE_CTRL_BLOCK_M1_EN1_DEFAULT        0x00000000

/* CPU_CTRL :: BLOCK_RANGE_CTRL :: BLOCK_M1_EN0 [02:02] */
#define BCHP_CPU_CTRL_BLOCK_RANGE_CTRL_BLOCK_M1_EN0_MASK           0x00000004
#define BCHP_CPU_CTRL_BLOCK_RANGE_CTRL_BLOCK_M1_EN0_SHIFT          2
#define BCHP_CPU_CTRL_BLOCK_RANGE_CTRL_BLOCK_M1_EN0_DEFAULT        0x00000000

/* CPU_CTRL :: BLOCK_RANGE_CTRL :: BLOCK_M0_EN1 [01:01] */
#define BCHP_CPU_CTRL_BLOCK_RANGE_CTRL_BLOCK_M0_EN1_MASK           0x00000002
#define BCHP_CPU_CTRL_BLOCK_RANGE_CTRL_BLOCK_M0_EN1_SHIFT          1
#define BCHP_CPU_CTRL_BLOCK_RANGE_CTRL_BLOCK_M0_EN1_DEFAULT        0x00000000

/* CPU_CTRL :: BLOCK_RANGE_CTRL :: BLOCK_M0_EN0 [00:00] */
#define BCHP_CPU_CTRL_BLOCK_RANGE_CTRL_BLOCK_M0_EN0_MASK           0x00000001
#define BCHP_CPU_CTRL_BLOCK_RANGE_CTRL_BLOCK_M0_EN0_SHIFT          0
#define BCHP_CPU_CTRL_BLOCK_RANGE_CTRL_BLOCK_M0_EN0_DEFAULT        0x00000000

#endif /* #ifndef BCHP_CPU_CTRL_H__ */

/* End of File */
