vhdl xil_defaultlib  \
"../../../bd/processor/ip/processor_proc_sys_reset_0_0/sim/processor_proc_sys_reset_0_0.vhd" \
"../../../bd/processor/ip/processor_axi_gpio_0_0/sim/processor_axi_gpio_0_0.vhd" \
"../../../bd/processor/ip/processor_axi_gpio_0_1/sim/processor_axi_gpio_0_1.vhd" \
"../../../bd/processor/ip/processor_axi_gpio_1_0/sim/processor_axi_gpio_1_0.vhd" \
"../../../bd/processor/ip/processor_axi_gpio_2_0/sim/processor_axi_gpio_2_0.vhd" \
"../../../bd/processor/ip/processor_axi_gpio_3_0/sim/processor_axi_gpio_3_0.vhd" \
"../../../bd/processor/ip/processor_axi_gpio_4_0/sim/processor_axi_gpio_4_0.vhd" \
"../../../bd/processor/ip/processor_axi_gpio_5_0/sim/processor_axi_gpio_5_0.vhd" \

nosort
