{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 25 19:44:45 2019 " "Info: Processing started: Sun Aug 25 19:44:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_gen_2 -c Final_gen_2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Final_gen_2 -c Final_gen_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Final_gen_2.v(74) " "Warning (10275): Verilog HDL Module Instantiation warning at Final_gen_2.v(74): ignored dangling comma in List of Port Connections" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 74 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Final_gen_2.v(199) " "Warning (10268): Verilog HDL information at Final_gen_2.v(199): always construct contains both blocking and non-blocking assignments" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 199 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "Final_gen_2.v(250) " "Warning (10261): Verilog HDL Event Control warning at Final_gen_2.v(250): Event Control contains a complex event expression" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 250 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Final_gen_2.v(254) " "Warning (10268): Verilog HDL information at Final_gen_2.v(254): always construct contains both blocking and non-blocking assignments" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 254 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(615) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(615): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 615 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(616) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(616): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 616 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(617) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(617): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 617 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(618) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(618): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 618 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(624) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(624): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 624 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(625) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(625): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 625 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(626) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(626): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 626 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(627) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(627): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 627 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Final_gen_2.v(658) " "Warning (10268): Verilog HDL information at Final_gen_2.v(658): always construct contains both blocking and non-blocking assignments" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_gen_2.v 18 18 " "Info: Found 18 design units, including 18 entities, in source file final_gen_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Final_gen_2 " "Info: Found entity 1: Final_gen_2" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 lcd1602 " "Info: Found entity 2: lcd1602" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 86 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 write " "Info: Found entity 3: write" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 176 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 init " "Info: Found entity 4: init" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 230 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 timer " "Info: Found entity 5: timer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 283 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 time_counter " "Info: Found entity 6: time_counter" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 338 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 five_sec_trig " "Info: Found entity 7: five_sec_trig" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 381 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 fl_fl " "Info: Found entity 8: fl_fl" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 411 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 counter " "Info: Found entity 9: counter" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 429 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 up_down_counter " "Info: Found entity 10: up_down_counter" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 446 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 keys " "Info: Found entity 11: keys" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 467 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 delitel " "Info: Found entity 12: delitel" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 482 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 d_trig " "Info: Found entity 13: d_trig" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 501 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 LED " "Info: Found entity 14: LED" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 528 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 segm_out " "Info: Found entity 15: segm_out" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 593 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 counter_6 " "Info: Found entity 16: counter_6" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 636 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 bidec " "Info: Found entity 17: bidec" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 651 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 bidec_to_7 " "Info: Found entity 18: bidec_to_7" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 721 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/lpm_dff0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable_control Final_gen_2.v(105) " "Warning (10236): Verilog HDL Implicit Net warning at Final_gen_2.v(105): created implicit net for \"enable_control\"" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ready_out Final_gen_2.v(108) " "Warning (10236): Verilog HDL Implicit Net warning at Final_gen_2.v(108): created implicit net for \"ready_out\"" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_milliseconds Final_gen_2.v(314) " "Warning (10236): Verilog HDL Implicit Net warning at Final_gen_2.v(314): created implicit net for \"w_milliseconds\"" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 314 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_clk Final_gen_2.v(565) " "Warning (10236): Verilog HDL Implicit Net warning at Final_gen_2.v(565): created implicit net for \"led_clk\"" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 565 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_gen_2 " "Info: Elaborating entity \"Final_gen_2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_trig d_trig:start_trigger " "Info: Elaborating entity \"d_trig\" for hierarchy \"d_trig:start_trigger\"" {  } { { "Final_gen_2.v" "start_trigger" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:lap_timer " "Info: Elaborating entity \"timer\" for hierarchy \"timer:lap_timer\"" {  } { { "Final_gen_2.v" "lap_timer" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "five_seconds Final_gen_2.v(294) " "Warning (10034): Output port \"five_seconds\" at Final_gen_2.v(294) has no driver" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 294 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter timer:lap_timer\|time_counter:clk_counter " "Info: Elaborating entity \"time_counter\" for hierarchy \"timer:lap_timer\|time_counter:clk_counter\"" {  } { { "Final_gen_2.v" "clk_counter" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 314 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Final_gen_2.v(363) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(363): truncated value with size 32 to match size of target (26)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter timer:lap_timer\|time_counter:milliseconds_counter " "Info: Elaborating entity \"time_counter\" for hierarchy \"timer:lap_timer\|time_counter:milliseconds_counter\"" {  } { { "Final_gen_2.v" "milliseconds_counter" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 320 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Final_gen_2.v(363) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(363): truncated value with size 32 to match size of target (7)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter timer:lap_timer\|time_counter:seconds_counter " "Info: Elaborating entity \"time_counter\" for hierarchy \"timer:lap_timer\|time_counter:seconds_counter\"" {  } { { "Final_gen_2.v" "seconds_counter" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 325 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Final_gen_2.v(363) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(363): truncated value with size 32 to match size of target (7)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "five_sec_trig five_sec_trig:fst " "Info: Elaborating entity \"five_sec_trig\" for hierarchy \"five_sec_trig:fst\"" {  } { { "Final_gen_2.v" "fst" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:time_led " "Info: Elaborating entity \"LED\" for hierarchy \"LED:time_led\"" {  } { { "Final_gen_2.v" "time_led" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delitel LED:time_led\|delitel:delitel_led " "Info: Elaborating entity \"delitel\" for hierarchy \"LED:time_led\|delitel:delitel_led\"" {  } { { "Final_gen_2.v" "delitel_led" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 565 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Final_gen_2.v(493) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(493): truncated value with size 32 to match size of target (25)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bidec LED:time_led\|bidec:my_bidec_1 " "Info: Elaborating entity \"bidec\" for hierarchy \"LED:time_led\|bidec:my_bidec_1\"" {  } { { "Final_gen_2.v" "my_bidec_1" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 568 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(669) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(669): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(674) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(674): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(679) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(679): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(685) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(685): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(691) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(691): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(697) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(697): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(703) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(703): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(709) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(709): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(715) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(715): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bidec_to_7 LED:time_led\|bidec_to_7:bd7_1_1 " "Info: Elaborating entity \"bidec_to_7\" for hierarchy \"LED:time_led\|bidec_to_7:bd7_1_1\"" {  } { { "Final_gen_2.v" "bd7_1_1" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 572 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Final_gen_2.v(729) " "Warning (10270): Verilog HDL Case Statement warning at Final_gen_2.v(729): incomplete case statement has no default case item" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segments Final_gen_2.v(729) " "Warning (10240): Verilog HDL Always Construct warning at Final_gen_2.v(729): inferring latch(es) for variable \"segments\", which holds its previous value in one or more paths through the always construct" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[0\] Final_gen_2.v(729) " "Info (10041): Inferred latch for \"segments\[0\]\" at Final_gen_2.v(729)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[1\] Final_gen_2.v(729) " "Info (10041): Inferred latch for \"segments\[1\]\" at Final_gen_2.v(729)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[2\] Final_gen_2.v(729) " "Info (10041): Inferred latch for \"segments\[2\]\" at Final_gen_2.v(729)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[3\] Final_gen_2.v(729) " "Info (10041): Inferred latch for \"segments\[3\]\" at Final_gen_2.v(729)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[4\] Final_gen_2.v(729) " "Info (10041): Inferred latch for \"segments\[4\]\" at Final_gen_2.v(729)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[5\] Final_gen_2.v(729) " "Info (10041): Inferred latch for \"segments\[5\]\" at Final_gen_2.v(729)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[6\] Final_gen_2.v(729) " "Info (10041): Inferred latch for \"segments\[6\]\" at Final_gen_2.v(729)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_6 LED:time_led\|counter_6:counter " "Info: Elaborating entity \"counter_6\" for hierarchy \"LED:time_led\|counter_6:counter\"" {  } { { "Final_gen_2.v" "counter" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 579 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Final_gen_2.v(645) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(645): truncated value with size 32 to match size of target (3)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segm_out LED:time_led\|segm_out:segm_out_1 " "Info: Elaborating entity \"segm_out\" for hierarchy \"LED:time_led\|segm_out:segm_out_1\"" {  } { { "Final_gen_2.v" "segm_out_1" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 588 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Final_gen_2.v(611) " "Warning (10270): Verilog HDL Case Statement warning at Final_gen_2.v(611): incomplete case statement has no default case item" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Final_gen_2.v(621) " "Warning (10270): Verilog HDL Case Statement warning at Final_gen_2.v(621): incomplete case statement has no default case item" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 621 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segm_out Final_gen_2.v(611) " "Warning (10240): Verilog HDL Always Construct warning at Final_gen_2.v(611): inferring latch(es) for variable \"segm_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cathode Final_gen_2.v(611) " "Warning (10240): Verilog HDL Always Construct warning at Final_gen_2.v(611): inferring latch(es) for variable \"cathode\", which holds its previous value in one or more paths through the always construct" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[0\] Final_gen_2.v(611) " "Info (10041): Inferred latch for \"cathode\[0\]\" at Final_gen_2.v(611)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[1\] Final_gen_2.v(611) " "Info (10041): Inferred latch for \"cathode\[1\]\" at Final_gen_2.v(611)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[2\] Final_gen_2.v(611) " "Info (10041): Inferred latch for \"cathode\[2\]\" at Final_gen_2.v(611)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[3\] Final_gen_2.v(611) " "Info (10041): Inferred latch for \"cathode\[3\]\" at Final_gen_2.v(611)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[4\] Final_gen_2.v(611) " "Info (10041): Inferred latch for \"cathode\[4\]\" at Final_gen_2.v(611)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[5\] Final_gen_2.v(611) " "Info (10041): Inferred latch for \"cathode\[5\]\" at Final_gen_2.v(611)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[0\] Final_gen_2.v(611) " "Info (10041): Inferred latch for \"segm_out\[0\]\" at Final_gen_2.v(611)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[1\] Final_gen_2.v(611) " "Info (10041): Inferred latch for \"segm_out\[1\]\" at Final_gen_2.v(611)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[2\] Final_gen_2.v(611) " "Info (10041): Inferred latch for \"segm_out\[2\]\" at Final_gen_2.v(611)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[3\] Final_gen_2.v(611) " "Info (10041): Inferred latch for \"segm_out\[3\]\" at Final_gen_2.v(611)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[4\] Final_gen_2.v(611) " "Info (10041): Inferred latch for \"segm_out\[4\]\" at Final_gen_2.v(611)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[5\] Final_gen_2.v(611) " "Info (10041): Inferred latch for \"segm_out\[5\]\" at Final_gen_2.v(611)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[6\] Final_gen_2.v(611) " "Info (10041): Inferred latch for \"segm_out\[6\]\" at Final_gen_2.v(611)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd1602 lcd1602:lcd " "Info: Elaborating entity \"lcd1602\" for hierarchy \"lcd1602:lcd\"" {  } { { "Final_gen_2.v" "lcd" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable_control Final_gen_2.v(105) " "Warning (10036): Verilog HDL or VHDL warning at Final_gen_2.v(105): object \"enable_control\" assigned a value but never read" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready_out Final_gen_2.v(108) " "Warning (10036): Verilog HDL or VHDL warning at Final_gen_2.v(108): object \"ready_out\" assigned a value but never read" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "init lcd1602:lcd\|init:initializator " "Info: Elaborating entity \"init\" for hierarchy \"lcd1602:lcd\|init:initializator\"" {  } { { "Final_gen_2.v" "initializator" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 159 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Final_gen_2.v(251) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(251): truncated value with size 32 to match size of target (15)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(256) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(256): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write lcd1602:lcd\|write:wrt " "Info: Elaborating entity \"write\" for hierarchy \"lcd1602:lcd\|write:wrt\"" {  } { { "Final_gen_2.v" "wrt" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 160 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Final_gen_2.v(195) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(195): truncated value with size 32 to match size of target (15)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Final_gen_2.v(205) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(205): truncated value with size 32 to match size of target (7)" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "Warning: 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[0\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 643 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[1\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 643 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[2\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 643 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[3\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 643 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[4\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 643 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[5\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 643 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[6\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 643 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[0\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 643 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[1\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 643 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[2\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 643 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[3\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 643 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[4\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 643 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[5\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 643 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[0\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[0\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[0\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_2\|segments\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[0\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[0\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_1\|segments\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[0\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[1\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[1\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[1\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_2\|segments\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[1\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[1\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_1\|segments\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[1\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[2\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[2\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[2\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_2\|segments\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[2\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[2\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_1\|segments\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[2\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[3\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[3\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[3\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_2\|segments\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[3\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[3\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_1\|segments\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[3\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[4\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[4\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[4\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_2\|segments\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[4\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[4\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_1\|segments\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[4\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[5\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[5\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[5\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_2\|segments\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[5\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[5\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_1\|segments\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[5\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[6\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[6\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[6\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_2\|segments\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[6\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[6\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_1\|segments\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[6\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 19 " "Info: 19 registers lost all their fanouts during netlist optimizations. The first 19 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[6\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[7\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[8\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[9\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[10\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[11\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[12\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[13\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[14\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[15\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[16\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[17\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[18\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[19\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[20\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[21\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[22\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[23\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[24\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.map.smsg " "Info: Generated suppressed messages file D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "347 " "Info: Implemented 347 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "332 " "Info: Implemented 332 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 152 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 152 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 25 19:44:47 2019 " "Info: Processing ended: Sun Aug 25 19:44:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 25 19:44:47 2019 " "Info: Processing started: Sun Aug 25 19:44:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Final_gen_2 EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"Final_gen_2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Slawa/lap_timer/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 609 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Slawa/lap_timer/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 610 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Slawa/lap_timer/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 611 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node master_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[5\] " "Info: Destination node LED:time_led\|delitel:delitel_led\|d_c\[5\]" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 491 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|delitel:delitel_led|d_c[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Slawa/lap_timer/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:lap_timer\|clk " "Info: Destination node timer:lap_timer\|clk" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 304 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Slawa/lap_timer/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 147 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { master_clk } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master_clk" } } } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Slawa/lap_timer/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 164 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timer:lap_timer\|clk  " "Info: Automatically promoted node timer:lap_timer\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:lap_timer\|time_counter:clk_counter\|out_clk " "Info: Destination node timer:lap_timer\|time_counter:clk_counter\|out_clk" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 346 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Slawa/lap_timer/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 304 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Slawa/lap_timer/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 147 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:time_led\|segm_out:segm_out_1\|Mux14~0  " "Info: Automatically promoted node LED:time_led\|segm_out:segm_out_1\|Mux14~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|segm_out:segm_out_1|Mux14~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Slawa/lap_timer/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 285 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:time_led\|bidec_to_7:bd7_1_1\|Mux7~0  " "Info: Automatically promoted node LED:time_led\|bidec_to_7:bd7_1_1\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|bidec_to_7:bd7_1_1|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Slawa/lap_timer/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 330 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:time_led\|bidec_to_7:bd7_1_2\|Mux7~0  " "Info: Automatically promoted node LED:time_led\|bidec_to_7:bd7_1_2\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|bidec_to_7:bd7_1_2|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Slawa/lap_timer/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 324 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:time_led\|bidec_to_7:bd7_2_1\|Mux7~0  " "Info: Automatically promoted node LED:time_led\|bidec_to_7:bd7_2_1\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|bidec_to_7:bd7_2_1|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Slawa/lap_timer/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 322 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:time_led\|bidec_to_7:bd7_2_2\|Mux7~0  " "Info: Automatically promoted node LED:time_led\|bidec_to_7:bd7_2_2\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|bidec_to_7:bd7_2_2|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Slawa/lap_timer/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 326 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:time_led\|bidec_to_7:bd7_3_1\|Mux7~0  " "Info: Automatically promoted node LED:time_led\|bidec_to_7:bd7_3_1\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|bidec_to_7:bd7_3_1|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Slawa/lap_timer/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 328 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ls " "Warning: Node \"ls\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ls" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.560 ns register register " "Info: Estimated most critical path is register to register delay of 2.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:lap_timer\|time_counter:minutes_counter\|value\[0\] 1 REG LAB_X18_Y8 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y8; Fanout = 5; REG Node = 'timer:lap_timer\|time_counter:minutes_counter\|value\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:minutes_counter|value[0] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 355 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.651 ns) 0.881 ns five_sec_trig:fst\|always0~1 2 COMB LAB_X18_Y8 1 " "Info: 2: + IC(0.230 ns) + CELL(0.651 ns) = 0.881 ns; Loc. = LAB_X18_Y8; Fanout = 1; COMB Node = 'five_sec_trig:fst\|always0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { timer:lap_timer|time_counter:minutes_counter|value[0] five_sec_trig:fst|always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.319 ns) 1.641 ns five_sec_trig:fst\|always0~2 3 COMB LAB_X18_Y8 1 " "Info: 3: + IC(0.441 ns) + CELL(0.319 ns) = 1.641 ns; Loc. = LAB_X18_Y8; Fanout = 1; COMB Node = 'five_sec_trig:fst\|always0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.760 ns" { five_sec_trig:fst|always0~1 five_sec_trig:fst|always0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 2.452 ns five_sec_trig:fst\|always0~3 4 COMB LAB_X18_Y8 1 " "Info: 4: + IC(0.160 ns) + CELL(0.651 ns) = 2.452 ns; Loc. = LAB_X18_Y8; Fanout = 1; COMB Node = 'five_sec_trig:fst\|always0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { five_sec_trig:fst|always0~2 five_sec_trig:fst|always0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.560 ns five_sec_trig:fst\|reset 5 REG LAB_X18_Y8 51 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.560 ns; Loc. = LAB_X18_Y8; Fanout = 51; REG Node = 'five_sec_trig:fst\|reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { five_sec_trig:fst|always0~3 five_sec_trig:fst|reset } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.729 ns ( 67.54 % ) " "Info: Total cell delay = 1.729 ns ( 67.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.831 ns ( 32.46 % ) " "Info: Total interconnect delay = 0.831 ns ( 32.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { timer:lap_timer|time_counter:minutes_counter|value[0] five_sec_trig:fst|always0~1 five_sec_trig:fst|always0~2 five_sec_trig:fst|always0~3 five_sec_trig:fst|reset } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Warning: Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[0\] 0 " "Info: Pin \"segments\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[1\] 0 " "Info: Pin \"segments\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[2\] 0 " "Info: Pin \"segments\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[3\] 0 " "Info: Pin \"segments\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[4\] 0 " "Info: Pin \"segments\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[5\] 0 " "Info: Pin \"segments\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[6\] 0 " "Info: Pin \"segments\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cathode\[0\] 0 " "Info: Pin \"cathode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cathode\[1\] 0 " "Info: Pin \"cathode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cathode\[2\] 0 " "Info: Pin \"cathode\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cathode\[3\] 0 " "Info: Pin \"cathode\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cathode\[4\] 0 " "Info: Pin \"cathode\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cathode\[5\] 0 " "Info: Pin \"cathode\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 25 19:44:49 2019 " "Info: Processing ended: Sun Aug 25 19:44:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 25 19:44:49 2019 " "Info: Processing started: Sun Aug 25 19:44:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 25 19:44:50 2019 " "Info: Processing ended: Sun Aug 25 19:44:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 25 19:44:51 2019 " "Info: Processing started: Sun Aug 25 19:44:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[0\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[1\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[2\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[3\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[4\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[5\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[6\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[0\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[1\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[2\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[3\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[4\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[5\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "master_clk " "Info: Assuming node \"master_clk\" is an undefined clock" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "laser_detector " "Info: Assuming node \"laser_detector\" is an undefined clock" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "laser_detector" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "33 " "Warning: Found 33 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "LED:time_led\|segm_out:segm_out_1\|Mux14~0 " "Info: Detected gated clock \"LED:time_led\|segm_out:segm_out_1\|Mux14~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|segm_out:segm_out_1\|Mux14~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_1_1\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_1_1\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_1_1\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_3_1\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_3_1\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_3_1\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_2_2\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_2_2\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_2_2\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_3_2\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_3_2\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_3_2\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_1_2\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_1_2\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_1_2\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_2_1\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_2_1\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 729 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_2_1\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timer:lap_timer\|time_counter:seconds_counter\|out_clk " "Info: Detected ripple clock \"timer:lap_timer\|time_counter:seconds_counter\|out_clk\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 346 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:lap_timer\|time_counter:seconds_counter\|out_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "d_trig:start_trigger\|out " "Info: Detected ripple clock \"d_trig:start_trigger\|out\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 504 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "d_trig:start_trigger\|out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "timer:lap_timer\|clk " "Info: Detected gated clock \"timer:lap_timer\|clk\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 304 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:lap_timer\|clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timer:lap_timer\|time_counter:clk_counter\|out_clk " "Info: Detected ripple clock \"timer:lap_timer\|time_counter:clk_counter\|out_clk\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 346 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:lap_timer\|time_counter:clk_counter\|out_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timer:lap_timer\|time_counter:milliseconds_counter\|out_clk " "Info: Detected ripple clock \"timer:lap_timer\|time_counter:milliseconds_counter\|out_clk\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 346 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:lap_timer\|time_counter:milliseconds_counter\|out_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 658 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|counter_6:counter\|count\[2\] " "Info: Detected ripple clock \"LED:time_led\|counter_6:counter\|count\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 643 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|counter_6:counter\|count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|delitel:delitel_led\|d_c\[5\] " "Info: Detected ripple clock \"LED:time_led\|delitel:delitel_led\|d_c\[5\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 491 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|delitel:delitel_led\|d_c\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|counter_6:counter\|count\[1\] " "Info: Detected ripple clock \"LED:time_led\|counter_6:counter\|count\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 643 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|counter_6:counter\|count\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "master_clk register timer:lap_timer\|time_counter:minutes_counter\|value\[3\] register five_sec_trig:fst\|reset 73.49 MHz 13.607 ns Internal " "Info: Clock \"master_clk\" has Internal fmax of 73.49 MHz between source register \"timer:lap_timer\|time_counter:minutes_counter\|value\[3\]\" and destination register \"five_sec_trig:fst\|reset\" (period= 13.607 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.150 ns + Longest register register " "Info: + Longest register to register delay is 2.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:lap_timer\|time_counter:minutes_counter\|value\[3\] 1 REG LCFF_X18_Y8_N1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 18; REG Node = 'timer:lap_timer\|time_counter:minutes_counter\|value\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:minutes_counter|value[3] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 355 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.539 ns) 0.987 ns five_sec_trig:fst\|always0~0 2 COMB LCCOMB_X18_Y8_N10 4 " "Info: 2: + IC(0.448 ns) + CELL(0.539 ns) = 0.987 ns; Loc. = LCCOMB_X18_Y8_N10; Fanout = 4; COMB Node = 'five_sec_trig:fst\|always0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.987 ns" { timer:lap_timer|time_counter:minutes_counter|value[3] five_sec_trig:fst|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.647 ns) 2.042 ns five_sec_trig:fst\|always0~3 3 COMB LCCOMB_X18_Y8_N8 1 " "Info: 3: + IC(0.408 ns) + CELL(0.647 ns) = 2.042 ns; Loc. = LCCOMB_X18_Y8_N8; Fanout = 1; COMB Node = 'five_sec_trig:fst\|always0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { five_sec_trig:fst|always0~0 five_sec_trig:fst|always0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.150 ns five_sec_trig:fst\|reset 4 REG LCFF_X18_Y8_N9 51 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.150 ns; Loc. = LCFF_X18_Y8_N9; Fanout = 51; REG Node = 'five_sec_trig:fst\|reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { five_sec_trig:fst|always0~3 five_sec_trig:fst|reset } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.294 ns ( 60.19 % ) " "Info: Total cell delay = 1.294 ns ( 60.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.856 ns ( 39.81 % ) " "Info: Total interconnect delay = 0.856 ns ( 39.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.150 ns" { timer:lap_timer|time_counter:minutes_counter|value[3] five_sec_trig:fst|always0~0 five_sec_trig:fst|always0~3 five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.150 ns" { timer:lap_timer|time_counter:minutes_counter|value[3] {} five_sec_trig:fst|always0~0 {} five_sec_trig:fst|always0~3 {} five_sec_trig:fst|reset {} } { 0.000ns 0.448ns 0.408ns 0.000ns } { 0.000ns 0.539ns 0.647ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-11.193 ns - Smallest " "Info: - Smallest clock skew is -11.193 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk destination 2.744 ns + Shortest register " "Info: + Shortest clock path from clock \"master_clk\" to destination register is 2.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns master_clk~clkctrl 2 COMB CLKCTRL_G2 6 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'master_clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { master_clk master_clk~clkctrl } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.744 ns five_sec_trig:fst\|reset 3 REG LCFF_X18_Y8_N9 51 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.744 ns; Loc. = LCFF_X18_Y8_N9; Fanout = 51; REG Node = 'five_sec_trig:fst\|reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { master_clk~clkctrl five_sec_trig:fst|reset } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.36 % ) " "Info: Total cell delay = 1.766 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { master_clk master_clk~clkctrl five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { master_clk {} master_clk~combout {} master_clk~clkctrl {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk source 13.937 ns - Longest register " "Info: - Longest clock path from clock \"master_clk\" to source register is 13.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.366 ns) 3.017 ns timer:lap_timer\|clk 2 COMB LCCOMB_X14_Y3_N10 2 " "Info: 2: + IC(1.551 ns) + CELL(0.366 ns) = 3.017 ns; Loc. = LCCOMB_X14_Y3_N10; Fanout = 2; COMB Node = 'timer:lap_timer\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { master_clk timer:lap_timer|clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.970 ns) 5.746 ns timer:lap_timer\|time_counter:clk_counter\|out_clk 3 REG LCFF_X4_Y3_N23 8 " "Info: 3: + IC(1.759 ns) + CELL(0.970 ns) = 5.746 ns; Loc. = LCFF_X4_Y3_N23; Fanout = 8; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.633 ns) + CELL(0.970 ns) 9.349 ns timer:lap_timer\|time_counter:milliseconds_counter\|out_clk 4 REG LCFF_X13_Y10_N11 8 " "Info: 4: + IC(2.633 ns) + CELL(0.970 ns) = 9.349 ns; Loc. = LCFF_X13_Y10_N11; Fanout = 8; REG Node = 'timer:lap_timer\|time_counter:milliseconds_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.603 ns" { timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.970 ns) 12.173 ns timer:lap_timer\|time_counter:seconds_counter\|out_clk 5 REG LCFF_X18_Y9_N9 7 " "Info: 5: + IC(1.854 ns) + CELL(0.970 ns) = 12.173 ns; Loc. = LCFF_X18_Y9_N9; Fanout = 7; REG Node = 'timer:lap_timer\|time_counter:seconds_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.666 ns) 13.937 ns timer:lap_timer\|time_counter:minutes_counter\|value\[3\] 6 REG LCFF_X18_Y8_N1 18 " "Info: 6: + IC(1.098 ns) + CELL(0.666 ns) = 13.937 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 18; REG Node = 'timer:lap_timer\|time_counter:minutes_counter\|value\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { timer:lap_timer|time_counter:seconds_counter|out_clk timer:lap_timer|time_counter:minutes_counter|value[3] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 355 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.042 ns ( 36.18 % ) " "Info: Total cell delay = 5.042 ns ( 36.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.895 ns ( 63.82 % ) " "Info: Total interconnect delay = 8.895 ns ( 63.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.937 ns" { master_clk timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|out_clk timer:lap_timer|time_counter:minutes_counter|value[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.937 ns" { master_clk {} master_clk~combout {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} timer:lap_timer|time_counter:seconds_counter|out_clk {} timer:lap_timer|time_counter:minutes_counter|value[3] {} } { 0.000ns 0.000ns 1.551ns 1.759ns 2.633ns 1.854ns 1.098ns } { 0.000ns 1.100ns 0.366ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { master_clk master_clk~clkctrl five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { master_clk {} master_clk~combout {} master_clk~clkctrl {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.937 ns" { master_clk timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|out_clk timer:lap_timer|time_counter:minutes_counter|value[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.937 ns" { master_clk {} master_clk~combout {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} timer:lap_timer|time_counter:seconds_counter|out_clk {} timer:lap_timer|time_counter:minutes_counter|value[3] {} } { 0.000ns 0.000ns 1.551ns 1.759ns 2.633ns 1.854ns 1.098ns } { 0.000ns 1.100ns 0.366ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 355 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 388 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.150 ns" { timer:lap_timer|time_counter:minutes_counter|value[3] five_sec_trig:fst|always0~0 five_sec_trig:fst|always0~3 five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.150 ns" { timer:lap_timer|time_counter:minutes_counter|value[3] {} five_sec_trig:fst|always0~0 {} five_sec_trig:fst|always0~3 {} five_sec_trig:fst|reset {} } { 0.000ns 0.448ns 0.408ns 0.000ns } { 0.000ns 0.539ns 0.647ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { master_clk master_clk~clkctrl five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { master_clk {} master_clk~combout {} master_clk~clkctrl {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.937 ns" { master_clk timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|out_clk timer:lap_timer|time_counter:minutes_counter|value[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.937 ns" { master_clk {} master_clk~combout {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} timer:lap_timer|time_counter:seconds_counter|out_clk {} timer:lap_timer|time_counter:minutes_counter|value[3] {} } { 0.000ns 0.000ns 1.551ns 1.759ns 2.633ns 1.854ns 1.098ns } { 0.000ns 1.100ns 0.366ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "laser_detector register timer:lap_timer\|time_counter:clk_counter\|value\[8\] register timer:lap_timer\|time_counter:clk_counter\|out_clk 151.03 MHz 6.621 ns Internal " "Info: Clock \"laser_detector\" has Internal fmax of 151.03 MHz between source register \"timer:lap_timer\|time_counter:clk_counter\|value\[8\]\" and destination register \"timer:lap_timer\|time_counter:clk_counter\|out_clk\" (period= 6.621 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.659 ns + Longest register register " "Info: + Longest register to register delay is 4.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:lap_timer\|time_counter:clk_counter\|value\[8\] 1 REG LCFF_X4_Y3_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y3_N29; Fanout = 3; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|value\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:clk_counter|value[8] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 355 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.647 ns) 1.766 ns timer:lap_timer\|time_counter:clk_counter\|Equal0~5 2 COMB LCCOMB_X4_Y3_N12 1 " "Info: 2: + IC(1.119 ns) + CELL(0.647 ns) = 1.766 ns; Loc. = LCCOMB_X4_Y3_N12; Fanout = 1; COMB Node = 'timer:lap_timer\|time_counter:clk_counter\|Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { timer:lap_timer|time_counter:clk_counter|value[8] timer:lap_timer|time_counter:clk_counter|Equal0~5 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 355 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.206 ns) 3.046 ns timer:lap_timer\|time_counter:clk_counter\|Equal0~7 3 COMB LCCOMB_X5_Y4_N4 9 " "Info: 3: + IC(1.074 ns) + CELL(0.206 ns) = 3.046 ns; Loc. = LCCOMB_X5_Y4_N4; Fanout = 9; COMB Node = 'timer:lap_timer\|time_counter:clk_counter\|Equal0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { timer:lap_timer|time_counter:clk_counter|Equal0~5 timer:lap_timer|time_counter:clk_counter|Equal0~7 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 355 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.366 ns) 4.551 ns timer:lap_timer\|time_counter:clk_counter\|Equal0~8 4 COMB LCCOMB_X4_Y3_N22 1 " "Info: 4: + IC(1.139 ns) + CELL(0.366 ns) = 4.551 ns; Loc. = LCCOMB_X4_Y3_N22; Fanout = 1; COMB Node = 'timer:lap_timer\|time_counter:clk_counter\|Equal0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { timer:lap_timer|time_counter:clk_counter|Equal0~7 timer:lap_timer|time_counter:clk_counter|Equal0~8 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 355 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.659 ns timer:lap_timer\|time_counter:clk_counter\|out_clk 5 REG LCFF_X4_Y3_N23 8 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 4.659 ns; Loc. = LCFF_X4_Y3_N23; Fanout = 8; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { timer:lap_timer|time_counter:clk_counter|Equal0~8 timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.327 ns ( 28.48 % ) " "Info: Total cell delay = 1.327 ns ( 28.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.332 ns ( 71.52 % ) " "Info: Total interconnect delay = 3.332 ns ( 71.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.659 ns" { timer:lap_timer|time_counter:clk_counter|value[8] timer:lap_timer|time_counter:clk_counter|Equal0~5 timer:lap_timer|time_counter:clk_counter|Equal0~7 timer:lap_timer|time_counter:clk_counter|Equal0~8 timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.659 ns" { timer:lap_timer|time_counter:clk_counter|value[8] {} timer:lap_timer|time_counter:clk_counter|Equal0~5 {} timer:lap_timer|time_counter:clk_counter|Equal0~7 {} timer:lap_timer|time_counter:clk_counter|Equal0~8 {} timer:lap_timer|time_counter:clk_counter|out_clk {} } { 0.000ns 1.119ns 1.074ns 1.139ns 0.000ns } { 0.000ns 0.647ns 0.206ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.698 ns - Smallest " "Info: - Smallest clock skew is -1.698 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "laser_detector destination 7.610 ns + Shortest register " "Info: + Shortest clock path from clock \"laser_detector\" to destination register is 7.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns laser_detector 1 CLK PIN_31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_31; Fanout = 2; CLK Node = 'laser_detector'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { laser_detector } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.973 ns) + CELL(0.970 ns) 3.888 ns d_trig:start_trigger\|out 2 REG LCFF_X18_Y4_N17 1 " "Info: 2: + IC(1.973 ns) + CELL(0.970 ns) = 3.888 ns; Loc. = LCFF_X18_Y4_N17; Fanout = 1; REG Node = 'd_trig:start_trigger\|out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.943 ns" { laser_detector d_trig:start_trigger|out } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.206 ns) 5.185 ns timer:lap_timer\|clk 3 COMB LCCOMB_X14_Y3_N10 2 " "Info: 3: + IC(1.091 ns) + CELL(0.206 ns) = 5.185 ns; Loc. = LCCOMB_X14_Y3_N10; Fanout = 2; COMB Node = 'timer:lap_timer\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { d_trig:start_trigger|out timer:lap_timer|clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.666 ns) 7.610 ns timer:lap_timer\|time_counter:clk_counter\|out_clk 4 REG LCFF_X4_Y3_N23 8 " "Info: 4: + IC(1.759 ns) + CELL(0.666 ns) = 7.610 ns; Loc. = LCFF_X4_Y3_N23; Fanout = 8; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.787 ns ( 36.62 % ) " "Info: Total cell delay = 2.787 ns ( 36.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.823 ns ( 63.38 % ) " "Info: Total interconnect delay = 4.823 ns ( 63.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.610 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.610 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} } { 0.000ns 0.000ns 1.973ns 1.091ns 1.759ns } { 0.000ns 0.945ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "laser_detector source 9.308 ns - Longest register " "Info: - Longest clock path from clock \"laser_detector\" to source register is 9.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns laser_detector 1 CLK PIN_31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_31; Fanout = 2; CLK Node = 'laser_detector'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { laser_detector } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.973 ns) + CELL(0.970 ns) 3.888 ns d_trig:start_trigger\|out 2 REG LCFF_X18_Y4_N17 1 " "Info: 2: + IC(1.973 ns) + CELL(0.970 ns) = 3.888 ns; Loc. = LCFF_X18_Y4_N17; Fanout = 1; REG Node = 'd_trig:start_trigger\|out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.943 ns" { laser_detector d_trig:start_trigger|out } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 504 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.206 ns) 5.185 ns timer:lap_timer\|clk 3 COMB LCCOMB_X14_Y3_N10 2 " "Info: 3: + IC(1.091 ns) + CELL(0.206 ns) = 5.185 ns; Loc. = LCCOMB_X14_Y3_N10; Fanout = 2; COMB Node = 'timer:lap_timer\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { d_trig:start_trigger|out timer:lap_timer|clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.627 ns) + CELL(0.000 ns) 7.812 ns timer:lap_timer\|clk~clkctrl 4 COMB CLKCTRL_G1 26 " "Info: 4: + IC(2.627 ns) + CELL(0.000 ns) = 7.812 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'timer:lap_timer\|clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { timer:lap_timer|clk timer:lap_timer|clk~clkctrl } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 9.308 ns timer:lap_timer\|time_counter:clk_counter\|value\[8\] 5 REG LCFF_X4_Y3_N29 3 " "Info: 5: + IC(0.830 ns) + CELL(0.666 ns) = 9.308 ns; Loc. = LCFF_X4_Y3_N29; Fanout = 3; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|value\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[8] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 355 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.787 ns ( 29.94 % ) " "Info: Total cell delay = 2.787 ns ( 29.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.521 ns ( 70.06 % ) " "Info: Total interconnect delay = 6.521 ns ( 70.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.308 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.308 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|clk~clkctrl {} timer:lap_timer|time_counter:clk_counter|value[8] {} } { 0.000ns 0.000ns 1.973ns 1.091ns 2.627ns 0.830ns } { 0.000ns 0.945ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.610 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.610 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} } { 0.000ns 0.000ns 1.973ns 1.091ns 1.759ns } { 0.000ns 0.945ns 0.970ns 0.206ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.308 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.308 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|clk~clkctrl {} timer:lap_timer|time_counter:clk_counter|value[8] {} } { 0.000ns 0.000ns 1.973ns 1.091ns 2.627ns 0.830ns } { 0.000ns 0.945ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 355 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 346 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.659 ns" { timer:lap_timer|time_counter:clk_counter|value[8] timer:lap_timer|time_counter:clk_counter|Equal0~5 timer:lap_timer|time_counter:clk_counter|Equal0~7 timer:lap_timer|time_counter:clk_counter|Equal0~8 timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.659 ns" { timer:lap_timer|time_counter:clk_counter|value[8] {} timer:lap_timer|time_counter:clk_counter|Equal0~5 {} timer:lap_timer|time_counter:clk_counter|Equal0~7 {} timer:lap_timer|time_counter:clk_counter|Equal0~8 {} timer:lap_timer|time_counter:clk_counter|out_clk {} } { 0.000ns 1.119ns 1.074ns 1.139ns 0.000ns } { 0.000ns 0.647ns 0.206ns 0.366ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.610 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.610 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} } { 0.000ns 0.000ns 1.973ns 1.091ns 1.759ns } { 0.000ns 0.945ns 0.970ns 0.206ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.308 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.308 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|clk~clkctrl {} timer:lap_timer|time_counter:clk_counter|value[8] {} } { 0.000ns 0.000ns 1.973ns 1.091ns 2.627ns 0.830ns } { 0.000ns 0.945ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "master_clk 187 " "Warning: Circuit may not operate. Detected 187 non-operational path(s) clocked by clock \"master_clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "five_sec_trig:fst\|reset timer:lap_timer\|time_counter:seconds_counter\|out_clk master_clk 7.173 ns " "Info: Found hold time violation between source  pin or register \"five_sec_trig:fst\|reset\" and destination pin or register \"timer:lap_timer\|time_counter:seconds_counter\|out_clk\" for clock \"master_clk\" (Hold time is 7.173 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.125 ns + Largest " "Info: + Largest clock skew is 9.125 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk destination 11.869 ns + Longest register " "Info: + Longest clock path from clock \"master_clk\" to destination register is 11.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.366 ns) 3.017 ns timer:lap_timer\|clk 2 COMB LCCOMB_X14_Y3_N10 2 " "Info: 2: + IC(1.551 ns) + CELL(0.366 ns) = 3.017 ns; Loc. = LCCOMB_X14_Y3_N10; Fanout = 2; COMB Node = 'timer:lap_timer\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { master_clk timer:lap_timer|clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.970 ns) 5.746 ns timer:lap_timer\|time_counter:clk_counter\|out_clk 3 REG LCFF_X4_Y3_N23 8 " "Info: 3: + IC(1.759 ns) + CELL(0.970 ns) = 5.746 ns; Loc. = LCFF_X4_Y3_N23; Fanout = 8; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.633 ns) + CELL(0.970 ns) 9.349 ns timer:lap_timer\|time_counter:milliseconds_counter\|out_clk 4 REG LCFF_X13_Y10_N11 8 " "Info: 4: + IC(2.633 ns) + CELL(0.970 ns) = 9.349 ns; Loc. = LCFF_X13_Y10_N11; Fanout = 8; REG Node = 'timer:lap_timer\|time_counter:milliseconds_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.603 ns" { timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.666 ns) 11.869 ns timer:lap_timer\|time_counter:seconds_counter\|out_clk 5 REG LCFF_X18_Y9_N9 7 " "Info: 5: + IC(1.854 ns) + CELL(0.666 ns) = 11.869 ns; Loc. = LCFF_X18_Y9_N9; Fanout = 7; REG Node = 'timer:lap_timer\|time_counter:seconds_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.520 ns" { timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.072 ns ( 34.31 % ) " "Info: Total cell delay = 4.072 ns ( 34.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.797 ns ( 65.69 % ) " "Info: Total interconnect delay = 7.797 ns ( 65.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.869 ns" { master_clk timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|out_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.869 ns" { master_clk {} master_clk~combout {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} timer:lap_timer|time_counter:seconds_counter|out_clk {} } { 0.000ns 0.000ns 1.551ns 1.759ns 2.633ns 1.854ns } { 0.000ns 1.100ns 0.366ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk source 2.744 ns - Shortest register " "Info: - Shortest clock path from clock \"master_clk\" to source register is 2.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns master_clk~clkctrl 2 COMB CLKCTRL_G2 6 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'master_clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { master_clk master_clk~clkctrl } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.744 ns five_sec_trig:fst\|reset 3 REG LCFF_X18_Y8_N9 51 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.744 ns; Loc. = LCFF_X18_Y8_N9; Fanout = 51; REG Node = 'five_sec_trig:fst\|reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { master_clk~clkctrl five_sec_trig:fst|reset } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.36 % ) " "Info: Total cell delay = 1.766 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { master_clk master_clk~clkctrl five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { master_clk {} master_clk~combout {} master_clk~clkctrl {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.869 ns" { master_clk timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|out_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.869 ns" { master_clk {} master_clk~combout {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} timer:lap_timer|time_counter:seconds_counter|out_clk {} } { 0.000ns 0.000ns 1.551ns 1.759ns 2.633ns 1.854ns } { 0.000ns 1.100ns 0.366ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { master_clk master_clk~clkctrl five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { master_clk {} master_clk~combout {} master_clk~clkctrl {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 388 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.954 ns - Shortest register register " "Info: - Shortest register to register delay is 1.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns five_sec_trig:fst\|reset 1 REG LCFF_X18_Y8_N9 51 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y8_N9; Fanout = 51; REG Node = 'five_sec_trig:fst\|reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { five_sec_trig:fst|reset } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.855 ns) 1.954 ns timer:lap_timer\|time_counter:seconds_counter\|out_clk 2 REG LCFF_X18_Y9_N9 7 " "Info: 2: + IC(1.099 ns) + CELL(0.855 ns) = 1.954 ns; Loc. = LCFF_X18_Y9_N9; Fanout = 7; REG Node = 'timer:lap_timer\|time_counter:seconds_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { five_sec_trig:fst|reset timer:lap_timer|time_counter:seconds_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.855 ns ( 43.76 % ) " "Info: Total cell delay = 0.855 ns ( 43.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.099 ns ( 56.24 % ) " "Info: Total interconnect delay = 1.099 ns ( 56.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { five_sec_trig:fst|reset timer:lap_timer|time_counter:seconds_counter|out_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.954 ns" { five_sec_trig:fst|reset {} timer:lap_timer|time_counter:seconds_counter|out_clk {} } { 0.000ns 1.099ns } { 0.000ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 346 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.869 ns" { master_clk timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|out_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.869 ns" { master_clk {} master_clk~combout {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} timer:lap_timer|time_counter:seconds_counter|out_clk {} } { 0.000ns 0.000ns 1.551ns 1.759ns 2.633ns 1.854ns } { 0.000ns 1.100ns 0.366ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { master_clk master_clk~clkctrl five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { master_clk {} master_clk~combout {} master_clk~clkctrl {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { five_sec_trig:fst|reset timer:lap_timer|time_counter:seconds_counter|out_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.954 ns" { five_sec_trig:fst|reset {} timer:lap_timer|time_counter:seconds_counter|out_clk {} } { 0.000ns 1.099ns } { 0.000ns 0.855ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "five_sec_trig:fst\|reset laser_detector master_clk 5.723 ns register " "Info: tsu for register \"five_sec_trig:fst\|reset\" (data pin = \"laser_detector\", clock pin = \"master_clk\") is 5.723 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.507 ns + Longest pin register " "Info: + Longest pin to register delay is 8.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns laser_detector 1 CLK PIN_31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_31; Fanout = 2; CLK Node = 'laser_detector'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { laser_detector } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.915 ns) + CELL(0.539 ns) 8.399 ns five_sec_trig:fst\|always0~3 2 COMB LCCOMB_X18_Y8_N8 1 " "Info: 2: + IC(6.915 ns) + CELL(0.539 ns) = 8.399 ns; Loc. = LCCOMB_X18_Y8_N8; Fanout = 1; COMB Node = 'five_sec_trig:fst\|always0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.454 ns" { laser_detector five_sec_trig:fst|always0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.507 ns five_sec_trig:fst\|reset 3 REG LCFF_X18_Y8_N9 51 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.507 ns; Loc. = LCFF_X18_Y8_N9; Fanout = 51; REG Node = 'five_sec_trig:fst\|reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { five_sec_trig:fst|always0~3 five_sec_trig:fst|reset } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.592 ns ( 18.71 % ) " "Info: Total cell delay = 1.592 ns ( 18.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.915 ns ( 81.29 % ) " "Info: Total interconnect delay = 6.915 ns ( 81.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.507 ns" { laser_detector five_sec_trig:fst|always0~3 five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.507 ns" { laser_detector {} laser_detector~combout {} five_sec_trig:fst|always0~3 {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 6.915ns 0.000ns } { 0.000ns 0.945ns 0.539ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 388 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk destination 2.744 ns - Shortest register " "Info: - Shortest clock path from clock \"master_clk\" to destination register is 2.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns master_clk~clkctrl 2 COMB CLKCTRL_G2 6 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'master_clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { master_clk master_clk~clkctrl } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.744 ns five_sec_trig:fst\|reset 3 REG LCFF_X18_Y8_N9 51 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.744 ns; Loc. = LCFF_X18_Y8_N9; Fanout = 51; REG Node = 'five_sec_trig:fst\|reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { master_clk~clkctrl five_sec_trig:fst|reset } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.36 % ) " "Info: Total cell delay = 1.766 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { master_clk master_clk~clkctrl five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { master_clk {} master_clk~combout {} master_clk~clkctrl {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.507 ns" { laser_detector five_sec_trig:fst|always0~3 five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.507 ns" { laser_detector {} laser_detector~combout {} five_sec_trig:fst|always0~3 {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 6.915ns 0.000ns } { 0.000ns 0.945ns 0.539ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { master_clk master_clk~clkctrl five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { master_clk {} master_clk~combout {} master_clk~clkctrl {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "master_clk segments\[1\] LED:time_led\|segm_out:segm_out_1\|segm_out\[1\] 18.809 ns register " "Info: tco from clock \"master_clk\" to destination pin \"segments\[1\]\" through register \"LED:time_led\|segm_out:segm_out_1\|segm_out\[1\]\" is 18.809 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk source 13.195 ns + Longest register " "Info: + Longest clock path from clock \"master_clk\" to source register is 13.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.657 ns) + CELL(0.970 ns) 3.727 ns LED:time_led\|delitel:delitel_led\|d_c\[5\] 2 REG LCFF_X14_Y3_N9 28 " "Info: 2: + IC(1.657 ns) + CELL(0.970 ns) = 3.727 ns; Loc. = LCFF_X14_Y3_N9; Fanout = 28; REG Node = 'LED:time_led\|delitel:delitel_led\|d_c\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 491 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.274 ns) + CELL(0.970 ns) 6.971 ns LED:time_led\|counter_6:counter\|count\[2\] 3 REG LCFF_X19_Y8_N19 16 " "Info: 3: + IC(2.274 ns) + CELL(0.970 ns) = 6.971 ns; Loc. = LCFF_X19_Y8_N19; Fanout = 16; REG Node = 'LED:time_led\|counter_6:counter\|count\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.244 ns" { LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[2] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 643 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.650 ns) 8.769 ns LED:time_led\|segm_out:segm_out_1\|Mux14~0 4 COMB LCCOMB_X19_Y8_N16 1 " "Info: 4: + IC(1.148 ns) + CELL(0.650 ns) = 8.769 ns; Loc. = LCCOMB_X19_Y8_N16; Fanout = 1; COMB Node = 'LED:time_led\|segm_out:segm_out_1\|Mux14~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { LED:time_led|counter_6:counter|count[2] LED:time_led|segm_out:segm_out_1|Mux14~0 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.695 ns) + CELL(0.000 ns) 11.464 ns LED:time_led\|segm_out:segm_out_1\|Mux14~0clkctrl 5 COMB CLKCTRL_G7 13 " "Info: 5: + IC(2.695 ns) + CELL(0.000 ns) = 11.464 ns; Loc. = CLKCTRL_G7; Fanout = 13; COMB Node = 'LED:time_led\|segm_out:segm_out_1\|Mux14~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.370 ns) 13.195 ns LED:time_led\|segm_out:segm_out_1\|segm_out\[1\] 6 REG LCCOMB_X18_Y10_N14 1 " "Info: 6: + IC(1.361 ns) + CELL(0.370 ns) = 13.195 ns; Loc. = LCCOMB_X18_Y10_N14; Fanout = 1; REG Node = 'LED:time_led\|segm_out:segm_out_1\|segm_out\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|segm_out[1] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.060 ns ( 30.77 % ) " "Info: Total cell delay = 4.060 ns ( 30.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.135 ns ( 69.23 % ) " "Info: Total interconnect delay = 9.135 ns ( 69.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.195 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[2] LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|segm_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.195 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[2] {} LED:time_led|segm_out:segm_out_1|Mux14~0 {} LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl {} LED:time_led|segm_out:segm_out_1|segm_out[1] {} } { 0.000ns 0.000ns 1.657ns 2.274ns 1.148ns 2.695ns 1.361ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.650ns 0.000ns 0.370ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.614 ns + Longest register pin " "Info: + Longest register to pin delay is 5.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LED:time_led\|segm_out:segm_out_1\|segm_out\[1\] 1 REG LCCOMB_X18_Y10_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y10_N14; Fanout = 1; REG Node = 'LED:time_led\|segm_out:segm_out_1\|segm_out\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|segm_out:segm_out_1|segm_out[1] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 611 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.818 ns) + CELL(2.796 ns) 5.614 ns segments\[1\] 2 PIN PIN_136 0 " "Info: 2: + IC(2.818 ns) + CELL(2.796 ns) = 5.614 ns; Loc. = PIN_136; Fanout = 0; PIN Node = 'segments\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.614 ns" { LED:time_led|segm_out:segm_out_1|segm_out[1] segments[1] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.796 ns ( 49.80 % ) " "Info: Total cell delay = 2.796 ns ( 49.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.818 ns ( 50.20 % ) " "Info: Total interconnect delay = 2.818 ns ( 50.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.614 ns" { LED:time_led|segm_out:segm_out_1|segm_out[1] segments[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.614 ns" { LED:time_led|segm_out:segm_out_1|segm_out[1] {} segments[1] {} } { 0.000ns 2.818ns } { 0.000ns 2.796ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.195 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[2] LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|segm_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.195 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[2] {} LED:time_led|segm_out:segm_out_1|Mux14~0 {} LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl {} LED:time_led|segm_out:segm_out_1|segm_out[1] {} } { 0.000ns 0.000ns 1.657ns 2.274ns 1.148ns 2.695ns 1.361ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.650ns 0.000ns 0.370ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.614 ns" { LED:time_led|segm_out:segm_out_1|segm_out[1] segments[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.614 ns" { LED:time_led|segm_out:segm_out_1|segm_out[1] {} segments[1] {} } { 0.000ns 2.818ns } { 0.000ns 2.796ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "five_sec_trig:fst\|reset laser_detector master_clk -5.457 ns register " "Info: th for register \"five_sec_trig:fst\|reset\" (data pin = \"laser_detector\", clock pin = \"master_clk\") is -5.457 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk destination 2.744 ns + Longest register " "Info: + Longest clock path from clock \"master_clk\" to destination register is 2.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns master_clk~clkctrl 2 COMB CLKCTRL_G2 6 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'master_clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { master_clk master_clk~clkctrl } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.744 ns five_sec_trig:fst\|reset 3 REG LCFF_X18_Y8_N9 51 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.744 ns; Loc. = LCFF_X18_Y8_N9; Fanout = 51; REG Node = 'five_sec_trig:fst\|reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { master_clk~clkctrl five_sec_trig:fst|reset } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.36 % ) " "Info: Total cell delay = 1.766 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { master_clk master_clk~clkctrl five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { master_clk {} master_clk~combout {} master_clk~clkctrl {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 388 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.507 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns laser_detector 1 CLK PIN_31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_31; Fanout = 2; CLK Node = 'laser_detector'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { laser_detector } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.915 ns) + CELL(0.539 ns) 8.399 ns five_sec_trig:fst\|always0~3 2 COMB LCCOMB_X18_Y8_N8 1 " "Info: 2: + IC(6.915 ns) + CELL(0.539 ns) = 8.399 ns; Loc. = LCCOMB_X18_Y8_N8; Fanout = 1; COMB Node = 'five_sec_trig:fst\|always0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.454 ns" { laser_detector five_sec_trig:fst|always0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.507 ns five_sec_trig:fst\|reset 3 REG LCFF_X18_Y8_N9 51 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.507 ns; Loc. = LCFF_X18_Y8_N9; Fanout = 51; REG Node = 'five_sec_trig:fst\|reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { five_sec_trig:fst|always0~3 five_sec_trig:fst|reset } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "D:/Slawa/lap_timer/laser_lap_timer/Final_gen_2.v" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.592 ns ( 18.71 % ) " "Info: Total cell delay = 1.592 ns ( 18.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.915 ns ( 81.29 % ) " "Info: Total interconnect delay = 6.915 ns ( 81.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.507 ns" { laser_detector five_sec_trig:fst|always0~3 five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.507 ns" { laser_detector {} laser_detector~combout {} five_sec_trig:fst|always0~3 {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 6.915ns 0.000ns } { 0.000ns 0.945ns 0.539ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { master_clk master_clk~clkctrl five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { master_clk {} master_clk~combout {} master_clk~clkctrl {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.507 ns" { laser_detector five_sec_trig:fst|always0~3 five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.507 ns" { laser_detector {} laser_detector~combout {} five_sec_trig:fst|always0~3 {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 6.915ns 0.000ns } { 0.000ns 0.945ns 0.539ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 59 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 25 19:44:51 2019 " "Info: Processing ended: Sun Aug 25 19:44:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 217 s " "Info: Quartus II Full Compilation was successful. 0 errors, 217 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
