// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"

// DATE "07/06/2024 16:07:59"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module sdram_controller (
	clock_50mhz,
	pin_DQ,
	pin_DQM0,
	pin_DQM1,
	pin_DQM2,
	pin_DQM3,
	pin_CKE,
	pin_CLK,
	pin_WE_N,
	pin_CAS_N,
	pin_RAS_N,
	pin_CS_N,
	pin_BA,
	pin_ADDR,
	pin_reset,
	pin_read,
	pin_write,
	pin_led,
	pin_sw);
input 	clock_50mhz;
inout 	[31:0] pin_DQ;
output 	pin_DQM0;
output 	pin_DQM1;
output 	pin_DQM2;
output 	pin_DQM3;
output 	pin_CKE;
output 	pin_CLK;
output 	pin_WE_N;
output 	pin_CAS_N;
output 	pin_RAS_N;
output 	pin_CS_N;
output 	[1:0] pin_BA;
output 	[12:0] pin_ADDR;
input 	pin_reset;
input 	pin_read;
input 	pin_write;
output 	[31:0] pin_led;
input 	[1:0] pin_sw;

// Design Ports Information
// pin_DQM0	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQM1	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQM2	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQM3	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_CKE	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_CLK	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_WE_N	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_CAS_N	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_RAS_N	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_CS_N	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_BA[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_BA[1]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_ADDR[0]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_ADDR[1]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_ADDR[2]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_ADDR[3]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_ADDR[4]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_ADDR[5]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_ADDR[6]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_ADDR[7]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_ADDR[8]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_ADDR[9]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_ADDR[10]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_ADDR[11]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_ADDR[12]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[8]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[9]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[10]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[11]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[12]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[13]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[14]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[15]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[16]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[17]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[18]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[19]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[20]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[21]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[22]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[23]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[24]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[25]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[26]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[27]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[28]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[29]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[30]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_led[31]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[0]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[1]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[2]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[3]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[4]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[5]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[6]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[7]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[8]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[9]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[11]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[12]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[13]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[14]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[15]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[16]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[17]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[18]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[19]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[20]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[21]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[22]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[23]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[24]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[25]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[26]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[27]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[28]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[29]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[30]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_DQ[31]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock_50mhz	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_reset	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_read	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_write	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_sw[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_sw[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \pin_DQ[0]~output_o ;
wire \pin_DQ[1]~output_o ;
wire \pin_DQ[2]~output_o ;
wire \pin_DQ[3]~output_o ;
wire \pin_DQ[4]~output_o ;
wire \pin_DQ[5]~output_o ;
wire \pin_DQ[6]~output_o ;
wire \pin_DQ[7]~output_o ;
wire \pin_DQ[8]~output_o ;
wire \pin_DQ[9]~output_o ;
wire \pin_DQ[10]~output_o ;
wire \pin_DQ[11]~output_o ;
wire \pin_DQ[12]~output_o ;
wire \pin_DQ[13]~output_o ;
wire \pin_DQ[14]~output_o ;
wire \pin_DQ[15]~output_o ;
wire \pin_DQ[16]~output_o ;
wire \pin_DQ[17]~output_o ;
wire \pin_DQ[18]~output_o ;
wire \pin_DQ[19]~output_o ;
wire \pin_DQ[20]~output_o ;
wire \pin_DQ[21]~output_o ;
wire \pin_DQ[22]~output_o ;
wire \pin_DQ[23]~output_o ;
wire \pin_DQ[24]~output_o ;
wire \pin_DQ[25]~output_o ;
wire \pin_DQ[26]~output_o ;
wire \pin_DQ[27]~output_o ;
wire \pin_DQ[28]~output_o ;
wire \pin_DQ[29]~output_o ;
wire \pin_DQ[30]~output_o ;
wire \pin_DQ[31]~output_o ;
wire \pin_DQM0~output_o ;
wire \pin_DQM1~output_o ;
wire \pin_DQM2~output_o ;
wire \pin_DQM3~output_o ;
wire \pin_CKE~output_o ;
wire \pin_CLK~output_o ;
wire \pin_WE_N~output_o ;
wire \pin_CAS_N~output_o ;
wire \pin_RAS_N~output_o ;
wire \pin_CS_N~output_o ;
wire \pin_BA[0]~output_o ;
wire \pin_BA[1]~output_o ;
wire \pin_ADDR[0]~output_o ;
wire \pin_ADDR[1]~output_o ;
wire \pin_ADDR[2]~output_o ;
wire \pin_ADDR[3]~output_o ;
wire \pin_ADDR[4]~output_o ;
wire \pin_ADDR[5]~output_o ;
wire \pin_ADDR[6]~output_o ;
wire \pin_ADDR[7]~output_o ;
wire \pin_ADDR[8]~output_o ;
wire \pin_ADDR[9]~output_o ;
wire \pin_ADDR[10]~output_o ;
wire \pin_ADDR[11]~output_o ;
wire \pin_ADDR[12]~output_o ;
wire \pin_led[0]~output_o ;
wire \pin_led[1]~output_o ;
wire \pin_led[2]~output_o ;
wire \pin_led[3]~output_o ;
wire \pin_led[4]~output_o ;
wire \pin_led[5]~output_o ;
wire \pin_led[6]~output_o ;
wire \pin_led[7]~output_o ;
wire \pin_led[8]~output_o ;
wire \pin_led[9]~output_o ;
wire \pin_led[10]~output_o ;
wire \pin_led[11]~output_o ;
wire \pin_led[12]~output_o ;
wire \pin_led[13]~output_o ;
wire \pin_led[14]~output_o ;
wire \pin_led[15]~output_o ;
wire \pin_led[16]~output_o ;
wire \pin_led[17]~output_o ;
wire \pin_led[18]~output_o ;
wire \pin_led[19]~output_o ;
wire \pin_led[20]~output_o ;
wire \pin_led[21]~output_o ;
wire \pin_led[22]~output_o ;
wire \pin_led[23]~output_o ;
wire \pin_led[24]~output_o ;
wire \pin_led[25]~output_o ;
wire \pin_led[26]~output_o ;
wire \pin_led[27]~output_o ;
wire \pin_led[28]~output_o ;
wire \pin_led[29]~output_o ;
wire \pin_led[30]~output_o ;
wire \pin_led[31]~output_o ;
wire \clock_50mhz~input_o ;
wire \clock_50mhz~inputclkctrl_outclk ;
wire \pin_read~input_o ;
wire \Mux5~0_combout ;
wire \STT_READ~0_combout ;
wire \pin_reset~input_o ;
wire \pin_write~input_o ;
wire \STT_WRITE[0]~0_combout ;
wire \Mux2~0_combout ;
wire \STT_WRITE~2_combout ;
wire \Mux1~0_combout ;
wire \STT_WRITE~1_combout ;
wire \Mux0~0_combout ;
wire \STT_WRITE~3_combout ;
wire \always0~2_combout ;
wire \always0~3_combout ;
wire \always0~0_combout ;
wire \always0~1_combout ;
wire \STT_READ~2_combout ;
wire \always0~4_combout ;
wire \Mux4~0_combout ;
wire \Mux4~1_combout ;
wire \STT_READ[0]~1_combout ;
wire \Decoder1~0_combout ;
wire \dataWrite[0]~enfeeder_combout ;
wire \Selector3~1_combout ;
wire \dataWrite[31]~48_combout ;
wire \dataWrite[0]~en_q ;
wire \dataWrite[1]~enfeeder_combout ;
wire \dataWrite[1]~en_q ;
wire \dataWrite[2]~en_q ;
wire \dataWrite[3]~enfeeder_combout ;
wire \dataWrite[3]~en_q ;
wire \dataWrite[4]~enfeeder_combout ;
wire \dataWrite[4]~en_q ;
wire \dataWrite[5]~enfeeder_combout ;
wire \dataWrite[5]~en_q ;
wire \dataWrite[6]~en_q ;
wire \dataWrite[7]~enfeeder_combout ;
wire \dataWrite[7]~en_q ;
wire \dataWrite[8]~enfeeder_combout ;
wire \dataWrite[8]~en_q ;
wire \dataWrite[9]~enfeeder_combout ;
wire \dataWrite[9]~en_q ;
wire \dataWrite[10]~enfeeder_combout ;
wire \dataWrite[10]~en_q ;
wire \dataWrite[11]~enfeeder_combout ;
wire \dataWrite[11]~en_q ;
wire \dataWrite[12]~en_q ;
wire \dataWrite[13]~enfeeder_combout ;
wire \dataWrite[13]~en_q ;
wire \dataWrite[14]~enfeeder_combout ;
wire \dataWrite[14]~en_q ;
wire \dataWrite[15]~enfeeder_combout ;
wire \dataWrite[15]~en_q ;
wire \dataWrite[16]~enfeeder_combout ;
wire \dataWrite[16]~en_q ;
wire \dataWrite[17]~enfeeder_combout ;
wire \dataWrite[17]~en_q ;
wire \dataWrite[18]~enfeeder_combout ;
wire \dataWrite[18]~en_q ;
wire \dataWrite[19]~enfeeder_combout ;
wire \dataWrite[19]~en_q ;
wire \dataWrite[20]~enfeeder_combout ;
wire \dataWrite[20]~en_q ;
wire \dataWrite[21]~enfeeder_combout ;
wire \dataWrite[21]~en_q ;
wire \dataWrite[22]~enfeeder_combout ;
wire \dataWrite[22]~en_q ;
wire \dataWrite[23]~enfeeder_combout ;
wire \dataWrite[23]~en_q ;
wire \dataWrite[24]~enfeeder_combout ;
wire \dataWrite[24]~en_q ;
wire \dataWrite[25]~en_q ;
wire \dataWrite[26]~enfeeder_combout ;
wire \dataWrite[26]~en_q ;
wire \dataWrite[27]~enfeeder_combout ;
wire \dataWrite[27]~en_q ;
wire \dataWrite[28]~enfeeder_combout ;
wire \dataWrite[28]~en_q ;
wire \dataWrite[29]~enfeeder_combout ;
wire \dataWrite[29]~en_q ;
wire \dataWrite[30]~enfeeder_combout ;
wire \dataWrite[30]~en_q ;
wire \dataWrite[31]~enfeeder_combout ;
wire \dataWrite[31]~en_q ;
wire \DQM0~1_combout ;
wire \DQM0~2_combout ;
wire \DQM0~3_combout ;
wire \DQM0~0_combout ;
wire \DQM0~4_combout ;
wire \DQM0~q ;
wire \WE_N~0_combout ;
wire \Selector9~0_combout ;
wire \Selector9~1_combout ;
wire \WE_N~1_combout ;
wire \WE_N~q ;
wire \Selector8~0_combout ;
wire \Selector3~0_combout ;
wire \Selector8~1_combout ;
wire \CAS_N~q ;
wire \Selector7~1_combout ;
wire \Selector7~0_combout ;
wire \Selector7~2_combout ;
wire \RAS_N~q ;
wire \pin_sw[0]~input_o ;
wire \ADDR[0]~1_combout ;
wire \pin_sw[1]~input_o ;
wire \ADDR~0_combout ;
wire \Decoder2~0_combout ;
wire \pin_DQ[0]~input_o ;
wire \dataRead[0]~feeder_combout ;
wire \dataRead[0]~0_combout ;
wire \dataRead[0]~1_combout ;
wire \pin_DQ[1]~input_o ;
wire \dataRead[1]~feeder_combout ;
wire \pin_DQ[2]~input_o ;
wire \dataRead[2]~feeder_combout ;
wire \pin_DQ[3]~input_o ;
wire \dataRead[3]~feeder_combout ;
wire \pin_DQ[4]~input_o ;
wire \dataRead[4]~feeder_combout ;
wire \pin_DQ[5]~input_o ;
wire \dataRead[5]~feeder_combout ;
wire \pin_DQ[6]~input_o ;
wire \dataRead[6]~feeder_combout ;
wire \pin_DQ[7]~input_o ;
wire \dataRead[7]~feeder_combout ;
wire \pin_DQ[8]~input_o ;
wire \dataRead[8]~feeder_combout ;
wire \pin_DQ[9]~input_o ;
wire \dataRead[9]~feeder_combout ;
wire \pin_DQ[10]~input_o ;
wire \dataRead[10]~feeder_combout ;
wire \pin_DQ[11]~input_o ;
wire \pin_DQ[12]~input_o ;
wire \dataRead[12]~feeder_combout ;
wire \pin_DQ[13]~input_o ;
wire \pin_DQ[14]~input_o ;
wire \pin_DQ[15]~input_o ;
wire \pin_DQ[16]~input_o ;
wire \dataRead[16]~feeder_combout ;
wire \pin_DQ[17]~input_o ;
wire \dataRead[17]~feeder_combout ;
wire \pin_DQ[18]~input_o ;
wire \pin_DQ[19]~input_o ;
wire \dataRead[19]~feeder_combout ;
wire \pin_DQ[20]~input_o ;
wire \pin_DQ[21]~input_o ;
wire \pin_DQ[22]~input_o ;
wire \dataRead[22]~feeder_combout ;
wire \pin_DQ[23]~input_o ;
wire \dataRead[23]~feeder_combout ;
wire \pin_DQ[24]~input_o ;
wire \pin_DQ[25]~input_o ;
wire \dataRead[25]~feeder_combout ;
wire \pin_DQ[26]~input_o ;
wire \dataRead[26]~feeder_combout ;
wire \pin_DQ[27]~input_o ;
wire \pin_DQ[28]~input_o ;
wire \pin_DQ[29]~input_o ;
wire \dataRead[29]~feeder_combout ;
wire \pin_DQ[30]~input_o ;
wire \dataRead[30]~feeder_combout ;
wire \pin_DQ[31]~input_o ;
wire [12:0] ADDR;
wire [31:0] dataRead;
wire [3:0] STT_READ;
wire [3:0] STT_WRITE;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \pin_DQ[0]~output (
	.i(vcc),
	.oe(\dataWrite[0]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[0]~output .bus_hold = "false";
defparam \pin_DQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \pin_DQ[1]~output (
	.i(vcc),
	.oe(\dataWrite[1]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[1]~output .bus_hold = "false";
defparam \pin_DQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \pin_DQ[2]~output (
	.i(vcc),
	.oe(\dataWrite[2]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[2]~output .bus_hold = "false";
defparam \pin_DQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \pin_DQ[3]~output (
	.i(vcc),
	.oe(\dataWrite[3]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[3]~output .bus_hold = "false";
defparam \pin_DQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \pin_DQ[4]~output (
	.i(!\dataWrite[4]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[4]~output .bus_hold = "false";
defparam \pin_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \pin_DQ[5]~output (
	.i(!\dataWrite[5]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[5]~output .bus_hold = "false";
defparam \pin_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \pin_DQ[6]~output (
	.i(!\dataWrite[6]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[6]~output .bus_hold = "false";
defparam \pin_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \pin_DQ[7]~output (
	.i(!\dataWrite[7]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[7]~output .bus_hold = "false";
defparam \pin_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \pin_DQ[8]~output (
	.i(vcc),
	.oe(\dataWrite[8]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[8]~output .bus_hold = "false";
defparam \pin_DQ[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \pin_DQ[9]~output (
	.i(vcc),
	.oe(\dataWrite[9]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[9]~output .bus_hold = "false";
defparam \pin_DQ[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \pin_DQ[10]~output (
	.i(vcc),
	.oe(\dataWrite[10]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[10]~output .bus_hold = "false";
defparam \pin_DQ[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \pin_DQ[11]~output (
	.i(vcc),
	.oe(\dataWrite[11]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[11]~output .bus_hold = "false";
defparam \pin_DQ[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \pin_DQ[12]~output (
	.i(!\dataWrite[12]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[12]~output .bus_hold = "false";
defparam \pin_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \pin_DQ[13]~output (
	.i(!\dataWrite[13]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[13]~output .bus_hold = "false";
defparam \pin_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \pin_DQ[14]~output (
	.i(!\dataWrite[14]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[14]~output .bus_hold = "false";
defparam \pin_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \pin_DQ[15]~output (
	.i(!\dataWrite[15]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[15]~output .bus_hold = "false";
defparam \pin_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \pin_DQ[16]~output (
	.i(vcc),
	.oe(\dataWrite[16]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[16]~output .bus_hold = "false";
defparam \pin_DQ[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \pin_DQ[17]~output (
	.i(vcc),
	.oe(\dataWrite[17]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[17]~output .bus_hold = "false";
defparam \pin_DQ[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \pin_DQ[18]~output (
	.i(vcc),
	.oe(\dataWrite[18]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[18]~output .bus_hold = "false";
defparam \pin_DQ[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \pin_DQ[19]~output (
	.i(vcc),
	.oe(\dataWrite[19]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[19]~output .bus_hold = "false";
defparam \pin_DQ[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \pin_DQ[20]~output (
	.i(!\dataWrite[20]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[20]~output .bus_hold = "false";
defparam \pin_DQ[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \pin_DQ[21]~output (
	.i(!\dataWrite[21]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[21]~output .bus_hold = "false";
defparam \pin_DQ[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \pin_DQ[22]~output (
	.i(!\dataWrite[22]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[22]~output .bus_hold = "false";
defparam \pin_DQ[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \pin_DQ[23]~output (
	.i(!\dataWrite[23]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[23]~output .bus_hold = "false";
defparam \pin_DQ[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \pin_DQ[24]~output (
	.i(vcc),
	.oe(\dataWrite[24]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[24]~output .bus_hold = "false";
defparam \pin_DQ[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \pin_DQ[25]~output (
	.i(vcc),
	.oe(\dataWrite[25]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[25]~output .bus_hold = "false";
defparam \pin_DQ[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \pin_DQ[26]~output (
	.i(vcc),
	.oe(\dataWrite[26]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[26]~output .bus_hold = "false";
defparam \pin_DQ[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \pin_DQ[27]~output (
	.i(vcc),
	.oe(\dataWrite[27]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[27]~output .bus_hold = "false";
defparam \pin_DQ[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \pin_DQ[28]~output (
	.i(!\dataWrite[28]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[28]~output .bus_hold = "false";
defparam \pin_DQ[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \pin_DQ[29]~output (
	.i(!\dataWrite[29]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[29]~output .bus_hold = "false";
defparam \pin_DQ[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \pin_DQ[30]~output (
	.i(!\dataWrite[30]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[30]~output .bus_hold = "false";
defparam \pin_DQ[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \pin_DQ[31]~output (
	.i(!\dataWrite[31]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQ[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQ[31]~output .bus_hold = "false";
defparam \pin_DQ[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \pin_DQM0~output (
	.i(\DQM0~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQM0~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQM0~output .bus_hold = "false";
defparam \pin_DQM0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \pin_DQM1~output (
	.i(\DQM0~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQM1~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQM1~output .bus_hold = "false";
defparam \pin_DQM1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \pin_DQM2~output (
	.i(\DQM0~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQM2~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQM2~output .bus_hold = "false";
defparam \pin_DQM2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \pin_DQM3~output (
	.i(\DQM0~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_DQM3~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_DQM3~output .bus_hold = "false";
defparam \pin_DQM3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \pin_CKE~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_CKE~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_CKE~output .bus_hold = "false";
defparam \pin_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \pin_CLK~output (
	.i(\clock_50mhz~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_CLK~output .bus_hold = "false";
defparam \pin_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \pin_WE_N~output (
	.i(!\WE_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_WE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_WE_N~output .bus_hold = "false";
defparam \pin_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \pin_CAS_N~output (
	.i(!\CAS_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_CAS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_CAS_N~output .bus_hold = "false";
defparam \pin_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \pin_RAS_N~output (
	.i(!\RAS_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_RAS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_RAS_N~output .bus_hold = "false";
defparam \pin_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \pin_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_CS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_CS_N~output .bus_hold = "false";
defparam \pin_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \pin_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_BA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_BA[0]~output .bus_hold = "false";
defparam \pin_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \pin_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_BA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_BA[1]~output .bus_hold = "false";
defparam \pin_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \pin_ADDR[0]~output (
	.i(ADDR[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_ADDR[0]~output .bus_hold = "false";
defparam \pin_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \pin_ADDR[1]~output (
	.i(ADDR[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_ADDR[1]~output .bus_hold = "false";
defparam \pin_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \pin_ADDR[2]~output (
	.i(ADDR[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_ADDR[2]~output .bus_hold = "false";
defparam \pin_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \pin_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_ADDR[3]~output .bus_hold = "false";
defparam \pin_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \pin_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_ADDR[4]~output .bus_hold = "false";
defparam \pin_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \pin_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_ADDR[5]~output .bus_hold = "false";
defparam \pin_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \pin_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_ADDR[6]~output .bus_hold = "false";
defparam \pin_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \pin_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_ADDR[7]~output .bus_hold = "false";
defparam \pin_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \pin_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_ADDR[8]~output .bus_hold = "false";
defparam \pin_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \pin_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_ADDR[9]~output .bus_hold = "false";
defparam \pin_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \pin_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_ADDR[10]~output .bus_hold = "false";
defparam \pin_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \pin_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_ADDR[11]~output .bus_hold = "false";
defparam \pin_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \pin_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_ADDR[12]~output .bus_hold = "false";
defparam \pin_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \pin_led[0]~output (
	.i(dataRead[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[0]~output .bus_hold = "false";
defparam \pin_led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \pin_led[1]~output (
	.i(dataRead[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[1]~output .bus_hold = "false";
defparam \pin_led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \pin_led[2]~output (
	.i(dataRead[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[2]~output .bus_hold = "false";
defparam \pin_led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \pin_led[3]~output (
	.i(dataRead[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[3]~output .bus_hold = "false";
defparam \pin_led[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \pin_led[4]~output (
	.i(dataRead[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[4]~output .bus_hold = "false";
defparam \pin_led[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \pin_led[5]~output (
	.i(dataRead[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[5]~output .bus_hold = "false";
defparam \pin_led[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \pin_led[6]~output (
	.i(dataRead[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[6]~output .bus_hold = "false";
defparam \pin_led[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \pin_led[7]~output (
	.i(dataRead[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[7]~output .bus_hold = "false";
defparam \pin_led[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \pin_led[8]~output (
	.i(dataRead[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[8]~output .bus_hold = "false";
defparam \pin_led[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \pin_led[9]~output (
	.i(dataRead[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[9]~output .bus_hold = "false";
defparam \pin_led[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \pin_led[10]~output (
	.i(dataRead[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[10]~output .bus_hold = "false";
defparam \pin_led[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \pin_led[11]~output (
	.i(dataRead[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[11]~output .bus_hold = "false";
defparam \pin_led[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \pin_led[12]~output (
	.i(dataRead[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[12]~output .bus_hold = "false";
defparam \pin_led[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \pin_led[13]~output (
	.i(dataRead[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[13]~output .bus_hold = "false";
defparam \pin_led[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \pin_led[14]~output (
	.i(dataRead[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[14]~output .bus_hold = "false";
defparam \pin_led[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \pin_led[15]~output (
	.i(dataRead[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[15]~output .bus_hold = "false";
defparam \pin_led[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \pin_led[16]~output (
	.i(dataRead[16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[16]~output .bus_hold = "false";
defparam \pin_led[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \pin_led[17]~output (
	.i(dataRead[17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[17]~output .bus_hold = "false";
defparam \pin_led[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \pin_led[18]~output (
	.i(dataRead[18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[18]~output .bus_hold = "false";
defparam \pin_led[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \pin_led[19]~output (
	.i(dataRead[19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[19]~output .bus_hold = "false";
defparam \pin_led[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \pin_led[20]~output (
	.i(dataRead[20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[20]~output .bus_hold = "false";
defparam \pin_led[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \pin_led[21]~output (
	.i(dataRead[21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[21]~output .bus_hold = "false";
defparam \pin_led[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \pin_led[22]~output (
	.i(dataRead[22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[22]~output .bus_hold = "false";
defparam \pin_led[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \pin_led[23]~output (
	.i(dataRead[23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[23]~output .bus_hold = "false";
defparam \pin_led[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \pin_led[24]~output (
	.i(dataRead[24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[24]~output .bus_hold = "false";
defparam \pin_led[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \pin_led[25]~output (
	.i(dataRead[25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[25]~output .bus_hold = "false";
defparam \pin_led[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \pin_led[26]~output (
	.i(dataRead[26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[26]~output .bus_hold = "false";
defparam \pin_led[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \pin_led[27]~output (
	.i(dataRead[27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[27]~output .bus_hold = "false";
defparam \pin_led[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \pin_led[28]~output (
	.i(dataRead[28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[28]~output .bus_hold = "false";
defparam \pin_led[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \pin_led[29]~output (
	.i(dataRead[29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[29]~output .bus_hold = "false";
defparam \pin_led[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \pin_led[30]~output (
	.i(dataRead[30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[30]~output .bus_hold = "false";
defparam \pin_led[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \pin_led[31]~output (
	.i(dataRead[31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_led[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_led[31]~output .bus_hold = "false";
defparam \pin_led[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clock_50mhz~input (
	.i(clock_50mhz),
	.ibar(gnd),
	.o(\clock_50mhz~input_o ));
// synopsys translate_off
defparam \clock_50mhz~input .bus_hold = "false";
defparam \clock_50mhz~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clock_50mhz~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock_50mhz~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_50mhz~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock_50mhz~inputclkctrl .clock_type = "global clock";
defparam \clock_50mhz~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \pin_read~input (
	.i(pin_read),
	.ibar(gnd),
	.o(\pin_read~input_o ));
// synopsys translate_off
defparam \pin_read~input .bus_hold = "false";
defparam \pin_read~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y30_N30
cycloneive_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = STT_READ[2] $ (((STT_READ[1] & (STT_READ[3] & STT_READ[0]))))

	.dataa(STT_READ[1]),
	.datab(STT_READ[2]),
	.datac(STT_READ[3]),
	.datad(STT_READ[0]),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'h6CCC;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y30_N20
cycloneive_lcell_comb \STT_READ~0 (
// Equation(s):
// \STT_READ~0_combout  = (\Mux5~0_combout  & ((\pin_read~input_o ) # (\always0~4_combout )))

	.dataa(\pin_read~input_o ),
	.datab(\Mux5~0_combout ),
	.datac(gnd),
	.datad(\always0~4_combout ),
	.cin(gnd),
	.combout(\STT_READ~0_combout ),
	.cout());
// synopsys translate_off
defparam \STT_READ~0 .lut_mask = 16'hCC88;
defparam \STT_READ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \pin_reset~input (
	.i(pin_reset),
	.ibar(gnd),
	.o(\pin_reset~input_o ));
// synopsys translate_off
defparam \pin_reset~input .bus_hold = "false";
defparam \pin_reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \pin_write~input (
	.i(pin_write),
	.ibar(gnd),
	.o(\pin_write~input_o ));
// synopsys translate_off
defparam \pin_write~input .bus_hold = "false";
defparam \pin_write~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y30_N4
cycloneive_lcell_comb \STT_WRITE[0]~0 (
// Equation(s):
// \STT_WRITE[0]~0_combout  = (STT_WRITE[3] & (\pin_write~input_o  & (STT_WRITE[0] $ (\always0~1_combout )))) # (!STT_WRITE[3] & (((STT_WRITE[0]))))

	.dataa(STT_WRITE[3]),
	.datab(\pin_write~input_o ),
	.datac(STT_WRITE[0]),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\STT_WRITE[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \STT_WRITE[0]~0 .lut_mask = 16'h58D0;
defparam \STT_WRITE[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y30_N5
dffeas \STT_WRITE[0] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\STT_WRITE[0]~0_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(STT_WRITE[0]),
	.prn(vcc));
// synopsys translate_off
defparam \STT_WRITE[0] .is_wysiwyg = "true";
defparam \STT_WRITE[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y30_N18
cycloneive_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = STT_WRITE[1] $ (((STT_WRITE[3] & STT_WRITE[0])))

	.dataa(STT_WRITE[1]),
	.datab(STT_WRITE[3]),
	.datac(gnd),
	.datad(STT_WRITE[0]),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'h66AA;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y30_N12
cycloneive_lcell_comb \STT_WRITE~2 (
// Equation(s):
// \STT_WRITE~2_combout  = (\always0~3_combout  & ((\always0~1_combout  & (\Mux2~0_combout )) # (!\always0~1_combout  & ((STT_WRITE[1])))))

	.dataa(\always0~3_combout ),
	.datab(\Mux2~0_combout ),
	.datac(STT_WRITE[1]),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\STT_WRITE~2_combout ),
	.cout());
// synopsys translate_off
defparam \STT_WRITE~2 .lut_mask = 16'h88A0;
defparam \STT_WRITE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y30_N13
dffeas \STT_WRITE[1] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\STT_WRITE~2_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(STT_WRITE[1]),
	.prn(vcc));
// synopsys translate_off
defparam \STT_WRITE[1] .is_wysiwyg = "true";
defparam \STT_WRITE[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y30_N24
cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = STT_WRITE[2] $ (((STT_WRITE[1] & (STT_WRITE[3] & STT_WRITE[0]))))

	.dataa(STT_WRITE[1]),
	.datab(STT_WRITE[2]),
	.datac(STT_WRITE[3]),
	.datad(STT_WRITE[0]),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'h6CCC;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y30_N14
cycloneive_lcell_comb \STT_WRITE~1 (
// Equation(s):
// \STT_WRITE~1_combout  = (\always0~3_combout  & ((\always0~1_combout  & (\Mux1~0_combout )) # (!\always0~1_combout  & ((STT_WRITE[2])))))

	.dataa(\always0~3_combout ),
	.datab(\Mux1~0_combout ),
	.datac(STT_WRITE[2]),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\STT_WRITE~1_combout ),
	.cout());
// synopsys translate_off
defparam \STT_WRITE~1 .lut_mask = 16'h88A0;
defparam \STT_WRITE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y30_N15
dffeas \STT_WRITE[2] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\STT_WRITE~1_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(STT_WRITE[2]),
	.prn(vcc));
// synopsys translate_off
defparam \STT_WRITE[2] .is_wysiwyg = "true";
defparam \STT_WRITE[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y30_N20
cycloneive_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ((STT_WRITE[1] & (STT_WRITE[2] & STT_WRITE[0]))) # (!STT_WRITE[3])

	.dataa(STT_WRITE[1]),
	.datab(STT_WRITE[2]),
	.datac(STT_WRITE[3]),
	.datad(STT_WRITE[0]),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'h8F0F;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y30_N6
cycloneive_lcell_comb \STT_WRITE~3 (
// Equation(s):
// \STT_WRITE~3_combout  = ((\always0~1_combout  & (!\Mux0~0_combout )) # (!\always0~1_combout  & ((STT_WRITE[3])))) # (!\always0~3_combout )

	.dataa(\always0~3_combout ),
	.datab(\Mux0~0_combout ),
	.datac(STT_WRITE[3]),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\STT_WRITE~3_combout ),
	.cout());
// synopsys translate_off
defparam \STT_WRITE~3 .lut_mask = 16'h77F5;
defparam \STT_WRITE~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y30_N7
dffeas \STT_WRITE[3] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\STT_WRITE~3_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(STT_WRITE[3]),
	.prn(vcc));
// synopsys translate_off
defparam \STT_WRITE[3] .is_wysiwyg = "true";
defparam \STT_WRITE[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y30_N0
cycloneive_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = (!STT_WRITE[3] & ((STT_WRITE[0]) # ((STT_WRITE[2]) # (STT_WRITE[1]))))

	.dataa(STT_WRITE[3]),
	.datab(STT_WRITE[0]),
	.datac(STT_WRITE[2]),
	.datad(STT_WRITE[1]),
	.cin(gnd),
	.combout(\always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \always0~2 .lut_mask = 16'h5554;
defparam \always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y30_N30
cycloneive_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = (\pin_write~input_o ) # (\always0~2_combout )

	.dataa(gnd),
	.datab(\pin_write~input_o ),
	.datac(gnd),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \always0~3 .lut_mask = 16'hFFCC;
defparam \always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y30_N21
dffeas \STT_READ[2] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\STT_READ~0_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(STT_READ[2]),
	.prn(vcc));
// synopsys translate_off
defparam \STT_READ[2] .is_wysiwyg = "true";
defparam \STT_READ[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y30_N0
cycloneive_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (STT_READ[0]) # (STT_READ[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(STT_READ[0]),
	.datad(STT_READ[1]),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'hFFF0;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y30_N6
cycloneive_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = (\pin_read~input_o ) # ((!STT_READ[3] & ((STT_READ[2]) # (\always0~0_combout ))))

	.dataa(\pin_read~input_o ),
	.datab(STT_READ[2]),
	.datac(STT_READ[3]),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'hAFAE;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y30_N10
cycloneive_lcell_comb \STT_READ~2 (
// Equation(s):
// \STT_READ~2_combout  = (\always0~1_combout  & (STT_READ[1] $ (((STT_READ[3] & STT_READ[0])))))

	.dataa(\always0~1_combout ),
	.datab(STT_READ[3]),
	.datac(STT_READ[1]),
	.datad(STT_READ[0]),
	.cin(gnd),
	.combout(\STT_READ~2_combout ),
	.cout());
// synopsys translate_off
defparam \STT_READ~2 .lut_mask = 16'h28A0;
defparam \STT_READ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y30_N11
dffeas \STT_READ[1] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\STT_READ~2_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(STT_READ[1]),
	.prn(vcc));
// synopsys translate_off
defparam \STT_READ[1] .is_wysiwyg = "true";
defparam \STT_READ[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y30_N24
cycloneive_lcell_comb \always0~4 (
// Equation(s):
// \always0~4_combout  = (!STT_READ[3] & ((STT_READ[1]) # ((STT_READ[2]) # (STT_READ[0]))))

	.dataa(STT_READ[1]),
	.datab(STT_READ[2]),
	.datac(STT_READ[3]),
	.datad(STT_READ[0]),
	.cin(gnd),
	.combout(\always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \always0~4 .lut_mask = 16'h0F0E;
defparam \always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y30_N18
cycloneive_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ((STT_READ[1] & (STT_READ[2] & STT_READ[0]))) # (!STT_READ[3])

	.dataa(STT_READ[1]),
	.datab(STT_READ[2]),
	.datac(STT_READ[3]),
	.datad(STT_READ[0]),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'h8F0F;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y30_N2
cycloneive_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = ((!\pin_read~input_o  & !\always0~4_combout )) # (!\Mux4~0_combout )

	.dataa(\pin_read~input_o ),
	.datab(\always0~4_combout ),
	.datac(gnd),
	.datad(\Mux4~0_combout ),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'h11FF;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y30_N3
dffeas \STT_READ[3] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\Mux4~1_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(STT_READ[3]),
	.prn(vcc));
// synopsys translate_off
defparam \STT_READ[3] .is_wysiwyg = "true";
defparam \STT_READ[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y30_N8
cycloneive_lcell_comb \STT_READ[0]~1 (
// Equation(s):
// \STT_READ[0]~1_combout  = (STT_READ[3] & ((STT_READ[0] & ((!\always0~3_combout ))) # (!STT_READ[0] & (\pin_read~input_o  & \always0~3_combout )))) # (!STT_READ[3] & (((STT_READ[0]))))

	.dataa(\pin_read~input_o ),
	.datab(STT_READ[3]),
	.datac(STT_READ[0]),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\STT_READ[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \STT_READ[0]~1 .lut_mask = 16'h38F0;
defparam \STT_READ[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y30_N9
dffeas \STT_READ[0] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\STT_READ[0]~1_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(STT_READ[0]),
	.prn(vcc));
// synopsys translate_off
defparam \STT_READ[0] .is_wysiwyg = "true";
defparam \STT_READ[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y30_N8
cycloneive_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = (STT_READ[0]) # (((STT_READ[1]) # (STT_READ[2])) # (!STT_READ[3]))

	.dataa(STT_READ[0]),
	.datab(STT_READ[3]),
	.datac(STT_READ[1]),
	.datad(STT_READ[2]),
	.cin(gnd),
	.combout(\Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1~0 .lut_mask = 16'hFFFB;
defparam \Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y30_N28
cycloneive_lcell_comb \dataWrite[0]~enfeeder (
// Equation(s):
// \dataWrite[0]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\dataWrite[0]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[0]~enfeeder .lut_mask = 16'hFF00;
defparam \dataWrite[0]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y30_N26
cycloneive_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (STT_WRITE[1] & (!STT_WRITE[2] & (!STT_WRITE[0] & STT_WRITE[3])))

	.dataa(STT_WRITE[1]),
	.datab(STT_WRITE[2]),
	.datac(STT_WRITE[0]),
	.datad(STT_WRITE[3]),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'h0200;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y30_N26
cycloneive_lcell_comb \dataWrite[31]~48 (
// Equation(s):
// \dataWrite[31]~48_combout  = (\always0~1_combout  & (\always0~3_combout  & ((\Selector3~1_combout ) # (!\Decoder1~0_combout ))))

	.dataa(\Selector3~1_combout ),
	.datab(\always0~1_combout ),
	.datac(\Decoder1~0_combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\dataWrite[31]~48_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[31]~48 .lut_mask = 16'h8C00;
defparam \dataWrite[31]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y30_N29
dffeas \dataWrite[0]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[0]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[0]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[0]~en .is_wysiwyg = "true";
defparam \dataWrite[0]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y30_N2
cycloneive_lcell_comb \dataWrite[1]~enfeeder (
// Equation(s):
// \dataWrite[1]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Decoder1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dataWrite[1]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[1]~enfeeder .lut_mask = 16'hF0F0;
defparam \dataWrite[1]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y30_N3
dffeas \dataWrite[1]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[1]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[1]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[1]~en .is_wysiwyg = "true";
defparam \dataWrite[1]~en .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y30_N31
dffeas \dataWrite[2]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Decoder1~0_combout ),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[2]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[2]~en .is_wysiwyg = "true";
defparam \dataWrite[2]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y30_N30
cycloneive_lcell_comb \dataWrite[3]~enfeeder (
// Equation(s):
// \dataWrite[3]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\dataWrite[3]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[3]~enfeeder .lut_mask = 16'hFF00;
defparam \dataWrite[3]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y30_N31
dffeas \dataWrite[3]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[3]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[3]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[3]~en .is_wysiwyg = "true";
defparam \dataWrite[3]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y30_N16
cycloneive_lcell_comb \dataWrite[4]~enfeeder (
// Equation(s):
// \dataWrite[4]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Decoder1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dataWrite[4]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[4]~enfeeder .lut_mask = 16'hF0F0;
defparam \dataWrite[4]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y30_N17
dffeas \dataWrite[4]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[4]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[4]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[4]~en .is_wysiwyg = "true";
defparam \dataWrite[4]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y30_N10
cycloneive_lcell_comb \dataWrite[5]~enfeeder (
// Equation(s):
// \dataWrite[5]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Decoder1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dataWrite[5]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[5]~enfeeder .lut_mask = 16'hF0F0;
defparam \dataWrite[5]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y30_N11
dffeas \dataWrite[5]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[5]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[5]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[5]~en .is_wysiwyg = "true";
defparam \dataWrite[5]~en .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y30_N9
dffeas \dataWrite[6]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\Decoder1~0_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[6]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[6]~en .is_wysiwyg = "true";
defparam \dataWrite[6]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y30_N8
cycloneive_lcell_comb \dataWrite[7]~enfeeder (
// Equation(s):
// \dataWrite[7]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Decoder1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dataWrite[7]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[7]~enfeeder .lut_mask = 16'hF0F0;
defparam \dataWrite[7]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y30_N9
dffeas \dataWrite[7]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[7]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[7]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[7]~en .is_wysiwyg = "true";
defparam \dataWrite[7]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y30_N22
cycloneive_lcell_comb \dataWrite[8]~enfeeder (
// Equation(s):
// \dataWrite[8]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\dataWrite[8]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[8]~enfeeder .lut_mask = 16'hFF00;
defparam \dataWrite[8]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y30_N23
dffeas \dataWrite[8]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[8]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[8]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[8]~en .is_wysiwyg = "true";
defparam \dataWrite[8]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y30_N4
cycloneive_lcell_comb \dataWrite[9]~enfeeder (
// Equation(s):
// \dataWrite[9]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\dataWrite[9]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[9]~enfeeder .lut_mask = 16'hFF00;
defparam \dataWrite[9]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y30_N5
dffeas \dataWrite[9]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[9]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[9]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[9]~en .is_wysiwyg = "true";
defparam \dataWrite[9]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y30_N0
cycloneive_lcell_comb \dataWrite[10]~enfeeder (
// Equation(s):
// \dataWrite[10]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\dataWrite[10]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[10]~enfeeder .lut_mask = 16'hFF00;
defparam \dataWrite[10]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y30_N1
dffeas \dataWrite[10]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[10]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[10]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[10]~en .is_wysiwyg = "true";
defparam \dataWrite[10]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y30_N30
cycloneive_lcell_comb \dataWrite[11]~enfeeder (
// Equation(s):
// \dataWrite[11]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\dataWrite[11]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[11]~enfeeder .lut_mask = 16'hFF00;
defparam \dataWrite[11]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y30_N31
dffeas \dataWrite[11]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[11]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[11]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[11]~en .is_wysiwyg = "true";
defparam \dataWrite[11]~en .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y30_N19
dffeas \dataWrite[12]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Decoder1~0_combout ),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[12]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[12]~en .is_wysiwyg = "true";
defparam \dataWrite[12]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y30_N4
cycloneive_lcell_comb \dataWrite[13]~enfeeder (
// Equation(s):
// \dataWrite[13]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\dataWrite[13]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[13]~enfeeder .lut_mask = 16'hFF00;
defparam \dataWrite[13]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y30_N5
dffeas \dataWrite[13]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[13]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[13]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[13]~en .is_wysiwyg = "true";
defparam \dataWrite[13]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y30_N6
cycloneive_lcell_comb \dataWrite[14]~enfeeder (
// Equation(s):
// \dataWrite[14]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\dataWrite[14]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[14]~enfeeder .lut_mask = 16'hFF00;
defparam \dataWrite[14]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y30_N7
dffeas \dataWrite[14]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[14]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[14]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[14]~en .is_wysiwyg = "true";
defparam \dataWrite[14]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y30_N18
cycloneive_lcell_comb \dataWrite[15]~enfeeder (
// Equation(s):
// \dataWrite[15]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\dataWrite[15]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[15]~enfeeder .lut_mask = 16'hFF00;
defparam \dataWrite[15]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y30_N19
dffeas \dataWrite[15]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[15]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[15]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[15]~en .is_wysiwyg = "true";
defparam \dataWrite[15]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y30_N16
cycloneive_lcell_comb \dataWrite[16]~enfeeder (
// Equation(s):
// \dataWrite[16]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\dataWrite[16]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[16]~enfeeder .lut_mask = 16'hFF00;
defparam \dataWrite[16]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y30_N17
dffeas \dataWrite[16]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[16]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[16]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[16]~en .is_wysiwyg = "true";
defparam \dataWrite[16]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y30_N22
cycloneive_lcell_comb \dataWrite[17]~enfeeder (
// Equation(s):
// \dataWrite[17]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\dataWrite[17]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[17]~enfeeder .lut_mask = 16'hFF00;
defparam \dataWrite[17]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y30_N23
dffeas \dataWrite[17]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[17]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[17]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[17]~en .is_wysiwyg = "true";
defparam \dataWrite[17]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y30_N12
cycloneive_lcell_comb \dataWrite[18]~enfeeder (
// Equation(s):
// \dataWrite[18]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\dataWrite[18]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[18]~enfeeder .lut_mask = 16'hFF00;
defparam \dataWrite[18]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y30_N13
dffeas \dataWrite[18]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[18]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[18]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[18]~en .is_wysiwyg = "true";
defparam \dataWrite[18]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y30_N10
cycloneive_lcell_comb \dataWrite[19]~enfeeder (
// Equation(s):
// \dataWrite[19]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\dataWrite[19]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[19]~enfeeder .lut_mask = 16'hFF00;
defparam \dataWrite[19]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y30_N11
dffeas \dataWrite[19]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[19]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[19]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[19]~en .is_wysiwyg = "true";
defparam \dataWrite[19]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y30_N20
cycloneive_lcell_comb \dataWrite[20]~enfeeder (
// Equation(s):
// \dataWrite[20]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\dataWrite[20]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[20]~enfeeder .lut_mask = 16'hFF00;
defparam \dataWrite[20]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y30_N21
dffeas \dataWrite[20]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[20]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[20]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[20]~en .is_wysiwyg = "true";
defparam \dataWrite[20]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y30_N8
cycloneive_lcell_comb \dataWrite[21]~enfeeder (
// Equation(s):
// \dataWrite[21]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\dataWrite[21]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[21]~enfeeder .lut_mask = 16'hFF00;
defparam \dataWrite[21]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y30_N9
dffeas \dataWrite[21]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[21]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[21]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[21]~en .is_wysiwyg = "true";
defparam \dataWrite[21]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y30_N2
cycloneive_lcell_comb \dataWrite[22]~enfeeder (
// Equation(s):
// \dataWrite[22]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\dataWrite[22]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[22]~enfeeder .lut_mask = 16'hFF00;
defparam \dataWrite[22]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y30_N3
dffeas \dataWrite[22]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[22]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[22]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[22]~en .is_wysiwyg = "true";
defparam \dataWrite[22]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y30_N24
cycloneive_lcell_comb \dataWrite[23]~enfeeder (
// Equation(s):
// \dataWrite[23]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\dataWrite[23]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[23]~enfeeder .lut_mask = 16'hFF00;
defparam \dataWrite[23]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y30_N25
dffeas \dataWrite[23]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[23]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[23]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[23]~en .is_wysiwyg = "true";
defparam \dataWrite[23]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y30_N26
cycloneive_lcell_comb \dataWrite[24]~enfeeder (
// Equation(s):
// \dataWrite[24]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\dataWrite[24]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[24]~enfeeder .lut_mask = 16'hFF00;
defparam \dataWrite[24]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y30_N27
dffeas \dataWrite[24]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[24]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[24]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[24]~en .is_wysiwyg = "true";
defparam \dataWrite[24]~en .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y30_N27
dffeas \dataWrite[25]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Decoder1~0_combout ),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[25]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[25]~en .is_wysiwyg = "true";
defparam \dataWrite[25]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y30_N28
cycloneive_lcell_comb \dataWrite[26]~enfeeder (
// Equation(s):
// \dataWrite[26]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\dataWrite[26]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[26]~enfeeder .lut_mask = 16'hFF00;
defparam \dataWrite[26]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y30_N29
dffeas \dataWrite[26]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[26]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[26]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[26]~en .is_wysiwyg = "true";
defparam \dataWrite[26]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y30_N14
cycloneive_lcell_comb \dataWrite[27]~enfeeder (
// Equation(s):
// \dataWrite[27]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\dataWrite[27]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[27]~enfeeder .lut_mask = 16'hFF00;
defparam \dataWrite[27]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y30_N15
dffeas \dataWrite[27]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[27]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[27]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[27]~en .is_wysiwyg = "true";
defparam \dataWrite[27]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y30_N22
cycloneive_lcell_comb \dataWrite[28]~enfeeder (
// Equation(s):
// \dataWrite[28]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Decoder1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dataWrite[28]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[28]~enfeeder .lut_mask = 16'hF0F0;
defparam \dataWrite[28]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y30_N23
dffeas \dataWrite[28]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[28]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[28]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[28]~en .is_wysiwyg = "true";
defparam \dataWrite[28]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y30_N16
cycloneive_lcell_comb \dataWrite[29]~enfeeder (
// Equation(s):
// \dataWrite[29]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\dataWrite[29]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[29]~enfeeder .lut_mask = 16'hFF00;
defparam \dataWrite[29]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y30_N17
dffeas \dataWrite[29]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[29]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[29]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[29]~en .is_wysiwyg = "true";
defparam \dataWrite[29]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y30_N28
cycloneive_lcell_comb \dataWrite[30]~enfeeder (
// Equation(s):
// \dataWrite[30]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Decoder1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dataWrite[30]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[30]~enfeeder .lut_mask = 16'hF0F0;
defparam \dataWrite[30]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y30_N29
dffeas \dataWrite[30]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[30]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[30]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[30]~en .is_wysiwyg = "true";
defparam \dataWrite[30]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y30_N6
cycloneive_lcell_comb \dataWrite[31]~enfeeder (
// Equation(s):
// \dataWrite[31]~enfeeder_combout  = \Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\dataWrite[31]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataWrite[31]~enfeeder .lut_mask = 16'hFF00;
defparam \dataWrite[31]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y30_N7
dffeas \dataWrite[31]~en (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataWrite[31]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite[31]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite[31]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite[31]~en .is_wysiwyg = "true";
defparam \dataWrite[31]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y30_N12
cycloneive_lcell_comb \DQM0~1 (
// Equation(s):
// \DQM0~1_combout  = (STT_READ[3] & ((STT_READ[2] & (STT_READ[0] & !STT_READ[1])) # (!STT_READ[2] & (!STT_READ[0] & STT_READ[1]))))

	.dataa(STT_READ[2]),
	.datab(STT_READ[0]),
	.datac(STT_READ[1]),
	.datad(STT_READ[3]),
	.cin(gnd),
	.combout(\DQM0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DQM0~1 .lut_mask = 16'h1800;
defparam \DQM0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N18
cycloneive_lcell_comb \DQM0~2 (
// Equation(s):
// \DQM0~2_combout  = (STT_WRITE[0] & (!\DQM0~q  & (STT_WRITE[2] & !STT_WRITE[1]))) # (!STT_WRITE[0] & (\DQM0~q  & (!STT_WRITE[2] & STT_WRITE[1])))

	.dataa(STT_WRITE[0]),
	.datab(\DQM0~q ),
	.datac(STT_WRITE[2]),
	.datad(STT_WRITE[1]),
	.cin(gnd),
	.combout(\DQM0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DQM0~2 .lut_mask = 16'h0420;
defparam \DQM0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N20
cycloneive_lcell_comb \DQM0~3 (
// Equation(s):
// \DQM0~3_combout  = (\DQM0~1_combout  & (((STT_READ[0])))) # (!\DQM0~1_combout  & (STT_WRITE[3] & ((\DQM0~2_combout ))))

	.dataa(STT_WRITE[3]),
	.datab(STT_READ[0]),
	.datac(\DQM0~1_combout ),
	.datad(\DQM0~2_combout ),
	.cin(gnd),
	.combout(\DQM0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DQM0~3 .lut_mask = 16'hCAC0;
defparam \DQM0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N12
cycloneive_lcell_comb \DQM0~0 (
// Equation(s):
// \DQM0~0_combout  = (\pin_reset~input_o  & (\always0~1_combout  & ((\pin_write~input_o ) # (\always0~2_combout ))))

	.dataa(\pin_write~input_o ),
	.datab(\pin_reset~input_o ),
	.datac(\always0~2_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\DQM0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DQM0~0 .lut_mask = 16'hC800;
defparam \DQM0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N28
cycloneive_lcell_comb \DQM0~4 (
// Equation(s):
// \DQM0~4_combout  = (\DQM0~0_combout  & (\DQM0~3_combout  $ (((!\DQM0~1_combout  & \DQM0~q ))))) # (!\DQM0~0_combout  & (((\DQM0~q ))))

	.dataa(\DQM0~1_combout ),
	.datab(\DQM0~3_combout ),
	.datac(\DQM0~q ),
	.datad(\DQM0~0_combout ),
	.cin(gnd),
	.combout(\DQM0~4_combout ),
	.cout());
// synopsys translate_off
defparam \DQM0~4 .lut_mask = 16'h9CF0;
defparam \DQM0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y30_N29
dffeas DQM0(
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\DQM0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DQM0~q ),
	.prn(vcc));
// synopsys translate_off
defparam DQM0.is_wysiwyg = "true";
defparam DQM0.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N10
cycloneive_lcell_comb \WE_N~0 (
// Equation(s):
// \WE_N~0_combout  = ((STT_READ[0] & (STT_READ[1] & STT_READ[2]))) # (!STT_READ[3])

	.dataa(STT_READ[3]),
	.datab(STT_READ[0]),
	.datac(STT_READ[1]),
	.datad(STT_READ[2]),
	.cin(gnd),
	.combout(\WE_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \WE_N~0 .lut_mask = 16'hD555;
defparam \WE_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N8
cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\WE_N~0_combout  & ((STT_WRITE[0] & ((STT_WRITE[1]) # (!STT_WRITE[2]))) # (!STT_WRITE[0] & ((STT_WRITE[2]) # (!STT_WRITE[1])))))

	.dataa(STT_WRITE[0]),
	.datab(STT_WRITE[1]),
	.datac(STT_WRITE[2]),
	.datad(\WE_N~0_combout ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'hDB00;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N22
cycloneive_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = (!\Selector9~0_combout  & (((STT_READ[2] & STT_READ[0])) # (!STT_READ[3])))

	.dataa(STT_READ[3]),
	.datab(STT_READ[2]),
	.datac(\Selector9~0_combout ),
	.datad(STT_READ[0]),
	.cin(gnd),
	.combout(\Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~1 .lut_mask = 16'h0D05;
defparam \Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N2
cycloneive_lcell_comb \WE_N~1 (
// Equation(s):
// \WE_N~1_combout  = (\always0~3_combout  & (\always0~1_combout  & ((STT_WRITE[3]) # (!\WE_N~0_combout ))))

	.dataa(\WE_N~0_combout ),
	.datab(STT_WRITE[3]),
	.datac(\always0~3_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\WE_N~1_combout ),
	.cout());
// synopsys translate_off
defparam \WE_N~1 .lut_mask = 16'hD000;
defparam \WE_N~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y30_N23
dffeas WE_N(
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\Selector9~1_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WE_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\WE_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam WE_N.is_wysiwyg = "true";
defparam WE_N.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N0
cycloneive_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (STT_READ[3] & ((STT_READ[0] $ (STT_READ[2])) # (!STT_READ[1])))

	.dataa(STT_READ[3]),
	.datab(STT_READ[0]),
	.datac(STT_READ[1]),
	.datad(STT_READ[2]),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'h2A8A;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N26
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (!STT_WRITE[2] & (!STT_WRITE[0] & STT_WRITE[1]))

	.dataa(STT_WRITE[2]),
	.datab(gnd),
	.datac(STT_WRITE[0]),
	.datad(STT_WRITE[1]),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h0500;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N4
cycloneive_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = (!\Selector8~0_combout  & ((\Selector3~0_combout ) # (!\WE_N~0_combout )))

	.dataa(gnd),
	.datab(\Selector8~0_combout ),
	.datac(\Selector3~0_combout ),
	.datad(\WE_N~0_combout ),
	.cin(gnd),
	.combout(\Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~1 .lut_mask = 16'h3033;
defparam \Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y30_N5
dffeas CAS_N(
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\Selector8~1_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WE_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam CAS_N.is_wysiwyg = "true";
defparam CAS_N.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N14
cycloneive_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = (STT_WRITE[1]) # (STT_WRITE[2] $ (STT_WRITE[0]))

	.dataa(STT_WRITE[2]),
	.datab(gnd),
	.datac(STT_WRITE[0]),
	.datad(STT_WRITE[1]),
	.cin(gnd),
	.combout(\Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~1 .lut_mask = 16'hFF5A;
defparam \Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N16
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (STT_READ[3] & ((STT_READ[0] & ((!STT_READ[2]))) # (!STT_READ[0] & ((STT_READ[1]) # (STT_READ[2])))))

	.dataa(STT_READ[3]),
	.datab(STT_READ[0]),
	.datac(STT_READ[1]),
	.datad(STT_READ[2]),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'h22A8;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N6
cycloneive_lcell_comb \Selector7~2 (
// Equation(s):
// \Selector7~2_combout  = (!\Selector7~0_combout  & ((!\Selector7~1_combout ) # (!\WE_N~0_combout )))

	.dataa(\WE_N~0_combout ),
	.datab(gnd),
	.datac(\Selector7~1_combout ),
	.datad(\Selector7~0_combout ),
	.cin(gnd),
	.combout(\Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~2 .lut_mask = 16'h005F;
defparam \Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y30_N7
dffeas RAS_N(
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\Selector7~2_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WE_N~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam RAS_N.is_wysiwyg = "true";
defparam RAS_N.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \pin_sw[0]~input (
	.i(pin_sw[0]),
	.ibar(gnd),
	.o(\pin_sw[0]~input_o ));
// synopsys translate_off
defparam \pin_sw[0]~input .bus_hold = "false";
defparam \pin_sw[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N28
cycloneive_lcell_comb \ADDR[0]~1 (
// Equation(s):
// \ADDR[0]~1_combout  = !\pin_sw[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pin_sw[0]~input_o ),
	.cin(gnd),
	.combout(\ADDR[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[0]~1 .lut_mask = 16'h00FF;
defparam \ADDR[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y17_N29
dffeas \ADDR[0] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\ADDR[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR[0] .is_wysiwyg = "true";
defparam \ADDR[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \pin_sw[1]~input (
	.i(pin_sw[1]),
	.ibar(gnd),
	.o(\pin_sw[1]~input_o ));
// synopsys translate_off
defparam \pin_sw[1]~input .bus_hold = "false";
defparam \pin_sw[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N6
cycloneive_lcell_comb \ADDR~0 (
// Equation(s):
// \ADDR~0_combout  = \pin_sw[1]~input_o  $ (\pin_sw[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pin_sw[1]~input_o ),
	.datad(\pin_sw[0]~input_o ),
	.cin(gnd),
	.combout(\ADDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR~0 .lut_mask = 16'h0FF0;
defparam \ADDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y17_N7
dffeas \ADDR[1] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\ADDR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR[1] .is_wysiwyg = "true";
defparam \ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N12
cycloneive_lcell_comb \Decoder2~0 (
// Equation(s):
// \Decoder2~0_combout  = (\pin_sw[1]~input_o  & \pin_sw[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pin_sw[1]~input_o ),
	.datad(\pin_sw[0]~input_o ),
	.cin(gnd),
	.combout(\Decoder2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder2~0 .lut_mask = 16'hF000;
defparam \Decoder2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y17_N13
dffeas \ADDR[2] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\Decoder2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR[2] .is_wysiwyg = "true";
defparam \ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
cycloneive_io_ibuf \pin_DQ[0]~input (
	.i(pin_DQ[0]),
	.ibar(gnd),
	.o(\pin_DQ[0]~input_o ));
// synopsys translate_off
defparam \pin_DQ[0]~input .bus_hold = "false";
defparam \pin_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y30_N20
cycloneive_lcell_comb \dataRead[0]~feeder (
// Equation(s):
// \dataRead[0]~feeder_combout  = \pin_DQ[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pin_DQ[0]~input_o ),
	.cin(gnd),
	.combout(\dataRead[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataRead[0]~feeder .lut_mask = 16'hFF00;
defparam \dataRead[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y30_N22
cycloneive_lcell_comb \dataRead[0]~0 (
// Equation(s):
// \dataRead[0]~0_combout  = (!STT_READ[0] & (STT_READ[3] & (!STT_READ[1] & STT_READ[2])))

	.dataa(STT_READ[0]),
	.datab(STT_READ[3]),
	.datac(STT_READ[1]),
	.datad(STT_READ[2]),
	.cin(gnd),
	.combout(\dataRead[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataRead[0]~0 .lut_mask = 16'h0400;
defparam \dataRead[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y30_N16
cycloneive_lcell_comb \dataRead[0]~1 (
// Equation(s):
// \dataRead[0]~1_combout  = (\dataRead[0]~0_combout  & (\pin_reset~input_o  & (\always0~3_combout  & \always0~1_combout )))

	.dataa(\dataRead[0]~0_combout ),
	.datab(\pin_reset~input_o ),
	.datac(\always0~3_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\dataRead[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dataRead[0]~1 .lut_mask = 16'h8000;
defparam \dataRead[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y30_N21
dffeas \dataRead[0] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataRead[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[0] .is_wysiwyg = "true";
defparam \dataRead[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \pin_DQ[1]~input (
	.i(pin_DQ[1]),
	.ibar(gnd),
	.o(\pin_DQ[1]~input_o ));
// synopsys translate_off
defparam \pin_DQ[1]~input .bus_hold = "false";
defparam \pin_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N24
cycloneive_lcell_comb \dataRead[1]~feeder (
// Equation(s):
// \dataRead[1]~feeder_combout  = \pin_DQ[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pin_DQ[1]~input_o ),
	.cin(gnd),
	.combout(\dataRead[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataRead[1]~feeder .lut_mask = 16'hFF00;
defparam \dataRead[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y30_N25
dffeas \dataRead[1] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataRead[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[1] .is_wysiwyg = "true";
defparam \dataRead[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
cycloneive_io_ibuf \pin_DQ[2]~input (
	.i(pin_DQ[2]),
	.ibar(gnd),
	.o(\pin_DQ[2]~input_o ));
// synopsys translate_off
defparam \pin_DQ[2]~input .bus_hold = "false";
defparam \pin_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y30_N18
cycloneive_lcell_comb \dataRead[2]~feeder (
// Equation(s):
// \dataRead[2]~feeder_combout  = \pin_DQ[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pin_DQ[2]~input_o ),
	.cin(gnd),
	.combout(\dataRead[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataRead[2]~feeder .lut_mask = 16'hFF00;
defparam \dataRead[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y30_N19
dffeas \dataRead[2] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataRead[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[2] .is_wysiwyg = "true";
defparam \dataRead[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneive_io_ibuf \pin_DQ[3]~input (
	.i(pin_DQ[3]),
	.ibar(gnd),
	.o(\pin_DQ[3]~input_o ));
// synopsys translate_off
defparam \pin_DQ[3]~input .bus_hold = "false";
defparam \pin_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N22
cycloneive_lcell_comb \dataRead[3]~feeder (
// Equation(s):
// \dataRead[3]~feeder_combout  = \pin_DQ[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pin_DQ[3]~input_o ),
	.cin(gnd),
	.combout(\dataRead[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataRead[3]~feeder .lut_mask = 16'hFF00;
defparam \dataRead[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y30_N23
dffeas \dataRead[3] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataRead[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[3] .is_wysiwyg = "true";
defparam \dataRead[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N22
cycloneive_io_ibuf \pin_DQ[4]~input (
	.i(pin_DQ[4]),
	.ibar(gnd),
	.o(\pin_DQ[4]~input_o ));
// synopsys translate_off
defparam \pin_DQ[4]~input .bus_hold = "false";
defparam \pin_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N0
cycloneive_lcell_comb \dataRead[4]~feeder (
// Equation(s):
// \dataRead[4]~feeder_combout  = \pin_DQ[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pin_DQ[4]~input_o ),
	.cin(gnd),
	.combout(\dataRead[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataRead[4]~feeder .lut_mask = 16'hFF00;
defparam \dataRead[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y30_N1
dffeas \dataRead[4] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataRead[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[4] .is_wysiwyg = "true";
defparam \dataRead[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N15
cycloneive_io_ibuf \pin_DQ[5]~input (
	.i(pin_DQ[5]),
	.ibar(gnd),
	.o(\pin_DQ[5]~input_o ));
// synopsys translate_off
defparam \pin_DQ[5]~input .bus_hold = "false";
defparam \pin_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N2
cycloneive_lcell_comb \dataRead[5]~feeder (
// Equation(s):
// \dataRead[5]~feeder_combout  = \pin_DQ[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pin_DQ[5]~input_o ),
	.cin(gnd),
	.combout(\dataRead[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataRead[5]~feeder .lut_mask = 16'hFF00;
defparam \dataRead[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y30_N3
dffeas \dataRead[5] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataRead[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[5] .is_wysiwyg = "true";
defparam \dataRead[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N22
cycloneive_io_ibuf \pin_DQ[6]~input (
	.i(pin_DQ[6]),
	.ibar(gnd),
	.o(\pin_DQ[6]~input_o ));
// synopsys translate_off
defparam \pin_DQ[6]~input .bus_hold = "false";
defparam \pin_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y30_N0
cycloneive_lcell_comb \dataRead[6]~feeder (
// Equation(s):
// \dataRead[6]~feeder_combout  = \pin_DQ[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pin_DQ[6]~input_o ),
	.cin(gnd),
	.combout(\dataRead[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataRead[6]~feeder .lut_mask = 16'hFF00;
defparam \dataRead[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y30_N1
dffeas \dataRead[6] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataRead[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[6] .is_wysiwyg = "true";
defparam \dataRead[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N8
cycloneive_io_ibuf \pin_DQ[7]~input (
	.i(pin_DQ[7]),
	.ibar(gnd),
	.o(\pin_DQ[7]~input_o ));
// synopsys translate_off
defparam \pin_DQ[7]~input .bus_hold = "false";
defparam \pin_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N8
cycloneive_lcell_comb \dataRead[7]~feeder (
// Equation(s):
// \dataRead[7]~feeder_combout  = \pin_DQ[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pin_DQ[7]~input_o ),
	.cin(gnd),
	.combout(\dataRead[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataRead[7]~feeder .lut_mask = 16'hFF00;
defparam \dataRead[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y30_N9
dffeas \dataRead[7] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataRead[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[7] .is_wysiwyg = "true";
defparam \dataRead[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \pin_DQ[8]~input (
	.i(pin_DQ[8]),
	.ibar(gnd),
	.o(\pin_DQ[8]~input_o ));
// synopsys translate_off
defparam \pin_DQ[8]~input .bus_hold = "false";
defparam \pin_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y30_N30
cycloneive_lcell_comb \dataRead[8]~feeder (
// Equation(s):
// \dataRead[8]~feeder_combout  = \pin_DQ[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pin_DQ[8]~input_o ),
	.cin(gnd),
	.combout(\dataRead[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataRead[8]~feeder .lut_mask = 16'hFF00;
defparam \dataRead[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y30_N31
dffeas \dataRead[8] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataRead[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[8] .is_wysiwyg = "true";
defparam \dataRead[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N8
cycloneive_io_ibuf \pin_DQ[9]~input (
	.i(pin_DQ[9]),
	.ibar(gnd),
	.o(\pin_DQ[9]~input_o ));
// synopsys translate_off
defparam \pin_DQ[9]~input .bus_hold = "false";
defparam \pin_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y30_N8
cycloneive_lcell_comb \dataRead[9]~feeder (
// Equation(s):
// \dataRead[9]~feeder_combout  = \pin_DQ[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pin_DQ[9]~input_o ),
	.cin(gnd),
	.combout(\dataRead[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataRead[9]~feeder .lut_mask = 16'hFF00;
defparam \dataRead[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y30_N9
dffeas \dataRead[9] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataRead[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[9] .is_wysiwyg = "true";
defparam \dataRead[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneive_io_ibuf \pin_DQ[10]~input (
	.i(pin_DQ[10]),
	.ibar(gnd),
	.o(\pin_DQ[10]~input_o ));
// synopsys translate_off
defparam \pin_DQ[10]~input .bus_hold = "false";
defparam \pin_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y30_N10
cycloneive_lcell_comb \dataRead[10]~feeder (
// Equation(s):
// \dataRead[10]~feeder_combout  = \pin_DQ[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pin_DQ[10]~input_o ),
	.cin(gnd),
	.combout(\dataRead[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataRead[10]~feeder .lut_mask = 16'hFF00;
defparam \dataRead[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y30_N11
dffeas \dataRead[10] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataRead[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[10] .is_wysiwyg = "true";
defparam \dataRead[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N8
cycloneive_io_ibuf \pin_DQ[11]~input (
	.i(pin_DQ[11]),
	.ibar(gnd),
	.o(\pin_DQ[11]~input_o ));
// synopsys translate_off
defparam \pin_DQ[11]~input .bus_hold = "false";
defparam \pin_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y30_N27
dffeas \dataRead[11] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pin_DQ[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[11]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[11] .is_wysiwyg = "true";
defparam \dataRead[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N15
cycloneive_io_ibuf \pin_DQ[12]~input (
	.i(pin_DQ[12]),
	.ibar(gnd),
	.o(\pin_DQ[12]~input_o ));
// synopsys translate_off
defparam \pin_DQ[12]~input .bus_hold = "false";
defparam \pin_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N20
cycloneive_lcell_comb \dataRead[12]~feeder (
// Equation(s):
// \dataRead[12]~feeder_combout  = \pin_DQ[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pin_DQ[12]~input_o ),
	.cin(gnd),
	.combout(\dataRead[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataRead[12]~feeder .lut_mask = 16'hFF00;
defparam \dataRead[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y30_N21
dffeas \dataRead[12] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataRead[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[12]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[12] .is_wysiwyg = "true";
defparam \dataRead[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \pin_DQ[13]~input (
	.i(pin_DQ[13]),
	.ibar(gnd),
	.o(\pin_DQ[13]~input_o ));
// synopsys translate_off
defparam \pin_DQ[13]~input .bus_hold = "false";
defparam \pin_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y30_N19
dffeas \dataRead[13] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pin_DQ[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[13]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[13] .is_wysiwyg = "true";
defparam \dataRead[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \pin_DQ[14]~input (
	.i(pin_DQ[14]),
	.ibar(gnd),
	.o(\pin_DQ[14]~input_o ));
// synopsys translate_off
defparam \pin_DQ[14]~input .bus_hold = "false";
defparam \pin_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y30_N13
dffeas \dataRead[14] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pin_DQ[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[14]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[14] .is_wysiwyg = "true";
defparam \dataRead[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \pin_DQ[15]~input (
	.i(pin_DQ[15]),
	.ibar(gnd),
	.o(\pin_DQ[15]~input_o ));
// synopsys translate_off
defparam \pin_DQ[15]~input .bus_hold = "false";
defparam \pin_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X2_Y30_N13
dffeas \dataRead[15] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pin_DQ[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[15]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[15] .is_wysiwyg = "true";
defparam \dataRead[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N15
cycloneive_io_ibuf \pin_DQ[16]~input (
	.i(pin_DQ[16]),
	.ibar(gnd),
	.o(\pin_DQ[16]~input_o ));
// synopsys translate_off
defparam \pin_DQ[16]~input .bus_hold = "false";
defparam \pin_DQ[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N6
cycloneive_lcell_comb \dataRead[16]~feeder (
// Equation(s):
// \dataRead[16]~feeder_combout  = \pin_DQ[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pin_DQ[16]~input_o ),
	.cin(gnd),
	.combout(\dataRead[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataRead[16]~feeder .lut_mask = 16'hFF00;
defparam \dataRead[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y30_N7
dffeas \dataRead[16] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataRead[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[16]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[16] .is_wysiwyg = "true";
defparam \dataRead[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y48_N8
cycloneive_io_ibuf \pin_DQ[17]~input (
	.i(pin_DQ[17]),
	.ibar(gnd),
	.o(\pin_DQ[17]~input_o ));
// synopsys translate_off
defparam \pin_DQ[17]~input .bus_hold = "false";
defparam \pin_DQ[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y30_N6
cycloneive_lcell_comb \dataRead[17]~feeder (
// Equation(s):
// \dataRead[17]~feeder_combout  = \pin_DQ[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pin_DQ[17]~input_o ),
	.cin(gnd),
	.combout(\dataRead[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataRead[17]~feeder .lut_mask = 16'hFF00;
defparam \dataRead[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y30_N7
dffeas \dataRead[17] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataRead[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[17]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[17] .is_wysiwyg = "true";
defparam \dataRead[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y43_N15
cycloneive_io_ibuf \pin_DQ[18]~input (
	.i(pin_DQ[18]),
	.ibar(gnd),
	.o(\pin_DQ[18]~input_o ));
// synopsys translate_off
defparam \pin_DQ[18]~input .bus_hold = "false";
defparam \pin_DQ[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y30_N5
dffeas \dataRead[18] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pin_DQ[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[18]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[18] .is_wysiwyg = "true";
defparam \dataRead[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N22
cycloneive_io_ibuf \pin_DQ[19]~input (
	.i(pin_DQ[19]),
	.ibar(gnd),
	.o(\pin_DQ[19]~input_o ));
// synopsys translate_off
defparam \pin_DQ[19]~input .bus_hold = "false";
defparam \pin_DQ[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y30_N28
cycloneive_lcell_comb \dataRead[19]~feeder (
// Equation(s):
// \dataRead[19]~feeder_combout  = \pin_DQ[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pin_DQ[19]~input_o ),
	.cin(gnd),
	.combout(\dataRead[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataRead[19]~feeder .lut_mask = 16'hFF00;
defparam \dataRead[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y30_N29
dffeas \dataRead[19] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataRead[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[19]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[19] .is_wysiwyg = "true";
defparam \dataRead[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N15
cycloneive_io_ibuf \pin_DQ[20]~input (
	.i(pin_DQ[20]),
	.ibar(gnd),
	.o(\pin_DQ[20]~input_o ));
// synopsys translate_off
defparam \pin_DQ[20]~input .bus_hold = "false";
defparam \pin_DQ[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X2_Y30_N3
dffeas \dataRead[20] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pin_DQ[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[20]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[20] .is_wysiwyg = "true";
defparam \dataRead[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N22
cycloneive_io_ibuf \pin_DQ[21]~input (
	.i(pin_DQ[21]),
	.ibar(gnd),
	.o(\pin_DQ[21]~input_o ));
// synopsys translate_off
defparam \pin_DQ[21]~input .bus_hold = "false";
defparam \pin_DQ[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X2_Y30_N25
dffeas \dataRead[21] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pin_DQ[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[21]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[21] .is_wysiwyg = "true";
defparam \dataRead[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N22
cycloneive_io_ibuf \pin_DQ[22]~input (
	.i(pin_DQ[22]),
	.ibar(gnd),
	.o(\pin_DQ[22]~input_o ));
// synopsys translate_off
defparam \pin_DQ[22]~input .bus_hold = "false";
defparam \pin_DQ[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N10
cycloneive_lcell_comb \dataRead[22]~feeder (
// Equation(s):
// \dataRead[22]~feeder_combout  = \pin_DQ[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pin_DQ[22]~input_o ),
	.cin(gnd),
	.combout(\dataRead[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataRead[22]~feeder .lut_mask = 16'hFF00;
defparam \dataRead[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y30_N11
dffeas \dataRead[22] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataRead[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[22]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[22] .is_wysiwyg = "true";
defparam \dataRead[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N15
cycloneive_io_ibuf \pin_DQ[23]~input (
	.i(pin_DQ[23]),
	.ibar(gnd),
	.o(\pin_DQ[23]~input_o ));
// synopsys translate_off
defparam \pin_DQ[23]~input .bus_hold = "false";
defparam \pin_DQ[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y30_N14
cycloneive_lcell_comb \dataRead[23]~feeder (
// Equation(s):
// \dataRead[23]~feeder_combout  = \pin_DQ[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pin_DQ[23]~input_o ),
	.cin(gnd),
	.combout(\dataRead[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataRead[23]~feeder .lut_mask = 16'hFF00;
defparam \dataRead[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y30_N15
dffeas \dataRead[23] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataRead[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[23]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[23] .is_wysiwyg = "true";
defparam \dataRead[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneive_io_ibuf \pin_DQ[24]~input (
	.i(pin_DQ[24]),
	.ibar(gnd),
	.o(\pin_DQ[24]~input_o ));
// synopsys translate_off
defparam \pin_DQ[24]~input .bus_hold = "false";
defparam \pin_DQ[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X2_Y30_N17
dffeas \dataRead[24] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pin_DQ[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[24]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[24] .is_wysiwyg = "true";
defparam \dataRead[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N15
cycloneive_io_ibuf \pin_DQ[25]~input (
	.i(pin_DQ[25]),
	.ibar(gnd),
	.o(\pin_DQ[25]~input_o ));
// synopsys translate_off
defparam \pin_DQ[25]~input .bus_hold = "false";
defparam \pin_DQ[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y30_N26
cycloneive_lcell_comb \dataRead[25]~feeder (
// Equation(s):
// \dataRead[25]~feeder_combout  = \pin_DQ[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pin_DQ[25]~input_o ),
	.cin(gnd),
	.combout(\dataRead[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataRead[25]~feeder .lut_mask = 16'hFF00;
defparam \dataRead[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y30_N27
dffeas \dataRead[25] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataRead[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[25]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[25] .is_wysiwyg = "true";
defparam \dataRead[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N8
cycloneive_io_ibuf \pin_DQ[26]~input (
	.i(pin_DQ[26]),
	.ibar(gnd),
	.o(\pin_DQ[26]~input_o ));
// synopsys translate_off
defparam \pin_DQ[26]~input .bus_hold = "false";
defparam \pin_DQ[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N16
cycloneive_lcell_comb \dataRead[26]~feeder (
// Equation(s):
// \dataRead[26]~feeder_combout  = \pin_DQ[26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pin_DQ[26]~input_o ),
	.cin(gnd),
	.combout(\dataRead[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataRead[26]~feeder .lut_mask = 16'hFF00;
defparam \dataRead[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y30_N17
dffeas \dataRead[26] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataRead[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[26]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[26] .is_wysiwyg = "true";
defparam \dataRead[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N1
cycloneive_io_ibuf \pin_DQ[27]~input (
	.i(pin_DQ[27]),
	.ibar(gnd),
	.o(\pin_DQ[27]~input_o ));
// synopsys translate_off
defparam \pin_DQ[27]~input .bus_hold = "false";
defparam \pin_DQ[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y30_N15
dffeas \dataRead[27] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pin_DQ[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[27]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[27] .is_wysiwyg = "true";
defparam \dataRead[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N22
cycloneive_io_ibuf \pin_DQ[28]~input (
	.i(pin_DQ[28]),
	.ibar(gnd),
	.o(\pin_DQ[28]~input_o ));
// synopsys translate_off
defparam \pin_DQ[28]~input .bus_hold = "false";
defparam \pin_DQ[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X2_Y30_N5
dffeas \dataRead[28] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pin_DQ[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[28]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[28] .is_wysiwyg = "true";
defparam \dataRead[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N15
cycloneive_io_ibuf \pin_DQ[29]~input (
	.i(pin_DQ[29]),
	.ibar(gnd),
	.o(\pin_DQ[29]~input_o ));
// synopsys translate_off
defparam \pin_DQ[29]~input .bus_hold = "false";
defparam \pin_DQ[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y30_N22
cycloneive_lcell_comb \dataRead[29]~feeder (
// Equation(s):
// \dataRead[29]~feeder_combout  = \pin_DQ[29]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pin_DQ[29]~input_o ),
	.cin(gnd),
	.combout(\dataRead[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataRead[29]~feeder .lut_mask = 16'hFF00;
defparam \dataRead[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y30_N23
dffeas \dataRead[29] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataRead[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[29]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[29] .is_wysiwyg = "true";
defparam \dataRead[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N15
cycloneive_io_ibuf \pin_DQ[30]~input (
	.i(pin_DQ[30]),
	.ibar(gnd),
	.o(\pin_DQ[30]~input_o ));
// synopsys translate_off
defparam \pin_DQ[30]~input .bus_hold = "false";
defparam \pin_DQ[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N28
cycloneive_lcell_comb \dataRead[30]~feeder (
// Equation(s):
// \dataRead[30]~feeder_combout  = \pin_DQ[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pin_DQ[30]~input_o ),
	.cin(gnd),
	.combout(\dataRead[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataRead[30]~feeder .lut_mask = 16'hFF00;
defparam \dataRead[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y30_N29
dffeas \dataRead[30] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(\dataRead[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[30]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[30] .is_wysiwyg = "true";
defparam \dataRead[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N8
cycloneive_io_ibuf \pin_DQ[31]~input (
	.i(pin_DQ[31]),
	.ibar(gnd),
	.o(\pin_DQ[31]~input_o ));
// synopsys translate_off
defparam \pin_DQ[31]~input .bus_hold = "false";
defparam \pin_DQ[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y30_N31
dffeas \dataRead[31] (
	.clk(\clock_50mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pin_DQ[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataRead[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dataRead[31]),
	.prn(vcc));
// synopsys translate_off
defparam \dataRead[31] .is_wysiwyg = "true";
defparam \dataRead[31] .power_up = "low";
// synopsys translate_on

assign pin_DQM0 = \pin_DQM0~output_o ;

assign pin_DQM1 = \pin_DQM1~output_o ;

assign pin_DQM2 = \pin_DQM2~output_o ;

assign pin_DQM3 = \pin_DQM3~output_o ;

assign pin_CKE = \pin_CKE~output_o ;

assign pin_CLK = \pin_CLK~output_o ;

assign pin_WE_N = \pin_WE_N~output_o ;

assign pin_CAS_N = \pin_CAS_N~output_o ;

assign pin_RAS_N = \pin_RAS_N~output_o ;

assign pin_CS_N = \pin_CS_N~output_o ;

assign pin_BA[0] = \pin_BA[0]~output_o ;

assign pin_BA[1] = \pin_BA[1]~output_o ;

assign pin_ADDR[0] = \pin_ADDR[0]~output_o ;

assign pin_ADDR[1] = \pin_ADDR[1]~output_o ;

assign pin_ADDR[2] = \pin_ADDR[2]~output_o ;

assign pin_ADDR[3] = \pin_ADDR[3]~output_o ;

assign pin_ADDR[4] = \pin_ADDR[4]~output_o ;

assign pin_ADDR[5] = \pin_ADDR[5]~output_o ;

assign pin_ADDR[6] = \pin_ADDR[6]~output_o ;

assign pin_ADDR[7] = \pin_ADDR[7]~output_o ;

assign pin_ADDR[8] = \pin_ADDR[8]~output_o ;

assign pin_ADDR[9] = \pin_ADDR[9]~output_o ;

assign pin_ADDR[10] = \pin_ADDR[10]~output_o ;

assign pin_ADDR[11] = \pin_ADDR[11]~output_o ;

assign pin_ADDR[12] = \pin_ADDR[12]~output_o ;

assign pin_led[0] = \pin_led[0]~output_o ;

assign pin_led[1] = \pin_led[1]~output_o ;

assign pin_led[2] = \pin_led[2]~output_o ;

assign pin_led[3] = \pin_led[3]~output_o ;

assign pin_led[4] = \pin_led[4]~output_o ;

assign pin_led[5] = \pin_led[5]~output_o ;

assign pin_led[6] = \pin_led[6]~output_o ;

assign pin_led[7] = \pin_led[7]~output_o ;

assign pin_led[8] = \pin_led[8]~output_o ;

assign pin_led[9] = \pin_led[9]~output_o ;

assign pin_led[10] = \pin_led[10]~output_o ;

assign pin_led[11] = \pin_led[11]~output_o ;

assign pin_led[12] = \pin_led[12]~output_o ;

assign pin_led[13] = \pin_led[13]~output_o ;

assign pin_led[14] = \pin_led[14]~output_o ;

assign pin_led[15] = \pin_led[15]~output_o ;

assign pin_led[16] = \pin_led[16]~output_o ;

assign pin_led[17] = \pin_led[17]~output_o ;

assign pin_led[18] = \pin_led[18]~output_o ;

assign pin_led[19] = \pin_led[19]~output_o ;

assign pin_led[20] = \pin_led[20]~output_o ;

assign pin_led[21] = \pin_led[21]~output_o ;

assign pin_led[22] = \pin_led[22]~output_o ;

assign pin_led[23] = \pin_led[23]~output_o ;

assign pin_led[24] = \pin_led[24]~output_o ;

assign pin_led[25] = \pin_led[25]~output_o ;

assign pin_led[26] = \pin_led[26]~output_o ;

assign pin_led[27] = \pin_led[27]~output_o ;

assign pin_led[28] = \pin_led[28]~output_o ;

assign pin_led[29] = \pin_led[29]~output_o ;

assign pin_led[30] = \pin_led[30]~output_o ;

assign pin_led[31] = \pin_led[31]~output_o ;

assign pin_DQ[0] = \pin_DQ[0]~output_o ;

assign pin_DQ[1] = \pin_DQ[1]~output_o ;

assign pin_DQ[2] = \pin_DQ[2]~output_o ;

assign pin_DQ[3] = \pin_DQ[3]~output_o ;

assign pin_DQ[4] = \pin_DQ[4]~output_o ;

assign pin_DQ[5] = \pin_DQ[5]~output_o ;

assign pin_DQ[6] = \pin_DQ[6]~output_o ;

assign pin_DQ[7] = \pin_DQ[7]~output_o ;

assign pin_DQ[8] = \pin_DQ[8]~output_o ;

assign pin_DQ[9] = \pin_DQ[9]~output_o ;

assign pin_DQ[10] = \pin_DQ[10]~output_o ;

assign pin_DQ[11] = \pin_DQ[11]~output_o ;

assign pin_DQ[12] = \pin_DQ[12]~output_o ;

assign pin_DQ[13] = \pin_DQ[13]~output_o ;

assign pin_DQ[14] = \pin_DQ[14]~output_o ;

assign pin_DQ[15] = \pin_DQ[15]~output_o ;

assign pin_DQ[16] = \pin_DQ[16]~output_o ;

assign pin_DQ[17] = \pin_DQ[17]~output_o ;

assign pin_DQ[18] = \pin_DQ[18]~output_o ;

assign pin_DQ[19] = \pin_DQ[19]~output_o ;

assign pin_DQ[20] = \pin_DQ[20]~output_o ;

assign pin_DQ[21] = \pin_DQ[21]~output_o ;

assign pin_DQ[22] = \pin_DQ[22]~output_o ;

assign pin_DQ[23] = \pin_DQ[23]~output_o ;

assign pin_DQ[24] = \pin_DQ[24]~output_o ;

assign pin_DQ[25] = \pin_DQ[25]~output_o ;

assign pin_DQ[26] = \pin_DQ[26]~output_o ;

assign pin_DQ[27] = \pin_DQ[27]~output_o ;

assign pin_DQ[28] = \pin_DQ[28]~output_o ;

assign pin_DQ[29] = \pin_DQ[29]~output_o ;

assign pin_DQ[30] = \pin_DQ[30]~output_o ;

assign pin_DQ[31] = \pin_DQ[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
