Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May  1 21:50:51 2024
| Host         : C26-5CG2151M88 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_basys3_timing_summary_routed.rpt -pb top_basys3_timing_summary_routed.pb -rpx top_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clock_divider_fsm_inst/f_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clock_divider_inst/f_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: controller_fsm_inst/f_Q_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: controller_fsm_inst/f_Q_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.963        0.000                      0                  124        0.264        0.000                      0                  124        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.963        0.000                      0                  124        0.264        0.000                      0                  124        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 clock_divider_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/f_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.014ns (22.739%)  route 3.445ns (77.261%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.551     5.072    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  clock_divider_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  clock_divider_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.268    clock_divider_inst/f_count_reg_n_0_[16]
    SLICE_X11Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.392 f  clock_divider_inst/f_count[30]_i_10/O
                         net (fo=1, routed)           0.401     6.793    clock_divider_inst/f_count[30]_i_10_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.917 f  clock_divider_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.577     7.493    clock_divider_inst/f_count[30]_i_8__0_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.617 f  clock_divider_inst/f_count[30]_i_4__0/O
                         net (fo=1, routed)           0.796     8.414    clock_divider_inst/f_count[30]_i_4__0_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  clock_divider_inst/f_count[30]_i_3__0/O
                         net (fo=31, routed)          0.994     9.532    clock_divider_inst/f_clk
    SLICE_X10Y20         FDRE                                         r  clock_divider_inst/f_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.440    14.781    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  clock_divider_inst/f_count_reg[1]/C
                         clock pessimism              0.273    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X10Y20         FDRE (Setup_fdre_C_R)       -0.524    14.495    clock_divider_inst/f_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 clock_divider_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/f_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.014ns (22.739%)  route 3.445ns (77.261%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.551     5.072    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  clock_divider_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  clock_divider_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.268    clock_divider_inst/f_count_reg_n_0_[16]
    SLICE_X11Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.392 f  clock_divider_inst/f_count[30]_i_10/O
                         net (fo=1, routed)           0.401     6.793    clock_divider_inst/f_count[30]_i_10_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.917 f  clock_divider_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.577     7.493    clock_divider_inst/f_count[30]_i_8__0_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.617 f  clock_divider_inst/f_count[30]_i_4__0/O
                         net (fo=1, routed)           0.796     8.414    clock_divider_inst/f_count[30]_i_4__0_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  clock_divider_inst/f_count[30]_i_3__0/O
                         net (fo=31, routed)          0.994     9.532    clock_divider_inst/f_clk
    SLICE_X10Y20         FDRE                                         r  clock_divider_inst/f_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.440    14.781    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  clock_divider_inst/f_count_reg[2]/C
                         clock pessimism              0.273    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X10Y20         FDRE (Setup_fdre_C_R)       -0.524    14.495    clock_divider_inst/f_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 clock_divider_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/f_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.014ns (22.739%)  route 3.445ns (77.261%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.551     5.072    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  clock_divider_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  clock_divider_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.268    clock_divider_inst/f_count_reg_n_0_[16]
    SLICE_X11Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.392 f  clock_divider_inst/f_count[30]_i_10/O
                         net (fo=1, routed)           0.401     6.793    clock_divider_inst/f_count[30]_i_10_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.917 f  clock_divider_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.577     7.493    clock_divider_inst/f_count[30]_i_8__0_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.617 f  clock_divider_inst/f_count[30]_i_4__0/O
                         net (fo=1, routed)           0.796     8.414    clock_divider_inst/f_count[30]_i_4__0_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  clock_divider_inst/f_count[30]_i_3__0/O
                         net (fo=31, routed)          0.994     9.532    clock_divider_inst/f_clk
    SLICE_X10Y20         FDRE                                         r  clock_divider_inst/f_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.440    14.781    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  clock_divider_inst/f_count_reg[3]/C
                         clock pessimism              0.273    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X10Y20         FDRE (Setup_fdre_C_R)       -0.524    14.495    clock_divider_inst/f_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 clock_divider_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/f_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.014ns (22.739%)  route 3.445ns (77.261%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.551     5.072    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  clock_divider_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  clock_divider_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.268    clock_divider_inst/f_count_reg_n_0_[16]
    SLICE_X11Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.392 f  clock_divider_inst/f_count[30]_i_10/O
                         net (fo=1, routed)           0.401     6.793    clock_divider_inst/f_count[30]_i_10_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.917 f  clock_divider_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.577     7.493    clock_divider_inst/f_count[30]_i_8__0_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.617 f  clock_divider_inst/f_count[30]_i_4__0/O
                         net (fo=1, routed)           0.796     8.414    clock_divider_inst/f_count[30]_i_4__0_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  clock_divider_inst/f_count[30]_i_3__0/O
                         net (fo=31, routed)          0.994     9.532    clock_divider_inst/f_clk
    SLICE_X10Y20         FDRE                                         r  clock_divider_inst/f_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.440    14.781    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  clock_divider_inst/f_count_reg[4]/C
                         clock pessimism              0.273    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X10Y20         FDRE (Setup_fdre_C_R)       -0.524    14.495    clock_divider_inst/f_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             5.093ns  (required time - arrival time)
  Source:                 clock_divider_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/f_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 1.014ns (23.427%)  route 3.314ns (76.573%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.551     5.072    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  clock_divider_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  clock_divider_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.268    clock_divider_inst/f_count_reg_n_0_[16]
    SLICE_X11Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.392 f  clock_divider_inst/f_count[30]_i_10/O
                         net (fo=1, routed)           0.401     6.793    clock_divider_inst/f_count[30]_i_10_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.917 f  clock_divider_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.577     7.493    clock_divider_inst/f_count[30]_i_8__0_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.617 f  clock_divider_inst/f_count[30]_i_4__0/O
                         net (fo=1, routed)           0.796     8.414    clock_divider_inst/f_count[30]_i_4__0_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  clock_divider_inst/f_count[30]_i_3__0/O
                         net (fo=31, routed)          0.863     9.401    clock_divider_inst/f_clk
    SLICE_X10Y21         FDRE                                         r  clock_divider_inst/f_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.439    14.780    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  clock_divider_inst/f_count_reg[5]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X10Y21         FDRE (Setup_fdre_C_R)       -0.524    14.494    clock_divider_inst/f_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  5.093    

Slack (MET) :             5.093ns  (required time - arrival time)
  Source:                 clock_divider_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/f_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 1.014ns (23.427%)  route 3.314ns (76.573%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.551     5.072    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  clock_divider_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  clock_divider_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.268    clock_divider_inst/f_count_reg_n_0_[16]
    SLICE_X11Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.392 f  clock_divider_inst/f_count[30]_i_10/O
                         net (fo=1, routed)           0.401     6.793    clock_divider_inst/f_count[30]_i_10_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.917 f  clock_divider_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.577     7.493    clock_divider_inst/f_count[30]_i_8__0_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.617 f  clock_divider_inst/f_count[30]_i_4__0/O
                         net (fo=1, routed)           0.796     8.414    clock_divider_inst/f_count[30]_i_4__0_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  clock_divider_inst/f_count[30]_i_3__0/O
                         net (fo=31, routed)          0.863     9.401    clock_divider_inst/f_clk
    SLICE_X10Y21         FDRE                                         r  clock_divider_inst/f_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.439    14.780    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  clock_divider_inst/f_count_reg[6]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X10Y21         FDRE (Setup_fdre_C_R)       -0.524    14.494    clock_divider_inst/f_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  5.093    

Slack (MET) :             5.093ns  (required time - arrival time)
  Source:                 clock_divider_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/f_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 1.014ns (23.427%)  route 3.314ns (76.573%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.551     5.072    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  clock_divider_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  clock_divider_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.268    clock_divider_inst/f_count_reg_n_0_[16]
    SLICE_X11Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.392 f  clock_divider_inst/f_count[30]_i_10/O
                         net (fo=1, routed)           0.401     6.793    clock_divider_inst/f_count[30]_i_10_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.917 f  clock_divider_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.577     7.493    clock_divider_inst/f_count[30]_i_8__0_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.617 f  clock_divider_inst/f_count[30]_i_4__0/O
                         net (fo=1, routed)           0.796     8.414    clock_divider_inst/f_count[30]_i_4__0_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  clock_divider_inst/f_count[30]_i_3__0/O
                         net (fo=31, routed)          0.863     9.401    clock_divider_inst/f_clk
    SLICE_X10Y21         FDRE                                         r  clock_divider_inst/f_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.439    14.780    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  clock_divider_inst/f_count_reg[7]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X10Y21         FDRE (Setup_fdre_C_R)       -0.524    14.494    clock_divider_inst/f_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  5.093    

Slack (MET) :             5.093ns  (required time - arrival time)
  Source:                 clock_divider_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/f_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 1.014ns (23.427%)  route 3.314ns (76.573%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.551     5.072    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  clock_divider_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  clock_divider_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.268    clock_divider_inst/f_count_reg_n_0_[16]
    SLICE_X11Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.392 f  clock_divider_inst/f_count[30]_i_10/O
                         net (fo=1, routed)           0.401     6.793    clock_divider_inst/f_count[30]_i_10_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.917 f  clock_divider_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.577     7.493    clock_divider_inst/f_count[30]_i_8__0_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.617 f  clock_divider_inst/f_count[30]_i_4__0/O
                         net (fo=1, routed)           0.796     8.414    clock_divider_inst/f_count[30]_i_4__0_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  clock_divider_inst/f_count[30]_i_3__0/O
                         net (fo=31, routed)          0.863     9.401    clock_divider_inst/f_clk
    SLICE_X10Y21         FDRE                                         r  clock_divider_inst/f_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.439    14.780    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  clock_divider_inst/f_count_reg[8]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X10Y21         FDRE (Setup_fdre_C_R)       -0.524    14.494    clock_divider_inst/f_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  5.093    

Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 clock_divider_fsm_inst/f_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_fsm_inst/f_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 0.828ns (18.742%)  route 3.590ns (81.258%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.636     5.157    clock_divider_fsm_inst/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  clock_divider_fsm_inst/f_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  clock_divider_fsm_inst/f_count_reg[9]/Q
                         net (fo=2, routed)           1.265     6.878    clock_divider_fsm_inst/f_count[9]
    SLICE_X1Y10          LUT5 (Prop_lut5_I2_O)        0.124     7.002 f  clock_divider_fsm_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.577     7.578    clock_divider_fsm_inst/f_count[30]_i_7_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.124     7.702 f  clock_divider_fsm_inst/f_count[30]_i_3/O
                         net (fo=1, routed)           0.770     8.472    clock_divider_fsm_inst/f_count[30]_i_3_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.596 r  clock_divider_fsm_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          0.979     9.575    clock_divider_fsm_inst/f_clk_0
    SLICE_X0Y8           FDRE                                         r  clock_divider_fsm_inst/f_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.518    14.859    clock_divider_fsm_inst/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  clock_divider_fsm_inst/f_count_reg[1]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.429    14.669    clock_divider_fsm_inst/f_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 clock_divider_fsm_inst/f_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_fsm_inst/f_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 0.828ns (18.742%)  route 3.590ns (81.258%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.636     5.157    clock_divider_fsm_inst/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  clock_divider_fsm_inst/f_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  clock_divider_fsm_inst/f_count_reg[9]/Q
                         net (fo=2, routed)           1.265     6.878    clock_divider_fsm_inst/f_count[9]
    SLICE_X1Y10          LUT5 (Prop_lut5_I2_O)        0.124     7.002 f  clock_divider_fsm_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.577     7.578    clock_divider_fsm_inst/f_count[30]_i_7_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.124     7.702 f  clock_divider_fsm_inst/f_count[30]_i_3/O
                         net (fo=1, routed)           0.770     8.472    clock_divider_fsm_inst/f_count[30]_i_3_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.596 r  clock_divider_fsm_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          0.979     9.575    clock_divider_fsm_inst/f_clk_0
    SLICE_X0Y8           FDRE                                         r  clock_divider_fsm_inst/f_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.518    14.859    clock_divider_fsm_inst/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  clock_divider_fsm_inst/f_count_reg[2]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.429    14.669    clock_divider_fsm_inst/f_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  5.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock_divider_fsm_inst/f_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_fsm_inst/f_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.474    clock_divider_fsm_inst/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  clock_divider_fsm_inst/f_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  clock_divider_fsm_inst/f_clk_reg/Q
                         net (fo=3, routed)           0.175     1.813    clock_divider_fsm_inst/f_clk
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.045     1.858 r  clock_divider_fsm_inst/f_clk_i_1/O
                         net (fo=1, routed)           0.000     1.858    clock_divider_fsm_inst/f_clk_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  clock_divider_fsm_inst/f_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.861     1.988    clock_divider_fsm_inst/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  clock_divider_fsm_inst/f_clk_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.120     1.594    clock_divider_fsm_inst/f_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_divider_inst/f_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/f_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     1.437    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  clock_divider_inst/f_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  clock_divider_inst/f_count_reg[15]/Q
                         net (fo=2, routed)           0.125     1.727    clock_divider_inst/f_count_reg_n_0_[15]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  clock_divider_inst/f_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.837    clock_divider_inst/f_count_reg[16]_i_1_n_5
    SLICE_X10Y23         FDRE                                         r  clock_divider_inst/f_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.821     1.948    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  clock_divider_inst/f_count_reg[15]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X10Y23         FDRE (Hold_fdre_C_D)         0.134     1.571    clock_divider_inst/f_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_divider_inst/f_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/f_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     1.437    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y26         FDRE                                         r  clock_divider_inst/f_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  clock_divider_inst/f_count_reg[27]/Q
                         net (fo=2, routed)           0.125     1.727    clock_divider_inst/f_count_reg_n_0_[27]
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  clock_divider_inst/f_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.837    clock_divider_inst/f_count_reg[28]_i_1_n_5
    SLICE_X10Y26         FDRE                                         r  clock_divider_inst/f_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.821     1.948    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y26         FDRE                                         r  clock_divider_inst/f_count_reg[27]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X10Y26         FDRE (Hold_fdre_C_D)         0.134     1.571    clock_divider_inst/f_count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_divider_inst/f_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/f_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.557     1.440    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  clock_divider_inst/f_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  clock_divider_inst/f_count_reg[3]/Q
                         net (fo=2, routed)           0.125     1.730    clock_divider_inst/f_count_reg_n_0_[3]
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.840 r  clock_divider_inst/f_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    clock_divider_inst/f_count_reg[4]_i_1_n_5
    SLICE_X10Y20         FDRE                                         r  clock_divider_inst/f_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.825     1.952    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  clock_divider_inst/f_count_reg[3]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X10Y20         FDRE (Hold_fdre_C_D)         0.134     1.574    clock_divider_inst/f_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_divider_inst/f_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/f_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.556     1.439    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  clock_divider_inst/f_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  clock_divider_inst/f_count_reg[7]/Q
                         net (fo=2, routed)           0.125     1.729    clock_divider_inst/f_count_reg_n_0_[7]
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.839 r  clock_divider_inst/f_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    clock_divider_inst/f_count_reg[8]_i_1_n_5
    SLICE_X10Y21         FDRE                                         r  clock_divider_inst/f_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.824     1.951    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  clock_divider_inst/f_count_reg[7]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X10Y21         FDRE (Hold_fdre_C_D)         0.134     1.573    clock_divider_inst/f_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_divider_inst/f_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/f_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.553     1.436    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y25         FDRE                                         r  clock_divider_inst/f_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  clock_divider_inst/f_count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.726    clock_divider_inst/f_count_reg_n_0_[23]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.836 r  clock_divider_inst/f_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.836    clock_divider_inst/f_count_reg[24]_i_1_n_5
    SLICE_X10Y25         FDRE                                         r  clock_divider_inst/f_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.820     1.947    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y25         FDRE                                         r  clock_divider_inst/f_count_reg[23]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X10Y25         FDRE (Hold_fdre_C_D)         0.134     1.570    clock_divider_inst/f_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clock_divider_inst/f_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/f_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.556     1.439    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y22         FDRE                                         r  clock_divider_inst/f_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  clock_divider_inst/f_count_reg[11]/Q
                         net (fo=2, routed)           0.126     1.729    clock_divider_inst/f_count_reg_n_0_[11]
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.839 r  clock_divider_inst/f_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    clock_divider_inst/f_count_reg[12]_i_1_n_5
    SLICE_X10Y22         FDRE                                         r  clock_divider_inst/f_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.823     1.950    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y22         FDRE                                         r  clock_divider_inst/f_count_reg[11]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X10Y22         FDRE (Hold_fdre_C_D)         0.134     1.573    clock_divider_inst/f_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clock_divider_inst/f_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/f_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.553     1.436    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y24         FDRE                                         r  clock_divider_inst/f_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  clock_divider_inst/f_count_reg[19]/Q
                         net (fo=2, routed)           0.126     1.726    clock_divider_inst/f_count_reg_n_0_[19]
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.836 r  clock_divider_inst/f_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.836    clock_divider_inst/f_count_reg[20]_i_1_n_5
    SLICE_X10Y24         FDRE                                         r  clock_divider_inst/f_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.820     1.947    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X10Y24         FDRE                                         r  clock_divider_inst/f_count_reg[19]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X10Y24         FDRE (Hold_fdre_C_D)         0.134     1.570    clock_divider_inst/f_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clock_divider_fsm_inst/f_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_fsm_inst/f_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.594     1.477    clock_divider_fsm_inst/clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  clock_divider_fsm_inst/f_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  clock_divider_fsm_inst/f_count_reg[0]/Q
                         net (fo=3, routed)           0.180     1.799    clock_divider_fsm_inst/f_count[0]
    SLICE_X1Y9           LUT1 (Prop_lut1_I0_O)        0.045     1.844 r  clock_divider_fsm_inst/f_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.844    clock_divider_fsm_inst/f_count_1[0]
    SLICE_X1Y9           FDRE                                         r  clock_divider_fsm_inst/f_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.865     1.992    clock_divider_fsm_inst/clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  clock_divider_fsm_inst/f_count_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.091     1.568    clock_divider_fsm_inst/f_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clock_divider_inst/f_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/f_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.556     1.439    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  clock_divider_inst/f_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  clock_divider_inst/f_clk_reg/Q
                         net (fo=3, routed)           0.187     1.791    clock_divider_inst/CLK
    SLICE_X12Y21         LUT2 (Prop_lut2_I1_O)        0.045     1.836 r  clock_divider_inst/f_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.836    clock_divider_inst/f_clk_i_1__0_n_0
    SLICE_X12Y21         FDRE                                         r  clock_divider_inst/f_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.824     1.951    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  clock_divider_inst/f_clk_reg/C
                         clock pessimism             -0.512     1.439    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.120     1.559    clock_divider_inst/f_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y14    clock_divider_fsm_inst/f_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y9     clock_divider_fsm_inst/f_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    clock_divider_fsm_inst/f_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    clock_divider_fsm_inst/f_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    clock_divider_fsm_inst/f_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    clock_divider_fsm_inst/f_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    clock_divider_fsm_inst/f_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    clock_divider_fsm_inst/f_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    clock_divider_fsm_inst/f_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    clock_divider_fsm_inst/f_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    clock_divider_fsm_inst/f_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    clock_divider_fsm_inst/f_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    clock_divider_fsm_inst/f_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    clock_divider_fsm_inst/f_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    clock_divider_fsm_inst/f_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    clock_divider_fsm_inst/f_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    clock_divider_fsm_inst/f_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    clock_divider_fsm_inst/f_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    clock_divider_fsm_inst/f_count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y24   clock_divider_inst/f_count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y24   clock_divider_inst/f_count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y24   clock_divider_inst/f_count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y20   clock_divider_inst/f_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y24   clock_divider_inst/f_count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   clock_divider_inst/f_count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   clock_divider_inst/f_count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   clock_divider_inst/f_count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   clock_divider_inst/f_count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    clock_divider_fsm_inst/f_count_reg[29]/C



