<profile>

<section name = "Vitis HLS Report for 'lenet_top'" level="0">
<item name = "Date">Mon Apr  7 00:43:04 2025
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">lenet_proj</item>
<item name = "Solution">lenet (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">12.60 ns, 9.198 ns, 3.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1618811, 1618811, 20.397 ms, 20.397 ms, 1618812, 1618812, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_conv2d_layer_fu_170">conv2d_layer, 119549, 119549, 1.506 ms, 1.506 ms, 119549, 119549, none</column>
<column name="grp_maxpool_layer_fu_232">maxpool_layer, 4729, 4729, 59.585 us, 59.585 us, 4729, 4729, none</column>
<column name="grp_maxpool2_layer_fu_240">maxpool2_layer, 1622, 1622, 20.437 us, 20.437 us, 1622, 1622, none</column>
<column name="grp_conv2d_6to16_layer_fu_248">conv2d_6to16_layer, 1249601, 1249601, 15.745 ms, 15.745 ms, 1249601, 1249601, none</column>
<column name="grp_fc_layer_400_120_s_fu_260">fc_layer_400_120_s, 242886, 242886, 3.060 ms, 3.060 ms, 242886, 242886, none</column>
<column name="grp_flatten_layer_fu_272">flatten_layer, 413, 413, 5.204 us, 5.204 us, 413, 413, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">139, 24, 12696, 17760, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 1272, -</column>
<column name="Register">-, -, 466, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">49, 10, 12, 35, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 526, 936, 0</column>
<column name="grp_conv2d_6to16_layer_fu_248">conv2d_6to16_layer, 8, 6, 984, 2012, 0</column>
<column name="grp_conv2d_layer_fu_170">conv2d_layer, 0, 9, 6408, 8104, 0</column>
<column name="grp_fc_layer_400_120_s_fu_260">fc_layer_400_120_s, 129, 5, 861, 1188, 0</column>
<column name="grp_flatten_layer_fu_272">flatten_layer, 0, 0, 59, 171, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 2, 0, 512, 580, 0</column>
<column name="grp_maxpool2_layer_fu_240">maxpool2_layer, 0, 0, 1382, 2365, 0</column>
<column name="grp_maxpool_layer_fu_232">maxpool_layer, 0, 4, 1964, 2404, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">56, 13, 1, 13</column>
<column name="gmem_ARADDR">38, 7, 64, 448</column>
<column name="gmem_ARBURST">38, 7, 2, 14</column>
<column name="gmem_ARCACHE">38, 7, 4, 28</column>
<column name="gmem_ARID">38, 7, 1, 7</column>
<column name="gmem_ARLEN">38, 7, 32, 224</column>
<column name="gmem_ARLOCK">38, 7, 2, 14</column>
<column name="gmem_ARPROT">38, 7, 3, 21</column>
<column name="gmem_ARQOS">38, 7, 4, 28</column>
<column name="gmem_ARREGION">38, 7, 4, 28</column>
<column name="gmem_ARSIZE">38, 7, 3, 21</column>
<column name="gmem_ARUSER">38, 7, 1, 7</column>
<column name="gmem_ARVALID">38, 7, 1, 7</column>
<column name="gmem_AWADDR">38, 7, 64, 448</column>
<column name="gmem_AWBURST">38, 7, 2, 14</column>
<column name="gmem_AWCACHE">38, 7, 4, 28</column>
<column name="gmem_AWID">38, 7, 1, 7</column>
<column name="gmem_AWLEN">38, 7, 32, 224</column>
<column name="gmem_AWLOCK">38, 7, 2, 14</column>
<column name="gmem_AWPROT">38, 7, 3, 21</column>
<column name="gmem_AWQOS">38, 7, 4, 28</column>
<column name="gmem_AWREGION">38, 7, 4, 28</column>
<column name="gmem_AWSIZE">38, 7, 3, 21</column>
<column name="gmem_AWUSER">38, 7, 1, 7</column>
<column name="gmem_AWVALID">38, 7, 1, 7</column>
<column name="gmem_BREADY">38, 7, 1, 7</column>
<column name="gmem_RREADY">38, 7, 1, 7</column>
<column name="gmem_WDATA">38, 7, 32, 224</column>
<column name="gmem_WID">38, 7, 1, 7</column>
<column name="gmem_WLAST">38, 7, 1, 7</column>
<column name="gmem_WSTRB">38, 7, 4, 28</column>
<column name="gmem_WUSER">38, 7, 1, 7</column>
<column name="gmem_WVALID">38, 7, 1, 7</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">12, 0, 12, 0</column>
<column name="conv1_out_read_reg_309">64, 0, 64, 0</column>
<column name="conv2_out_read_reg_297">64, 0, 64, 0</column>
<column name="fc1_out_read_reg_280">64, 0, 64, 0</column>
<column name="flat_out_read_reg_285">64, 0, 64, 0</column>
<column name="grp_conv2d_6to16_layer_fu_248_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv2d_layer_fu_170_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fc_layer_400_120_s_fu_260_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_flatten_layer_fu_272_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_maxpool2_layer_fu_240_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_maxpool_layer_fu_232_ap_start_reg">1, 0, 1, 0</column>
<column name="image_read_reg_315">64, 0, 64, 0</column>
<column name="pool1_out_read_reg_303">64, 0, 64, 0</column>
<column name="pool2_out_read_reg_291">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, return void</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, return void</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, return void</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, return void</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, lenet_top, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, lenet_top, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, lenet_top, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
