{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680274795671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680274795672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 31 11:59:55 2023 " "Processing started: Fri Mar 31 11:59:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680274795672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680274795672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680274795672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680274795828 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680274795828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "calculator.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680274802089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680274802089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680274802090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680274802090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680274802091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680274802091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680274802091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680274802091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_script.v 1 1 " "Found 1 design units, including 1 entities, in source file test_script.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_script " "Found entity 1: test_script" {  } { { "test_script.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/test_script.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680274802091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680274802091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stopwatch.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680274802092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680274802092 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(14) " "Verilog HDL Instantiation warning at main.v(14): instance has no name" {  } { { "main.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/main.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1680274802092 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LINE keypad.v(21) " "Verilog HDL Procedural Assignment error at keypad.v(21): object \"LINE\" on left-hand side of assignment must have a variable data type" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 21 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "LINE keypad.v(21) " "Verilog HDL error at keypad.v(21): value cannot be assigned to input \"LINE\"" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 21 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LINE keypad.v(22) " "Verilog HDL Procedural Assignment error at keypad.v(22): object \"LINE\" on left-hand side of assignment must have a variable data type" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 22 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "LINE keypad.v(22) " "Verilog HDL error at keypad.v(22): value cannot be assigned to input \"LINE\"" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 22 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LINE keypad.v(23) " "Verilog HDL Procedural Assignment error at keypad.v(23): object \"LINE\" on left-hand side of assignment must have a variable data type" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 23 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "LINE keypad.v(23) " "Verilog HDL error at keypad.v(23): value cannot be assigned to input \"LINE\"" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 23 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LINE keypad.v(24) " "Verilog HDL Procedural Assignment error at keypad.v(24): object \"LINE\" on left-hand side of assignment must have a variable data type" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 24 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "LINE keypad.v(24) " "Verilog HDL error at keypad.v(24): value cannot be assigned to input \"LINE\"" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 24 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LINE keypad.v(32) " "Verilog HDL Procedural Assignment error at keypad.v(32): object \"LINE\" on left-hand side of assignment must have a variable data type" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 32 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "LINE keypad.v(32) " "Verilog HDL error at keypad.v(32): value cannot be assigned to input \"LINE\"" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 32 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LINE keypad.v(33) " "Verilog HDL Procedural Assignment error at keypad.v(33): object \"LINE\" on left-hand side of assignment must have a variable data type" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 33 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "LINE keypad.v(33) " "Verilog HDL error at keypad.v(33): value cannot be assigned to input \"LINE\"" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 33 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LINE keypad.v(34) " "Verilog HDL Procedural Assignment error at keypad.v(34): object \"LINE\" on left-hand side of assignment must have a variable data type" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 34 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "LINE keypad.v(34) " "Verilog HDL error at keypad.v(34): value cannot be assigned to input \"LINE\"" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 34 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LINE keypad.v(35) " "Verilog HDL Procedural Assignment error at keypad.v(35): object \"LINE\" on left-hand side of assignment must have a variable data type" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 35 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "LINE keypad.v(35) " "Verilog HDL error at keypad.v(35): value cannot be assigned to input \"LINE\"" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 35 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LINE keypad.v(43) " "Verilog HDL Procedural Assignment error at keypad.v(43): object \"LINE\" on left-hand side of assignment must have a variable data type" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 43 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "LINE keypad.v(43) " "Verilog HDL error at keypad.v(43): value cannot be assigned to input \"LINE\"" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 43 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LINE keypad.v(44) " "Verilog HDL Procedural Assignment error at keypad.v(44): object \"LINE\" on left-hand side of assignment must have a variable data type" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 44 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "LINE keypad.v(44) " "Verilog HDL error at keypad.v(44): value cannot be assigned to input \"LINE\"" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 44 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LINE keypad.v(45) " "Verilog HDL Procedural Assignment error at keypad.v(45): object \"LINE\" on left-hand side of assignment must have a variable data type" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 45 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "LINE keypad.v(45) " "Verilog HDL error at keypad.v(45): value cannot be assigned to input \"LINE\"" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 45 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LINE keypad.v(46) " "Verilog HDL Procedural Assignment error at keypad.v(46): object \"LINE\" on left-hand side of assignment must have a variable data type" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 46 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "LINE keypad.v(46) " "Verilog HDL error at keypad.v(46): value cannot be assigned to input \"LINE\"" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 46 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LINE keypad.v(54) " "Verilog HDL Procedural Assignment error at keypad.v(54): object \"LINE\" on left-hand side of assignment must have a variable data type" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 54 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "LINE keypad.v(54) " "Verilog HDL error at keypad.v(54): value cannot be assigned to input \"LINE\"" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 54 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LINE keypad.v(55) " "Verilog HDL Procedural Assignment error at keypad.v(55): object \"LINE\" on left-hand side of assignment must have a variable data type" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 55 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "LINE keypad.v(55) " "Verilog HDL error at keypad.v(55): value cannot be assigned to input \"LINE\"" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 55 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LINE keypad.v(56) " "Verilog HDL Procedural Assignment error at keypad.v(56): object \"LINE\" on left-hand side of assignment must have a variable data type" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 56 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "LINE keypad.v(56) " "Verilog HDL error at keypad.v(56): value cannot be assigned to input \"LINE\"" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 56 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LINE keypad.v(57) " "Verilog HDL Procedural Assignment error at keypad.v(57): object \"LINE\" on left-hand side of assignment must have a variable data type" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 57 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "LINE keypad.v(57) " "Verilog HDL error at keypad.v(57): value cannot be assigned to input \"LINE\"" {  } { { "keypad.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/keypad.v" 57 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680274802093 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(15) " "Verilog HDL Instantiation warning at main.v(15): instance has no name" {  } { { "main.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/main.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1680274802094 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(29) " "Verilog HDL Instantiation warning at main.v(29): instance has no name" {  } { { "main.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/main.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1680274802094 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(30) " "Verilog HDL Instantiation warning at main.v(30): instance has no name" {  } { { "main.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/main.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1680274802094 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(31) " "Verilog HDL Instantiation warning at main.v(31): instance has no name" {  } { { "main.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/main.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1680274802094 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(32) " "Verilog HDL Instantiation warning at main.v(32): instance has no name" {  } { { "main.v" "" { Text "/home/lypess/Documentos/estudos/stopwatch-calculator/src/main.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1680274802094 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 32 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 32 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680274802131 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 31 12:00:02 2023 " "Processing ended: Fri Mar 31 12:00:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680274802131 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680274802131 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680274802131 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680274802131 ""}
