// Seed: 1649158614
module module_0 (
    input  wand id_0,
    input  tri1 id_1,
    output wor  id_2,
    output wire id_3
);
endmodule
module module_1 (
    output tri1 id_0,
    input  tri  id_1
);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
  logic [1 : -1] id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  assign id_9[1'd0^-1] = 1;
endmodule
module module_2 #(
    parameter id_10 = 32'd57,
    parameter id_6  = 32'd32,
    parameter id_8  = 32'd49
) (
    output uwire id_0,
    output supply1 id_1,
    input wand id_2,
    output tri id_3,
    output supply1 id_4,
    output wire id_5,
    input uwire _id_6,
    input supply0 id_7,
    output tri1 _id_8
);
  wire [id_6 : -1] _id_10;
  wire id_11;
  struct packed {
    logic [1 : id_10] id_12;
    logic [id_10 : id_8] id_13;
  } id_14;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_1,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
