$date
	Sat Oct 22 21:33:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#402368
b10000 !
1"
#402370
b10000 &
b10000 %
1$
#402371
0"
#402374
b1000 &
b1000 %
#402378
b100 &
b100 %
#402382
b10 &
b10 %
#402386
b1 &
b1 %
1#
#402390
b0 &
0#
b0 %
0$
#1409385
b1110 !
1"
#1409386
b1110 &
b1110 %
1$
#1409387
0"
#1409390
b111 &
b111 %
#1409394
b10110 &
b10110 %
#1409398
b1011 &
b1011 %
#1409402
b100010 &
b100010 %
#1409406
b10001 &
b10001 %
#1409410
b110100 &
b110100 %
#1409414
b11010 &
b11010 %
#1409418
b1101 &
b1101 %
#1409422
b101000 &
b101000 %
#1409426
b10100 &
b10100 %
#1409430
b1010 &
b1010 %
#1409434
b101 &
b101 %
#1409438
b10000 &
b10000 %
#1409442
b1000 &
b1000 %
#1409446
b100 &
b100 %
#1409450
b10 &
b10 %
#1409454
b1 &
1#
b1 %
#1409458
b0 &
b0 %
0#
0$
#2385857
b101 !
1"
#2385858
b101 &
b101 %
1$
#2385859
0"
#2385862
b10000 &
b10000 %
#2385866
b1000 &
b1000 %
#2385870
b100 &
b100 %
#2385874
b10 &
b10 %
#2385878
b1 &
1#
b1 %
#2385882
b0 &
b0 %
0#
0$
#4500012
