// Seed: 90407654
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wand id_3,
    input wor id_4,
    output tri0 id_5,
    output wire id_6,
    input supply0 id_7,
    output tri0 id_8,
    input tri1 id_9
);
  wire id_11;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd79
) (
    input wire id_0,
    input tri1 id_1,
    output uwire id_2,
    input wand _id_3,
    output tri1 id_4,
    output tri1 id_5,
    input wand id_6,
    output supply1 id_7,
    output tri id_8,
    output wor id_9
);
  logic id_11;
  wire  id_12;
  assign id_2 = id_12;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_1,
      id_0,
      id_2,
      id_8,
      id_6,
      id_2,
      id_6
  );
  assign modCall_1.id_0 = 0;
  wire [id_3 : 1] id_13[(  1  ) : 1];
endmodule
