Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Jun 15 16:17:13 2022
| Host              : tuna running 64-bit Ubuntu 20.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -file SCD_Inter_wrapper_timing_summary_routed.rpt -pb SCD_Inter_wrapper_timing_summary_routed.pb -rpx SCD_Inter_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : SCD_Inter_wrapper
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.112        0.000                      0               269577        0.010        0.000                      0               269577        1.166        0.000                       0                 86399  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 2.667}        5.333           187.512         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.112        0.000                      0               269385        0.010        0.000                      0               269385        1.166        0.000                       0                 86399  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 3.320        0.000                      0                  192        0.190        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.154ns (23.633%)  route 3.729ns (76.367%))
  Logic Levels:           12  (LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 7.087 - 5.333 ) 
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.858ns (routing 0.565ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.510ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.858     2.084    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X40Y229        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y229        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.165 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/Q
                         net (fo=4, routed)           0.270     2.435    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/ap_CS_fsm_pp0_stage22
    SLICE_X41Y228        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     2.585 f  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_3/O
                         net (fo=7, routed)           0.179     2.764    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_6
    SLICE_X40Y227        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     2.912 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in11_0_TREADY_INST_0_i_4/O
                         net (fo=4, routed)           0.087     2.999    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/countn_new_61_reg_1208_reg[31]_0
    SLICE_X40Y226        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     3.034 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in11_0_TREADY_INST_0_i_2/O
                         net (fo=30, routed)          0.099     3.133    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_61_reg_1208_reg[31]_0
    SLICE_X40Y227        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     3.184 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4/O
                         net (fo=116, routed)         0.133     3.317    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4_n_0
    SLICE_X41Y227        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     3.441 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0_i_1/O
                         net (fo=2, routed)           0.088     3.529    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0_i_1_n_0
    SLICE_X41Y228        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     3.617 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0/O
                         net (fo=9, routed)           0.724     4.341    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_7_V_data_U/r_AXI_out1_7_TREADY
    SLICE_X37Y219        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     4.392 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_7_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_38/O
                         net (fo=1, routed)           0.123     4.515    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4_0
    SLICE_X37Y219        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.667 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_14/O
                         net (fo=1, routed)           0.142     4.809    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_14_n_0
    SLICE_X37Y215        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     4.860 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.260     5.120    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/odata_reg[0]_0
    SLICE_X37Y199        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     5.158 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/tmp_127_reg_11436[0]_i_5__0/O
                         net (fo=74, routed)          0.689     5.847    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/grp_Threshold_func_fu_306_ap_ce
    SLICE_X51Y199        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.035     5.882 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/tmp_124_reg_10746_pp0_iter2_reg[0]_i_1/O
                         net (fo=3801, routed)        0.680     6.562    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/p_339_in
    SLICE_X59Y225        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     6.712 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300[22]_i_1/O
                         net (fo=24, routed)          0.255     6.967    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_123000
    SLICE_X58Y228        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.572     7.087    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/ap_clk
    SLICE_X58Y228        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[19]/C
                         clock pessimism              0.164     7.251    
                         clock uncertainty           -0.112     7.139    
    SLICE_X58Y228        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     7.079    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[19]
  -------------------------------------------------------------------
                         required time                          7.079    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.154ns (23.633%)  route 3.729ns (76.367%))
  Logic Levels:           12  (LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 7.087 - 5.333 ) 
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.858ns (routing 0.565ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.510ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.858     2.084    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X40Y229        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y229        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.165 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/Q
                         net (fo=4, routed)           0.270     2.435    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/ap_CS_fsm_pp0_stage22
    SLICE_X41Y228        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     2.585 f  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_3/O
                         net (fo=7, routed)           0.179     2.764    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_6
    SLICE_X40Y227        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     2.912 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in11_0_TREADY_INST_0_i_4/O
                         net (fo=4, routed)           0.087     2.999    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/countn_new_61_reg_1208_reg[31]_0
    SLICE_X40Y226        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     3.034 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in11_0_TREADY_INST_0_i_2/O
                         net (fo=30, routed)          0.099     3.133    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_61_reg_1208_reg[31]_0
    SLICE_X40Y227        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     3.184 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4/O
                         net (fo=116, routed)         0.133     3.317    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4_n_0
    SLICE_X41Y227        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     3.441 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0_i_1/O
                         net (fo=2, routed)           0.088     3.529    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0_i_1_n_0
    SLICE_X41Y228        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     3.617 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0/O
                         net (fo=9, routed)           0.724     4.341    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_7_V_data_U/r_AXI_out1_7_TREADY
    SLICE_X37Y219        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     4.392 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_7_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_38/O
                         net (fo=1, routed)           0.123     4.515    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4_0
    SLICE_X37Y219        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.667 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_14/O
                         net (fo=1, routed)           0.142     4.809    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_14_n_0
    SLICE_X37Y215        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     4.860 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.260     5.120    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/odata_reg[0]_0
    SLICE_X37Y199        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     5.158 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/tmp_127_reg_11436[0]_i_5__0/O
                         net (fo=74, routed)          0.689     5.847    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/grp_Threshold_func_fu_306_ap_ce
    SLICE_X51Y199        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.035     5.882 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/tmp_124_reg_10746_pp0_iter2_reg[0]_i_1/O
                         net (fo=3801, routed)        0.680     6.562    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/p_339_in
    SLICE_X59Y225        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     6.712 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300[22]_i_1/O
                         net (fo=24, routed)          0.255     6.967    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_123000
    SLICE_X58Y228        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.572     7.087    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/ap_clk
    SLICE_X58Y228        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[20]/C
                         clock pessimism              0.164     7.251    
                         clock uncertainty           -0.112     7.139    
    SLICE_X58Y228        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     7.079    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[20]
  -------------------------------------------------------------------
                         required time                          7.079    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.154ns (23.633%)  route 3.729ns (76.367%))
  Logic Levels:           12  (LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 7.087 - 5.333 ) 
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.858ns (routing 0.565ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.510ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.858     2.084    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X40Y229        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y229        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.165 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/Q
                         net (fo=4, routed)           0.270     2.435    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/ap_CS_fsm_pp0_stage22
    SLICE_X41Y228        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     2.585 f  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_3/O
                         net (fo=7, routed)           0.179     2.764    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_6
    SLICE_X40Y227        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     2.912 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in11_0_TREADY_INST_0_i_4/O
                         net (fo=4, routed)           0.087     2.999    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/countn_new_61_reg_1208_reg[31]_0
    SLICE_X40Y226        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     3.034 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in11_0_TREADY_INST_0_i_2/O
                         net (fo=30, routed)          0.099     3.133    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_61_reg_1208_reg[31]_0
    SLICE_X40Y227        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     3.184 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4/O
                         net (fo=116, routed)         0.133     3.317    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4_n_0
    SLICE_X41Y227        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     3.441 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0_i_1/O
                         net (fo=2, routed)           0.088     3.529    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0_i_1_n_0
    SLICE_X41Y228        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     3.617 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0/O
                         net (fo=9, routed)           0.724     4.341    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_7_V_data_U/r_AXI_out1_7_TREADY
    SLICE_X37Y219        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     4.392 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_7_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_38/O
                         net (fo=1, routed)           0.123     4.515    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4_0
    SLICE_X37Y219        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.667 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_14/O
                         net (fo=1, routed)           0.142     4.809    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_14_n_0
    SLICE_X37Y215        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     4.860 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.260     5.120    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/odata_reg[0]_0
    SLICE_X37Y199        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     5.158 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/tmp_127_reg_11436[0]_i_5__0/O
                         net (fo=74, routed)          0.689     5.847    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/grp_Threshold_func_fu_306_ap_ce
    SLICE_X51Y199        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.035     5.882 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/tmp_124_reg_10746_pp0_iter2_reg[0]_i_1/O
                         net (fo=3801, routed)        0.680     6.562    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/p_339_in
    SLICE_X59Y225        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     6.712 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300[22]_i_1/O
                         net (fo=24, routed)          0.255     6.967    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_123000
    SLICE_X58Y228        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.572     7.087    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/ap_clk
    SLICE_X58Y228        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[21]/C
                         clock pessimism              0.164     7.251    
                         clock uncertainty           -0.112     7.139    
    SLICE_X58Y228        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     7.079    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[21]
  -------------------------------------------------------------------
                         required time                          7.079    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.154ns (23.633%)  route 3.729ns (76.367%))
  Logic Levels:           12  (LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 7.087 - 5.333 ) 
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.858ns (routing 0.565ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.510ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.858     2.084    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X40Y229        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y229        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.165 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/Q
                         net (fo=4, routed)           0.270     2.435    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/ap_CS_fsm_pp0_stage22
    SLICE_X41Y228        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     2.585 f  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_3/O
                         net (fo=7, routed)           0.179     2.764    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_6
    SLICE_X40Y227        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     2.912 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in11_0_TREADY_INST_0_i_4/O
                         net (fo=4, routed)           0.087     2.999    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/countn_new_61_reg_1208_reg[31]_0
    SLICE_X40Y226        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     3.034 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in11_0_TREADY_INST_0_i_2/O
                         net (fo=30, routed)          0.099     3.133    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_61_reg_1208_reg[31]_0
    SLICE_X40Y227        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     3.184 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4/O
                         net (fo=116, routed)         0.133     3.317    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4_n_0
    SLICE_X41Y227        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     3.441 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0_i_1/O
                         net (fo=2, routed)           0.088     3.529    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0_i_1_n_0
    SLICE_X41Y228        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     3.617 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0/O
                         net (fo=9, routed)           0.724     4.341    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_7_V_data_U/r_AXI_out1_7_TREADY
    SLICE_X37Y219        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     4.392 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_7_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_38/O
                         net (fo=1, routed)           0.123     4.515    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4_0
    SLICE_X37Y219        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.667 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_14/O
                         net (fo=1, routed)           0.142     4.809    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_14_n_0
    SLICE_X37Y215        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     4.860 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.260     5.120    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/odata_reg[0]_0
    SLICE_X37Y199        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     5.158 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/tmp_127_reg_11436[0]_i_5__0/O
                         net (fo=74, routed)          0.689     5.847    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/grp_Threshold_func_fu_306_ap_ce
    SLICE_X51Y199        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.035     5.882 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/tmp_124_reg_10746_pp0_iter2_reg[0]_i_1/O
                         net (fo=3801, routed)        0.680     6.562    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/p_339_in
    SLICE_X59Y225        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     6.712 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300[22]_i_1/O
                         net (fo=24, routed)          0.255     6.967    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_123000
    SLICE_X58Y228        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.572     7.087    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/ap_clk
    SLICE_X58Y228        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[22]/C
                         clock pessimism              0.164     7.251    
                         clock uncertainty           -0.112     7.139    
    SLICE_X58Y228        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     7.079    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[22]
  -------------------------------------------------------------------
                         required time                          7.079    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 1.154ns (23.657%)  route 3.724ns (76.343%))
  Logic Levels:           12  (LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 7.085 - 5.333 ) 
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.858ns (routing 0.565ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.510ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.858     2.084    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X40Y229        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y229        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.165 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/Q
                         net (fo=4, routed)           0.270     2.435    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/ap_CS_fsm_pp0_stage22
    SLICE_X41Y228        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     2.585 f  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_3/O
                         net (fo=7, routed)           0.179     2.764    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_6
    SLICE_X40Y227        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     2.912 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in11_0_TREADY_INST_0_i_4/O
                         net (fo=4, routed)           0.087     2.999    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/countn_new_61_reg_1208_reg[31]_0
    SLICE_X40Y226        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     3.034 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in11_0_TREADY_INST_0_i_2/O
                         net (fo=30, routed)          0.099     3.133    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_61_reg_1208_reg[31]_0
    SLICE_X40Y227        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     3.184 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4/O
                         net (fo=116, routed)         0.133     3.317    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4_n_0
    SLICE_X41Y227        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     3.441 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0_i_1/O
                         net (fo=2, routed)           0.088     3.529    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0_i_1_n_0
    SLICE_X41Y228        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     3.617 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0/O
                         net (fo=9, routed)           0.724     4.341    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_7_V_data_U/r_AXI_out1_7_TREADY
    SLICE_X37Y219        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     4.392 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_7_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_38/O
                         net (fo=1, routed)           0.123     4.515    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4_0
    SLICE_X37Y219        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.667 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_14/O
                         net (fo=1, routed)           0.142     4.809    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_14_n_0
    SLICE_X37Y215        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     4.860 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.260     5.120    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/odata_reg[0]_0
    SLICE_X37Y199        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     5.158 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/tmp_127_reg_11436[0]_i_5__0/O
                         net (fo=74, routed)          0.689     5.847    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/grp_Threshold_func_fu_306_ap_ce
    SLICE_X51Y199        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.035     5.882 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/tmp_124_reg_10746_pp0_iter2_reg[0]_i_1/O
                         net (fo=3801, routed)        0.680     6.562    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/p_339_in
    SLICE_X59Y225        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     6.712 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300[22]_i_1/O
                         net (fo=24, routed)          0.250     6.962    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_123000
    SLICE_X58Y228        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.570     7.085    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/ap_clk
    SLICE_X58Y228        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[15]/C
                         clock pessimism              0.164     7.249    
                         clock uncertainty           -0.112     7.137    
    SLICE_X58Y228        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     7.077    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[15]
  -------------------------------------------------------------------
                         required time                          7.077    
                         arrival time                          -6.962    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 1.154ns (23.657%)  route 3.724ns (76.343%))
  Logic Levels:           12  (LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 7.085 - 5.333 ) 
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.858ns (routing 0.565ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.510ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.858     2.084    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X40Y229        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y229        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.165 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/Q
                         net (fo=4, routed)           0.270     2.435    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/ap_CS_fsm_pp0_stage22
    SLICE_X41Y228        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     2.585 f  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_3/O
                         net (fo=7, routed)           0.179     2.764    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_6
    SLICE_X40Y227        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     2.912 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in11_0_TREADY_INST_0_i_4/O
                         net (fo=4, routed)           0.087     2.999    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/countn_new_61_reg_1208_reg[31]_0
    SLICE_X40Y226        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     3.034 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in11_0_TREADY_INST_0_i_2/O
                         net (fo=30, routed)          0.099     3.133    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_61_reg_1208_reg[31]_0
    SLICE_X40Y227        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     3.184 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4/O
                         net (fo=116, routed)         0.133     3.317    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4_n_0
    SLICE_X41Y227        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     3.441 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0_i_1/O
                         net (fo=2, routed)           0.088     3.529    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0_i_1_n_0
    SLICE_X41Y228        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     3.617 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0/O
                         net (fo=9, routed)           0.724     4.341    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_7_V_data_U/r_AXI_out1_7_TREADY
    SLICE_X37Y219        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     4.392 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_7_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_38/O
                         net (fo=1, routed)           0.123     4.515    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4_0
    SLICE_X37Y219        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.667 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_14/O
                         net (fo=1, routed)           0.142     4.809    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_14_n_0
    SLICE_X37Y215        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     4.860 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.260     5.120    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/odata_reg[0]_0
    SLICE_X37Y199        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     5.158 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/tmp_127_reg_11436[0]_i_5__0/O
                         net (fo=74, routed)          0.689     5.847    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/grp_Threshold_func_fu_306_ap_ce
    SLICE_X51Y199        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.035     5.882 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/tmp_124_reg_10746_pp0_iter2_reg[0]_i_1/O
                         net (fo=3801, routed)        0.680     6.562    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/p_339_in
    SLICE_X59Y225        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     6.712 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300[22]_i_1/O
                         net (fo=24, routed)          0.250     6.962    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_123000
    SLICE_X58Y228        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.570     7.085    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/ap_clk
    SLICE_X58Y228        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[16]/C
                         clock pessimism              0.164     7.249    
                         clock uncertainty           -0.112     7.137    
    SLICE_X58Y228        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     7.077    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[16]
  -------------------------------------------------------------------
                         required time                          7.077    
                         arrival time                          -6.962    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 1.154ns (23.657%)  route 3.724ns (76.343%))
  Logic Levels:           12  (LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 7.085 - 5.333 ) 
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.858ns (routing 0.565ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.510ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.858     2.084    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X40Y229        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y229        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.165 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/Q
                         net (fo=4, routed)           0.270     2.435    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/ap_CS_fsm_pp0_stage22
    SLICE_X41Y228        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     2.585 f  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_3/O
                         net (fo=7, routed)           0.179     2.764    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_6
    SLICE_X40Y227        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     2.912 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in11_0_TREADY_INST_0_i_4/O
                         net (fo=4, routed)           0.087     2.999    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/countn_new_61_reg_1208_reg[31]_0
    SLICE_X40Y226        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     3.034 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in11_0_TREADY_INST_0_i_2/O
                         net (fo=30, routed)          0.099     3.133    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_61_reg_1208_reg[31]_0
    SLICE_X40Y227        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     3.184 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4/O
                         net (fo=116, routed)         0.133     3.317    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4_n_0
    SLICE_X41Y227        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     3.441 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0_i_1/O
                         net (fo=2, routed)           0.088     3.529    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0_i_1_n_0
    SLICE_X41Y228        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     3.617 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0/O
                         net (fo=9, routed)           0.724     4.341    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_7_V_data_U/r_AXI_out1_7_TREADY
    SLICE_X37Y219        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     4.392 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_7_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_38/O
                         net (fo=1, routed)           0.123     4.515    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4_0
    SLICE_X37Y219        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.667 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_14/O
                         net (fo=1, routed)           0.142     4.809    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_14_n_0
    SLICE_X37Y215        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     4.860 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.260     5.120    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/odata_reg[0]_0
    SLICE_X37Y199        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     5.158 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/tmp_127_reg_11436[0]_i_5__0/O
                         net (fo=74, routed)          0.689     5.847    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/grp_Threshold_func_fu_306_ap_ce
    SLICE_X51Y199        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.035     5.882 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/tmp_124_reg_10746_pp0_iter2_reg[0]_i_1/O
                         net (fo=3801, routed)        0.680     6.562    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/p_339_in
    SLICE_X59Y225        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     6.712 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300[22]_i_1/O
                         net (fo=24, routed)          0.250     6.962    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_123000
    SLICE_X58Y228        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.570     7.085    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/ap_clk
    SLICE_X58Y228        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[17]/C
                         clock pessimism              0.164     7.249    
                         clock uncertainty           -0.112     7.137    
    SLICE_X58Y228        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     7.077    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[17]
  -------------------------------------------------------------------
                         required time                          7.077    
                         arrival time                          -6.962    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 1.154ns (23.657%)  route 3.724ns (76.343%))
  Logic Levels:           12  (LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 7.085 - 5.333 ) 
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.858ns (routing 0.565ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.510ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.858     2.084    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X40Y229        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y229        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.165 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/Q
                         net (fo=4, routed)           0.270     2.435    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/ap_CS_fsm_pp0_stage22
    SLICE_X41Y228        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     2.585 f  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_3/O
                         net (fo=7, routed)           0.179     2.764    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_6
    SLICE_X40Y227        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     2.912 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in11_0_TREADY_INST_0_i_4/O
                         net (fo=4, routed)           0.087     2.999    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/countn_new_61_reg_1208_reg[31]_0
    SLICE_X40Y226        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     3.034 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in11_0_TREADY_INST_0_i_2/O
                         net (fo=30, routed)          0.099     3.133    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_61_reg_1208_reg[31]_0
    SLICE_X40Y227        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     3.184 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4/O
                         net (fo=116, routed)         0.133     3.317    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4_n_0
    SLICE_X41Y227        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     3.441 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0_i_1/O
                         net (fo=2, routed)           0.088     3.529    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0_i_1_n_0
    SLICE_X41Y228        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     3.617 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0/O
                         net (fo=9, routed)           0.724     4.341    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_7_V_data_U/r_AXI_out1_7_TREADY
    SLICE_X37Y219        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     4.392 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_7_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_38/O
                         net (fo=1, routed)           0.123     4.515    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4_0
    SLICE_X37Y219        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.667 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_14/O
                         net (fo=1, routed)           0.142     4.809    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_14_n_0
    SLICE_X37Y215        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     4.860 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.260     5.120    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/odata_reg[0]_0
    SLICE_X37Y199        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     5.158 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/tmp_127_reg_11436[0]_i_5__0/O
                         net (fo=74, routed)          0.689     5.847    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/grp_Threshold_func_fu_306_ap_ce
    SLICE_X51Y199        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.035     5.882 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/tmp_124_reg_10746_pp0_iter2_reg[0]_i_1/O
                         net (fo=3801, routed)        0.680     6.562    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/p_339_in
    SLICE_X59Y225        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     6.712 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300[22]_i_1/O
                         net (fo=24, routed)          0.250     6.962    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_123000
    SLICE_X58Y228        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.570     7.085    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/ap_clk
    SLICE_X58Y228        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[18]/C
                         clock pessimism              0.164     7.249    
                         clock uncertainty           -0.112     7.137    
    SLICE_X58Y228        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     7.077    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300_reg[18]
  -------------------------------------------------------------------
                         required time                          7.077    
                         arrival time                          -6.962    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/tmp_88_reg_12305_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 1.154ns (23.677%)  route 3.720ns (76.323%))
  Logic Levels:           12  (LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.748ns = ( 7.081 - 5.333 ) 
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.858ns (routing 0.565ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.510ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.858     2.084    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X40Y229        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y229        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.165 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/Q
                         net (fo=4, routed)           0.270     2.435    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/ap_CS_fsm_pp0_stage22
    SLICE_X41Y228        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     2.585 f  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_3/O
                         net (fo=7, routed)           0.179     2.764    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_6
    SLICE_X40Y227        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     2.912 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in11_0_TREADY_INST_0_i_4/O
                         net (fo=4, routed)           0.087     2.999    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/countn_new_61_reg_1208_reg[31]_0
    SLICE_X40Y226        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     3.034 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in11_0_TREADY_INST_0_i_2/O
                         net (fo=30, routed)          0.099     3.133    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_61_reg_1208_reg[31]_0
    SLICE_X40Y227        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     3.184 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4/O
                         net (fo=116, routed)         0.133     3.317    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4_n_0
    SLICE_X41Y227        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     3.441 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0_i_1/O
                         net (fo=2, routed)           0.088     3.529    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0_i_1_n_0
    SLICE_X41Y228        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     3.617 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0/O
                         net (fo=9, routed)           0.724     4.341    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_7_V_data_U/r_AXI_out1_7_TREADY
    SLICE_X37Y219        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     4.392 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_7_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_38/O
                         net (fo=1, routed)           0.123     4.515    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4_0
    SLICE_X37Y219        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.667 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_14/O
                         net (fo=1, routed)           0.142     4.809    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_14_n_0
    SLICE_X37Y215        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     4.860 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.260     5.120    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/odata_reg[0]_0
    SLICE_X37Y199        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     5.158 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/tmp_127_reg_11436[0]_i_5__0/O
                         net (fo=74, routed)          0.689     5.847    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/grp_Threshold_func_fu_306_ap_ce
    SLICE_X51Y199        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.035     5.882 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/tmp_124_reg_10746_pp0_iter2_reg[0]_i_1/O
                         net (fo=3801, routed)        0.680     6.562    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/p_339_in
    SLICE_X59Y225        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     6.712 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_12300[22]_i_1/O
                         net (fo=24, routed)          0.246     6.958    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_5_reg_123000
    SLICE_X58Y229        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/tmp_88_reg_12305_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.566     7.081    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/ap_clk
    SLICE_X58Y229        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/tmp_88_reg_12305_reg[0]/C
                         clock pessimism              0.164     7.245    
                         clock uncertainty           -0.112     7.133    
    SLICE_X58Y229        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     7.073    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/tmp_88_reg_12305_reg[0]
  -------------------------------------------------------------------
                         required time                          7.073    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/sub_ln889_15_reg_10213_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 1.127ns (23.194%)  route 3.732ns (76.806%))
  Logic Levels:           12  (LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.751ns = ( 7.084 - 5.333 ) 
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.858ns (routing 0.565ns, distribution 1.293ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.510ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.858     2.084    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X40Y229        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y229        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.165 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[22]/Q
                         net (fo=4, routed)           0.270     2.435    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/ap_CS_fsm_pp0_stage22
    SLICE_X41Y228        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     2.585 f  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_3/O
                         net (fo=7, routed)           0.179     2.764    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_6
    SLICE_X40Y227        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     2.912 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in11_0_TREADY_INST_0_i_4/O
                         net (fo=4, routed)           0.087     2.999    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/countn_new_61_reg_1208_reg[31]_0
    SLICE_X40Y226        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     3.034 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in11_0_TREADY_INST_0_i_2/O
                         net (fo=30, routed)          0.099     3.133    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_61_reg_1208_reg[31]_0
    SLICE_X40Y227        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     3.184 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4/O
                         net (fo=116, routed)         0.133     3.317    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4_n_0
    SLICE_X41Y227        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     3.441 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0_i_1/O
                         net (fo=2, routed)           0.088     3.529    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0_i_1_n_0
    SLICE_X41Y228        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     3.617 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_7_TREADY_INST_0/O
                         net (fo=9, routed)           0.724     4.341    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_7_V_data_U/r_AXI_out1_7_TREADY
    SLICE_X37Y219        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     4.392 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_7_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_38/O
                         net (fo=1, routed)           0.123     4.515    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4_0
    SLICE_X37Y219        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.667 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_14/O
                         net (fo=1, routed)           0.142     4.809    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_14_n_0
    SLICE_X37Y215        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     4.860 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.260     5.120    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/odata_reg[0]_0
    SLICE_X37Y199        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     5.158 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/tmp_127_reg_11436[0]_i_5__0/O
                         net (fo=74, routed)          0.689     5.847    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/grp_Threshold_func_fu_306_ap_ce
    SLICE_X51Y199        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.035     5.882 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/tmp_124_reg_10746_pp0_iter2_reg[0]_i_1/O
                         net (fo=3801, routed)        0.393     6.275    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_w1_r_AXI_in1_15_V_last_U/obuf_inst/p_339_in
    SLICE_X50Y190        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     6.398 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_w1_r_AXI_in1_15_V_last_U/obuf_inst/sub_ln889_15_reg_10213[15]_i_1/O
                         net (fo=16, routed)          0.545     6.943    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/sub_ln889_15_reg_10213_reg[15]_0[0]
    SLICE_X59Y191        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/sub_ln889_15_reg_10213_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.569     7.084    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/ap_clk
    SLICE_X59Y191        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/sub_ln889_15_reg_10213_reg[6]/C
                         clock pessimism              0.164     7.248    
                         clock uncertainty           -0.112     7.136    
    SLICE_X59Y191        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     7.076    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/sub_ln889_15_reg_10213_reg[6]
  -------------------------------------------------------------------
                         required time                          7.076    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  0.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.058ns (46.774%)  route 0.066ns (53.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      1.719ns (routing 0.510ns, distribution 1.209ns)
  Clock Net Delay (Destination): 1.998ns (routing 0.565ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.719     1.901    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/aclk
    SLICE_X80Y2          FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y2          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.959 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[12]/Q
                         net (fo=1, routed)           0.066     2.025    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/D[12]
    SLICE_X79Y2          SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.998     2.224    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X79Y2          SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/CLK
                         clock pessimism             -0.241     1.983    
    SLICE_X79Y2          SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     2.015    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4677/grp_fft_32_function_fu_752/trunc_ln1333_31_reg_45978_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4677/grp_fft_32_function_fu_752/trunc_ln1333_31_reg_45978_pp0_iter4_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.058ns (31.868%)  route 0.124ns (68.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.535ns (routing 0.510ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.565ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.535     1.717    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4677/grp_fft_32_function_fu_752/ap_clk
    SLICE_X56Y93         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4677/grp_fft_32_function_fu_752/trunc_ln1333_31_reg_45978_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.775 r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4677/grp_fft_32_function_fu_752/trunc_ln1333_31_reg_45978_reg[3]/Q
                         net (fo=1, routed)           0.124     1.899    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4677/grp_fft_32_function_fu_752/trunc_ln1333_31_reg_45978[3]
    SLICE_X54Y94         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4677/grp_fft_32_function_fu_752/trunc_ln1333_31_reg_45978_pp0_iter4_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.768     1.994    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4677/grp_fft_32_function_fu_752/ap_clk
    SLICE_X54Y94         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4677/grp_fft_32_function_fu_752/trunc_ln1333_31_reg_45978_pp0_iter4_reg_reg[3]/C
                         clock pessimism             -0.167     1.827    
    SLICE_X54Y94         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     1.889    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4677/grp_fft_32_function_fu_752/trunc_ln1333_31_reg_45978_pp0_iter4_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_re_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[15].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.060ns (44.444%)  route 0.075ns (55.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.668ns (routing 0.510ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.943ns (routing 0.565ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.668     1.850    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X67Y46         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_re_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y46         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.910 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_re_reg[14]/Q
                         net (fo=1, routed)           0.075     1.985    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/D[30]
    SLICE_X67Y44         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[15].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.943     2.169    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/aclk
    SLICE_X67Y44         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[15].i_srl16e0/CLK
                         clock pessimism             -0.226     1.943    
    SLICE_X67Y44         SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     1.975    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[15].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.058ns (44.615%)  route 0.072ns (55.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      1.616ns (routing 0.510ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.565ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.616     1.798    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/aclk
    SLICE_X48Y18         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.856 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre0/Q
                         net (fo=2, routed)           0.072     1.928    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre1_0[14]
    SLICE_X48Y17         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.881     2.107    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/aclk
    SLICE_X48Y17         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CLK
                         clock pessimism             -0.221     1.886    
    SLICE_X48Y17         SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     1.918    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.fixed_pt_size_muxed_addresses.read_addr_fixed_nfft_delay/need_sclr_lut.depth1_shift_ram.FF_gen[6].reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.080ns (45.977%)  route 0.094ns (54.023%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.693ns (routing 0.510ns, distribution 1.183ns)
  Clock Net Delay (Destination): 1.930ns (routing 0.565ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.693     1.875    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X78Y23         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y23         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.933 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1/cnt/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=4, routed)           0.070     2.003    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1/cnt/dout_natural_index_early_b4_rev[6]
    SLICE_X77Y23         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     2.025 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1/cnt/need_sclr_lut.depth1_shift_ram.FF_gen[6].reg_i_1/O
                         net (fo=1, routed)           0.024     2.049    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.fixed_pt_size_muxed_addresses.read_addr_fixed_nfft_delay/d_path_with_sclr[6]
    SLICE_X77Y23         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.fixed_pt_size_muxed_addresses.read_addr_fixed_nfft_delay/need_sclr_lut.depth1_shift_ram.FF_gen[6].reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.930     2.156    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.fixed_pt_size_muxed_addresses.read_addr_fixed_nfft_delay/aclk
    SLICE_X77Y23         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.fixed_pt_size_muxed_addresses.read_addr_fixed_nfft_delay/need_sclr_lut.depth1_shift_ram.FF_gen[6].reg/C
                         clock pessimism             -0.177     1.979    
    SLICE_X77Y23         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.039    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.fixed_pt_size_muxed_addresses.read_addr_fixed_nfft_delay/need_sclr_lut.depth1_shift_ram.FF_gen[6].reg
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_im_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.058ns (28.155%)  route 0.148ns (71.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.683ns (routing 0.510ns, distribution 1.173ns)
  Clock Net Delay (Destination): 1.965ns (routing 0.565ns, distribution 1.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.683     1.865    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X73Y21         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_im_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y21         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.923 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_im_reg[13]/Q
                         net (fo=1, routed)           0.148     2.071    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/D[13]
    SLICE_X75Y21         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.965     2.191    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/aclk
    SLICE_X75Y21         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1/CLK
                         clock pessimism             -0.177     2.014    
    SLICE_X75Y21         SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.047     2.061    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/i_temp_0_V_U/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/i_temp_0_V_U/full_n_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.083ns (48.538%)  route 0.088ns (51.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.682ns (routing 0.510ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.916ns (routing 0.565ns, distribution 1.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.682     1.864    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/i_temp_0_V_U/ap_clk
    SLICE_X75Y36         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/i_temp_0_V_U/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y36         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.925 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/i_temp_0_V_U/count_reg[1]/Q
                         net (fo=3, routed)           0.066     1.991    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/i_temp_0_V_U/count[1]
    SLICE_X74Y36         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     2.013 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/i_temp_0_V_U/full_n_i_1__63/O
                         net (fo=1, routed)           0.022     2.035    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/i_temp_0_V_U/full_n_i_1__63_n_2
    SLICE_X74Y36         FDSE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/i_temp_0_V_U/full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.916     2.142    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/i_temp_0_V_U/ap_clk
    SLICE_X74Y36         FDSE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/i_temp_0_V_U/full_n_reg/C
                         clock pessimism             -0.177     1.965    
    SLICE_X74Y36         FDSE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.025    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/i_temp_0_V_U/full_n_reg
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[14].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.059ns (37.107%)  route 0.100ns (62.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.621ns (routing 0.510ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.565ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.621     1.803    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X40Y31         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[14].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.862 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[14].ff/Q
                         net (fo=1, routed)           0.100     1.962    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_fdre1_0[14]
    SLICE_X41Y30         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.864     2.090    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X41Y30         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CLK
                         clock pessimism             -0.170     1.920    
    SLICE_X41Y30         SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     1.952    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.first_fract_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.058ns (46.032%)  route 0.068ns (53.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      1.565ns (routing 0.510ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.565ns, distribution 1.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.565     1.747    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/aclk
    SLICE_X52Y29         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.805 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/Q
                         net (fo=1, routed)           0.068     1.873    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/Q[7]
    SLICE_X52Y28         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.first_fract_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.796     2.022    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X52Y28         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.first_fract_bit_reg/C
                         clock pessimism             -0.221     1.801    
    SLICE_X52Y28         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.863    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.first_fract_bit_reg
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/xn_channel_U/dout_buf_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.058ns (43.609%)  route 0.075ns (56.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      1.600ns (routing 0.510ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.565ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.600     1.782    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/xn_channel_U/ap_clk
    SLICE_X49Y36         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/xn_channel_U/dout_buf_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.840 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/xn_channel_U/dout_buf_reg[24]/Q
                         net (fo=1, routed)           0.075     1.915    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/s_axis_data_tdata[24]
    SLICE_X48Y35         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.836     2.062    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X48Y35         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[25]/C
                         clock pessimism             -0.219     1.843    
    SLICE_X48Y35         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.905    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         5.333       2.333      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         5.333       2.333      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         5.333       2.333      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         5.333       2.333      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.333       3.764      RAMB18_X7Y9   SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/i_fft_V_U/preprocess_i_fft_V_memcore_U/preprocess_i_fft_V_memcore_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.333       3.764      RAMB18_X6Y6   SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/q_fft_V_U/preprocess_i_fft_V_memcore_U/preprocess_i_fft_V_memcore_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.333       3.764      RAMB18_X6Y7   SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/xk_channel_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         5.333       3.764      RAMB18_X6Y7   SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/xk_channel_U/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.333       3.764      RAMB18_X4Y13  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/xn_channel_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         5.333       3.764      RAMB18_X4Y13  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/xn_channel_U/mem_reg/CLKBWRCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         2.667       1.166      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         2.667       1.166      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         2.667       1.166      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         2.667       1.166      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         2.667       1.167      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         2.667       1.167      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         2.667       1.167      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         2.667       1.167      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.666       2.124      RAMB18_X4Y26  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.666       2.124      RAMB18_X8Y3   SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/xk_channel_U/mem_reg/CLKARDCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         2.667       1.166      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         2.667       1.166      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         2.667       1.166      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         2.667       1.166      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         2.667       1.167      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         2.667       1.167      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         2.667       1.167      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         2.667       1.167      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.667       2.125      RAMB18_X6Y0   SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.667       2.125      RAMB18_X6Y0   SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.320ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.227ns (12.964%)  route 1.524ns (87.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 7.324 - 5.333 ) 
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.032ns (routing 0.565ns, distribution 1.467ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.510ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       2.032     2.258    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y182        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y182        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.337 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.327     2.664    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X21Y182        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.812 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.197     4.009    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X15Y183        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.809     7.324    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X15Y183        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.183     7.507    
                         clock uncertainty           -0.112     7.395    
    SLICE_X15Y183        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.066     7.329    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.329    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  3.320    

Slack (MET) :             3.320ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.227ns (12.964%)  route 1.524ns (87.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 7.324 - 5.333 ) 
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.032ns (routing 0.565ns, distribution 1.467ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.510ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       2.032     2.258    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y182        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y182        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.337 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.327     2.664    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X21Y182        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.812 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.197     4.009    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X15Y183        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.809     7.324    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X15Y183        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.183     7.507    
                         clock uncertainty           -0.112     7.395    
    SLICE_X15Y183        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     7.329    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.329    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  3.320    

Slack (MET) :             3.320ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.227ns (12.964%)  route 1.524ns (87.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 7.324 - 5.333 ) 
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.032ns (routing 0.565ns, distribution 1.467ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.510ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       2.032     2.258    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y182        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y182        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.337 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.327     2.664    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X21Y182        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.812 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.197     4.009    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X15Y183        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.809     7.324    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X15Y183        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.183     7.507    
                         clock uncertainty           -0.112     7.395    
    SLICE_X15Y183        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     7.329    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.329    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  3.320    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.227ns (13.076%)  route 1.509ns (86.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 7.315 - 5.333 ) 
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.032ns (routing 0.565ns, distribution 1.467ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.510ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       2.032     2.258    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y182        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y182        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.337 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.327     2.664    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X21Y182        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.812 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.182     3.994    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X16Y184        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.800     7.315    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y184        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.183     7.498    
                         clock uncertainty           -0.112     7.386    
    SLICE_X16Y184        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.066     7.320    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -3.994    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.227ns (13.076%)  route 1.509ns (86.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 7.315 - 5.333 ) 
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.032ns (routing 0.565ns, distribution 1.467ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.510ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       2.032     2.258    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y182        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y182        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.337 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.327     2.664    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X21Y182        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.812 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.182     3.994    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X16Y184        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.800     7.315    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y184        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.183     7.498    
                         clock uncertainty           -0.112     7.386    
    SLICE_X16Y184        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066     7.320    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -3.994    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.227ns (13.076%)  route 1.509ns (86.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 7.315 - 5.333 ) 
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.032ns (routing 0.565ns, distribution 1.467ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.510ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       2.032     2.258    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y182        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y182        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.337 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.327     2.664    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X21Y182        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.812 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.182     3.994    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X16Y184        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.800     7.315    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y184        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.183     7.498    
                         clock uncertainty           -0.112     7.386    
    SLICE_X16Y184        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     7.320    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -3.994    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.227ns (13.076%)  route 1.509ns (86.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 7.315 - 5.333 ) 
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.032ns (routing 0.565ns, distribution 1.467ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.510ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       2.032     2.258    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y182        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y182        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.337 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.327     2.664    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X21Y182        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.812 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.182     3.994    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X16Y184        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.800     7.315    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y184        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.183     7.498    
                         clock uncertainty           -0.112     7.386    
    SLICE_X16Y184        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     7.320    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -3.994    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.227ns (13.816%)  route 1.416ns (86.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 7.352 - 5.333 ) 
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.032ns (routing 0.565ns, distribution 1.467ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.510ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       2.032     2.258    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y182        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y182        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.337 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.327     2.664    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X21Y182        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.812 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.089     3.901    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y184        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.837     7.352    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y184        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.183     7.535    
                         clock uncertainty           -0.112     7.423    
    SLICE_X13Y184        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     7.357    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.357    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.227ns (13.816%)  route 1.416ns (86.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 7.352 - 5.333 ) 
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.032ns (routing 0.565ns, distribution 1.467ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.510ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       2.032     2.258    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y182        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y182        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.337 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.327     2.664    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X21Y182        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.812 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.089     3.901    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y184        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.837     7.352    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y184        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.183     7.535    
                         clock uncertainty           -0.112     7.423    
    SLICE_X13Y184        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066     7.357    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.357    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.227ns (13.816%)  route 1.416ns (86.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 7.352 - 5.333 ) 
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.032ns (routing 0.565ns, distribution 1.467ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.510ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       2.032     2.258    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y182        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y182        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.337 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.327     2.664    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X21Y182        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.812 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.089     3.901    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y184        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.837     7.352    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y184        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.183     7.535    
                         clock uncertainty           -0.112     7.423    
    SLICE_X13Y184        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     7.357    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.357    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  3.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.061ns (28.638%)  route 0.152ns (71.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      1.141ns (routing 0.304ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.340ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.141     1.261    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y236         FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y236         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.300 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.353    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y237         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.022     1.375 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.099     1.474    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y237         FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.274     1.421    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y237         FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.117     1.304    
    SLICE_X3Y237         FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     1.284    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.054ns (20.769%)  route 0.206ns (79.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.151ns (routing 0.304ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.340ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.151     1.271    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y254         FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y254         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.311 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.082     1.393    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y252         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     1.407 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.124     1.531    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y251         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.309     1.456    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y251         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.122     1.334    
    SLICE_X2Y251         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.314    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.054ns (20.769%)  route 0.206ns (79.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.151ns (routing 0.304ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.340ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.151     1.271    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y254         FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y254         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.311 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.082     1.393    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y252         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     1.407 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.124     1.531    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y251         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.309     1.456    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y251         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.122     1.334    
    SLICE_X2Y251         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.314    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.054ns (20.769%)  route 0.206ns (79.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.151ns (routing 0.304ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.340ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.151     1.271    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y254         FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y254         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.311 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.082     1.393    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y252         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     1.407 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.124     1.531    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y251         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.309     1.456    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y251         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.122     1.334    
    SLICE_X2Y251         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.314    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.054ns (20.769%)  route 0.206ns (79.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.151ns (routing 0.304ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.340ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.151     1.271    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y254         FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y254         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.311 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.082     1.393    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y252         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     1.407 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.124     1.531    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y251         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.309     1.456    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y251         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.122     1.334    
    SLICE_X2Y251         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.314    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.054ns (20.769%)  route 0.206ns (79.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.151ns (routing 0.304ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.340ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.151     1.271    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y254         FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y254         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.311 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.082     1.393    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y252         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     1.407 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.124     1.531    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y251         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.309     1.456    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y251         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.122     1.334    
    SLICE_X2Y251         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.314    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.054ns (20.301%)  route 0.212ns (79.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.151ns (routing 0.304ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.340ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.151     1.271    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y254         FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y254         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.311 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.082     1.393    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y252         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     1.407 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.130     1.537    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X1Y251         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.312     1.459    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y251         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.122     1.338    
    SLICE_X1Y251         FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.318    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.054ns (20.301%)  route 0.212ns (79.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.151ns (routing 0.304ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.340ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.151     1.271    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y254         FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y254         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.311 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.082     1.393    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y252         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     1.407 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.130     1.537    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X1Y251         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.312     1.459    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y251         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.122     1.338    
    SLICE_X1Y251         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.318    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.054ns (20.769%)  route 0.206ns (79.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.151ns (routing 0.304ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.340ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.151     1.271    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y254         FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y254         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.311 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.082     1.393    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y252         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     1.407 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.124     1.531    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X2Y251         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.305     1.452    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y251         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.122     1.330    
    SLICE_X2Y251         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.310    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.054ns (20.769%)  route 0.206ns (79.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      1.151ns (routing 0.304ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.340ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.151     1.271    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y254         FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y254         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.311 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.082     1.393    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y252         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     1.407 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.124     1.531    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X2Y251         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.305     1.452    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y251         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.122     1.330    
    SLICE_X2Y251         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.310    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.221    





