processSpaceSEQ8

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000049                       # Number of seconds simulated
sim_ticks                                    49308000                       # Number of ticks simulated
final_tick                                   49308000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 844988                       # Simulator instruction rate (inst/s)
host_op_rate                                   843680                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3465317310                       # Simulator tick rate (ticks/s)
host_mem_usage                                8484348                       # Number of bytes of host memory used
host_seconds                                     0.01                       # Real time elapsed on the host
sim_insts                                       11987                       # Number of instructions simulated
sim_ops                                         11987                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED     49308000                       # Cumulative time (in ticks) in various power states
system.cache.hits                               16214                       # Number of hits
system.cache.misses                               525                       # Number of misses
system.cache.missLatency::samples                 525                       # Ticks for misses to the cache
system.cache.missLatency::mean           62036.190476                       # Ticks for misses to the cache
system.cache.missLatency::gmean          59802.898915                       # Ticks for misses to the cache
system.cache.missLatency::stdev          27429.865889                       # Ticks for misses to the cache
system.cache.missLatency::0-32767                   0      0.00%      0.00% # Ticks for misses to the cache
system.cache.missLatency::32768-65535             417     79.43%     79.43% # Ticks for misses to the cache
system.cache.missLatency::65536-98303             102     19.43%     98.86% # Ticks for misses to the cache
system.cache.missLatency::98304-131071              0      0.00%     98.86% # Ticks for misses to the cache
system.cache.missLatency::131072-163839             0      0.00%     98.86% # Ticks for misses to the cache
system.cache.missLatency::163840-196607             0      0.00%     98.86% # Ticks for misses to the cache
system.cache.missLatency::196608-229375             1      0.19%     99.05% # Ticks for misses to the cache
system.cache.missLatency::229376-262143             0      0.00%     99.05% # Ticks for misses to the cache
system.cache.missLatency::262144-294911             1      0.19%     99.24% # Ticks for misses to the cache
system.cache.missLatency::294912-327679             2      0.38%     99.62% # Ticks for misses to the cache
system.cache.missLatency::327680-360447             2      0.38%    100.00% # Ticks for misses to the cache
system.cache.missLatency::360448-393215             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::393216-425983             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::425984-458751             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::458752-491519             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::491520-524287             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                   525                       # Ticks for misses to the cache
system.cache.hitRatio                        0.968636                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port         1050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port        33600                       # Cumulative packet size per connected master and slave (bytes)
