{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1498034347566 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ceas EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"ceas\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1498034347570 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1498034347590 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1498034347591 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1498034347812 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1498034347823 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1498034348155 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1498034348155 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1498034348155 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1498034348155 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1498034348162 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1498034348162 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1498034348162 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1498034348162 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1498034348332 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ceas.sdc " "Synopsys Design Constraints File file not found: 'ceas.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1498034348333 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1498034348334 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1498034348337 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ck_i (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node ck_i (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1498034348357 ""}  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ck_i } } } { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ck_i" } } } } { "top.v" "" { Text "/home/student/proiect/top.v" 2 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ck_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498034348357 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s_clk_1_set_value~0  " "Automatically promoted node s_clk_1_set_value~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1498034348357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_1\|count~6 " "Destination node smart_clock:s_clock_1\|count~6" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 12 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_1|count~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_1\|count~9 " "Destination node smart_clock:s_clock_1\|count~9" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 12 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_1|count~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_1\|count~10 " "Destination node smart_clock:s_clock_1\|count~10" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 12 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_1|count~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_1\|count~11 " "Destination node smart_clock:s_clock_1\|count~11" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 12 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_1|count~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_1\|prev_en~0 " "Destination node smart_clock:s_clock_1\|prev_en~0" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 14 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_1|prev_en~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_1\|en_o~0 " "Destination node smart_clock:s_clock_1\|en_o~0" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 10 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_1|en_o~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_1\|count\[3\]~13 " "Destination node smart_clock:s_clock_1\|count\[3\]~13" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 15 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_1|count[3]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_1\|count~15 " "Destination node smart_clock:s_clock_1\|count~15" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 12 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_1|count~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348357 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1498034348357 ""}  } { { "top.v" "" { Text "/home/student/proiect/top.v" 26 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { s_clk_1_set_value~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498034348357 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s_clk_2_set_value~0  " "Automatically promoted node s_clk_2_set_value~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1498034348357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_2\|count~6 " "Destination node smart_clock:s_clock_2\|count~6" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 12 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_2|count~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_2\|count~9 " "Destination node smart_clock:s_clock_2\|count~9" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 12 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_2|count~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_2\|count~10 " "Destination node smart_clock:s_clock_2\|count~10" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 12 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_2|count~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_2\|count~11 " "Destination node smart_clock:s_clock_2\|count~11" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 12 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_2|count~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_2\|prev_en~0 " "Destination node smart_clock:s_clock_2\|prev_en~0" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 14 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_2|prev_en~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_2\|en_o~0 " "Destination node smart_clock:s_clock_2\|en_o~0" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 10 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_2|en_o~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_2\|count\[3\]~13 " "Destination node smart_clock:s_clock_2\|count\[3\]~13" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 15 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_2|count[3]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_2\|count~15 " "Destination node smart_clock:s_clock_2\|count~15" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 12 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_2|count~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348357 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1498034348357 ""}  } { { "top.v" "" { Text "/home/student/proiect/top.v" 27 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { s_clk_2_set_value~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498034348357 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s_clk_3_set_value~0  " "Automatically promoted node s_clk_3_set_value~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1498034348358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_3\|count~6 " "Destination node smart_clock:s_clock_3\|count~6" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 12 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_3|count~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_3\|count~9 " "Destination node smart_clock:s_clock_3\|count~9" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 12 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_3|count~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_3\|count~10 " "Destination node smart_clock:s_clock_3\|count~10" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 12 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_3|count~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_3\|count~11 " "Destination node smart_clock:s_clock_3\|count~11" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 12 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_3|count~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_3\|prev_en~0 " "Destination node smart_clock:s_clock_3\|prev_en~0" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 14 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_3|prev_en~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_3\|en_o~0 " "Destination node smart_clock:s_clock_3\|en_o~0" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 10 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_3|en_o~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_3\|count\[3\]~13 " "Destination node smart_clock:s_clock_3\|count\[3\]~13" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 15 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_3|count[3]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_3\|count~15 " "Destination node smart_clock:s_clock_3\|count~15" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 12 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_3|count~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348358 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1498034348358 ""}  } { { "top.v" "" { Text "/home/student/proiect/top.v" 28 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { s_clk_3_set_value~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498034348358 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s_clk_4_set_value~0  " "Automatically promoted node s_clk_4_set_value~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1498034348358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_4\|count~8 " "Destination node smart_clock:s_clock_4\|count~8" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 12 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_4|count~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_4\|count~9 " "Destination node smart_clock:s_clock_4\|count~9" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 12 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_4|count~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_4\|count\[3\]~11 " "Destination node smart_clock:s_clock_4\|count\[3\]~11" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 15 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_4|count[3]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_4\|count~14 " "Destination node smart_clock:s_clock_4\|count~14" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 12 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_4|count~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_4\|count~15 " "Destination node smart_clock:s_clock_4\|count~15" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 12 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_4|count~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_4\|prev_en~0 " "Destination node smart_clock:s_clock_4\|prev_en~0" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 14 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_4|prev_en~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smart_clock:s_clock_4\|count~19 " "Destination node smart_clock:s_clock_4\|count~19" {  } { { "smart_clock.v" "" { Text "/home/student/proiect/smart_clock.v" 12 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { smart_clock:s_clock_4|count~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498034348358 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1498034348358 ""}  } { { "top.v" "" { Text "/home/student/proiect/top.v" 29 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { s_clk_4_set_value~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/proiect/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498034348358 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1498034348409 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1498034348410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1498034348410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1498034348411 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1498034348412 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1498034348412 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1498034348412 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1498034348412 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1498034348424 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1498034348424 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1498034348424 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498034348459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1498034349142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498034349281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1498034349289 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1498034349751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498034349751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1498034349813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y14 X11_Y27 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27" {  } { { "loc" "" { Generic "/home/student/proiect/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27"} 0 14 12 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1498034350837 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1498034350837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498034351098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1498034351100 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1498034351100 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.55 " "Total time spent on timing analysis during the Fitter is 0.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1498034351111 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1498034351116 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig0_o\[0\] 0 " "Pin \"dig0_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig0_o\[1\] 0 " "Pin \"dig0_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig0_o\[2\] 0 " "Pin \"dig0_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig0_o\[3\] 0 " "Pin \"dig0_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig0_o\[4\] 0 " "Pin \"dig0_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig0_o\[5\] 0 " "Pin \"dig0_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig0_o\[6\] 0 " "Pin \"dig0_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig1_o\[0\] 0 " "Pin \"dig1_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig1_o\[1\] 0 " "Pin \"dig1_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig1_o\[2\] 0 " "Pin \"dig1_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig1_o\[3\] 0 " "Pin \"dig1_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig1_o\[4\] 0 " "Pin \"dig1_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig1_o\[5\] 0 " "Pin \"dig1_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig1_o\[6\] 0 " "Pin \"dig1_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig2_o\[0\] 0 " "Pin \"dig2_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig2_o\[1\] 0 " "Pin \"dig2_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig2_o\[2\] 0 " "Pin \"dig2_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig2_o\[3\] 0 " "Pin \"dig2_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig2_o\[4\] 0 " "Pin \"dig2_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig2_o\[5\] 0 " "Pin \"dig2_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig2_o\[6\] 0 " "Pin \"dig2_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig3_o\[0\] 0 " "Pin \"dig3_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig3_o\[1\] 0 " "Pin \"dig3_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig3_o\[2\] 0 " "Pin \"dig3_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig3_o\[3\] 0 " "Pin \"dig3_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig3_o\[4\] 0 " "Pin \"dig3_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig3_o\[5\] 0 " "Pin \"dig3_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig3_o\[6\] 0 " "Pin \"dig3_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1498034351122 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1498034351122 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1498034351286 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1498034351300 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1498034351432 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498034351661 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1498034351682 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/student/proiect/output_files/ceas.fit.smsg " "Generated suppressed messages file /home/student/proiect/output_files/ceas.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1498034351785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "686 " "Peak virtual memory: 686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498034351904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 11:39:11 2017 " "Processing ended: Wed Jun 21 11:39:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498034351904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498034351904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498034351904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1498034351904 ""}
