INFO: [VRFC 10-2263] Analyzing Verilog file "c:/peripheral_course_lab1/ip_repo/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_w_Int_v1_0_S00_AXI
WARNING: [VRFC 10-1315] redeclaration of ansi port slv_reg0 is not allowed [c:/peripheral_course_lab1/ip_repo/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0_S00_AXI.v:107]
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/peripheral_course_lab1/ip_repo/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_w_Int_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/peripheral_course_lab1/ip_repo/edit_PWM_w_Int_v1_0.srcs/sources_1/new/PWM_Controller_Int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_Controller_Int
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/peripheral_course_lab1/ip_repo/edit_PWM_w_Int_v1_0.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
