Information: Updating design information... (UID-85)
Warning: Design 'DLX_IR_SIZE32_PC_SIZE32' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : DLX_IR_SIZE32_PC_SIZE32
Version: O-2018.06-SP4
Date   : Sun Sep 13 02:21:19 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: datapath_i/execute_stage_dp/general_alu_i/clk_r_REG14232_S3
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG14470_S6
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX_IR_SIZE32_PC_SIZE32
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  datapath_i/execute_stage_dp/general_alu_i/clk_r_REG14232_S3/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  datapath_i/execute_stage_dp/general_alu_i/clk_r_REG14232_S3/QN (DFFR_X1)
                                                          0.14       0.14 r
  datapath_i/execute_stage_dp/general_alu_i/U837/ZN (OAI22_X1)
                                                          0.05       0.19 f
  datapath_i/execute_stage_dp/general_alu_i/U838/ZN (AOI211_X1)
                                                          0.10       0.29 r
  datapath_i/execute_stage_dp/general_alu_i/U839/ZN (INV_X1)
                                                          0.03       0.32 f
  datapath_i/execute_stage_dp/general_alu_i/U840/ZN (AOI222_X1)
                                                          0.17       0.48 r
  datapath_i/execute_stage_dp/general_alu_i/U878/ZN (OAI22_X1)
                                                          0.05       0.53 f
  datapath_i/execute_stage_dp/general_alu_i/U880/ZN (AOI211_X1)
                                                          0.15       0.69 r
  datapath_i/execute_stage_dp/general_alu_i/U975/ZN (OAI22_X1)
                                                          0.05       0.74 f
  datapath_i/execute_stage_dp/general_alu_i/U976/ZN (AOI211_X1)
                                                          0.12       0.85 r
  datapath_i/execute_stage_dp/general_alu_i/U1040/ZN (INV_X1)
                                                          0.03       0.88 f
  datapath_i/execute_stage_dp/general_alu_i/U1041/ZN (AOI222_X1)
                                                          0.15       1.03 r
  datapath_i/execute_stage_dp/general_alu_i/U1315/ZN (OAI22_X1)
                                                          0.05       1.08 f
  datapath_i/execute_stage_dp/general_alu_i/U1316/ZN (OAI21_X1)
                                                          0.05       1.13 r
  datapath_i/execute_stage_dp/general_alu_i/U1317/ZN (OAI211_X1)
                                                          0.05       1.18 f
  datapath_i/execute_stage_dp/general_alu_i/OUTALU[2] (general_alu_N32)
                                                          0.00       1.18 f
  U4158/ZN (INV_X1)                                       0.04       1.22 r
  U4159/ZN (OAI22_X1)                                     0.03       1.25 f
  U4160/ZN (AOI21_X1)                                     0.09       1.34 r
  U4161/ZN (INV_X1)                                       0.04       1.38 f
  U4166/ZN (NAND2_X1)                                     0.05       1.43 r
  U4172/ZN (INV_X1)                                       0.03       1.46 f
  U4173/ZN (NAND2_X1)                                     0.04       1.50 r
  U4183/ZN (NOR2_X1)                                      0.04       1.53 f
  U4184/ZN (NAND2_X1)                                     0.05       1.58 r
  U4203/ZN (NOR2_X1)                                      0.04       1.62 f
  U4204/ZN (NAND2_X1)                                     0.05       1.66 r
  U4216/ZN (NOR2_X1)                                      0.04       1.70 f
  U4284/ZN (NAND2_X1)                                     0.05       1.74 r
  U4285/ZN (NOR2_X1)                                      0.04       1.78 f
  U4286/ZN (NAND2_X1)                                     0.05       1.82 r
  U4307/ZN (OAI211_X1)                                    0.05       1.87 f
  U4308/ZN (NAND2_X1)                                     0.04       1.91 r
  clk_r_REG14470_S6/D (DFFR_X1)                           0.01       1.91 r
  data arrival time                                                  1.91

  clock clk (rise edge)                                  19.97      19.97
  clock network delay (ideal)                             0.00      19.97
  clk_r_REG14470_S6/CK (DFFR_X1)                          0.00      19.97 r
  library setup time                                     -0.03      19.94
  data required time                                                19.94
  --------------------------------------------------------------------------
  data required time                                                19.94
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                       18.02


1
