--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.456ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/rst (SLICE_X36Y69.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.477ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (1.525 - 1.469)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y121.BQ      Tcko                  0.337   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X17Y100.A5     net (fanout=2)        1.372   system/rst/d25
    SLICE_X17Y100.A      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X36Y69.CE      net (fanout=2)        2.416   system/rst/d25_d25_d_AND_3_o
    SLICE_X36Y69.CLK     Tceck                 0.284   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      4.477ns (0.689ns logic, 3.788ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.605ns (Levels of Logic = 1)
  Clock Path Skew:      0.096ns (1.525 - 1.429)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y100.AQ     Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X17Y100.A3     net (fanout=1)        0.456   system/rst/d25_d
    SLICE_X17Y100.A      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X36Y69.CE      net (fanout=2)        2.416   system/rst/d25_d25_d_AND_3_o
    SLICE_X36Y69.CLK     Tceck                 0.284   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.605ns (0.733ns logic, 2.872ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_24 (SLICE_X0Y129.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.280ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (0.896 - 0.958)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y121.D       Treg                  1.574   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X0Y122.D5      net (fanout=2)        0.440   system/rst/clkdiv/rst_b
    SLICE_X0Y122.D       Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X0Y129.SR      net (fanout=7)        0.950   system/rst/clkdiv/rst_b_inv
    SLICE_X0Y129.CLK     Trck                  0.248   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      3.280ns (1.890ns logic, 1.390ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/nuke_d2 (SLICE_X22Y79.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.217ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (1.461 - 1.469)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y121.BQ      Tcko                  0.337   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X17Y100.A5     net (fanout=2)        1.372   system/rst/d25
    SLICE_X17Y100.A      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X22Y79.CE      net (fanout=2)        1.156   system/rst/d25_d25_d_AND_3_o
    SLICE_X22Y79.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.217ns (0.689ns logic, 2.528ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.345ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (1.461 - 1.429)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y100.AQ     Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X17Y100.A3     net (fanout=1)        0.456   system/rst/d25_d
    SLICE_X17Y100.A      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X22Y79.CE      net (fanout=2)        1.156   system/rst/d25_d25_d_AND_3_o
    SLICE_X22Y79.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      2.345ns (0.733ns logic, 1.612ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X97Y105.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y105.BQ     Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X97Y105.B4     net (fanout=2)        0.097   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X97Y105.CLK    Tah         (-Th)     0.057   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.041ns logic, 0.097ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X0Y123.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_0 (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_0 to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y123.AQ      Tcko                  0.115   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    SLICE_X0Y123.A5      net (fanout=1)        0.067   system/rst/clkdiv/cnt<0>
    SLICE_X0Y123.CLK     Tah         (-Th)     0.039   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       system/rst/clkdiv/Mcount_cnt_cy<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_4 (SLICE_X0Y124.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_4 (FF)
  Destination:          system/rst/clkdiv/cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_4 to system/rst/clkdiv/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y124.AQ      Tcko                  0.115   system/rst/clkdiv/cnt<7>
                                                       system/rst/clkdiv/cnt_4
    SLICE_X0Y124.A5      net (fanout=1)        0.067   system/rst/clkdiv/cnt<4>
    SLICE_X0Y124.CLK     Tah         (-Th)     0.039   system/rst/clkdiv/cnt<7>
                                                       system/rst/clkdiv/cnt<4>_rt
                                                       system/rst/clkdiv/Mcount_cnt_cy<7>
                                                       system/rst/clkdiv/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13475 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.109ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123 (SLICE_X96Y141.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.046ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.932 - 0.960)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y101.AQ     Tcko                  0.337   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X72Y144.C1     net (fanout=531)      3.118   system/rst_macclk<2>
    SLICE_X72Y144.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X73Y144.A2     net (fanout=1)        0.594   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X73Y144.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X78Y145.B3     net (fanout=9)        0.707   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X78Y145.BMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X96Y141.SR     net (fanout=24)       1.501   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X96Y141.CLK    Tsrck                 0.455   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<127>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123
    -------------------------------------------------  ---------------------------
    Total                                      7.046ns (1.126ns logic, 5.920ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.799ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.932 - 0.943)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y110.AQ     Tcko                  0.381   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X70Y117.B4     net (fanout=2)        0.894   system/mac_rx_last<2>
    SLICE_X70Y117.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X72Y144.C5     net (fanout=42)       1.865   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X72Y144.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X73Y144.A2     net (fanout=1)        0.594   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X73Y144.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X78Y145.B3     net (fanout=9)        0.707   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X78Y145.BMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X96Y141.SR     net (fanout=24)       1.501   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X96Y141.CLK    Tsrck                 0.455   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<127>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123
    -------------------------------------------------  ---------------------------
    Total                                      6.799ns (1.238ns logic, 5.561ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.470ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.932 - 0.922)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y117.BQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
    SLICE_X70Y117.B1     net (fanout=1)        0.609   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
    SLICE_X70Y117.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X72Y144.C5     net (fanout=42)       1.865   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X72Y144.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X73Y144.A2     net (fanout=1)        0.594   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X73Y144.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X78Y145.B3     net (fanout=9)        0.707   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X78Y145.BMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X96Y141.SR     net (fanout=24)       1.501   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X96Y141.CLK    Tsrck                 0.455   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<127>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123
    -------------------------------------------------  ---------------------------
    Total                                      6.470ns (1.194ns logic, 5.276ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_124 (SLICE_X96Y141.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_124 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.046ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.932 - 0.960)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_124
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y101.AQ     Tcko                  0.337   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X72Y144.C1     net (fanout=531)      3.118   system/rst_macclk<2>
    SLICE_X72Y144.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X73Y144.A2     net (fanout=1)        0.594   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X73Y144.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X78Y145.B3     net (fanout=9)        0.707   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X78Y145.BMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X96Y141.SR     net (fanout=24)       1.501   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X96Y141.CLK    Tsrck                 0.455   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<127>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_124
    -------------------------------------------------  ---------------------------
    Total                                      7.046ns (1.126ns logic, 5.920ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_124 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.799ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.932 - 0.943)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_124
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y110.AQ     Tcko                  0.381   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X70Y117.B4     net (fanout=2)        0.894   system/mac_rx_last<2>
    SLICE_X70Y117.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X72Y144.C5     net (fanout=42)       1.865   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X72Y144.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X73Y144.A2     net (fanout=1)        0.594   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X73Y144.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X78Y145.B3     net (fanout=9)        0.707   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X78Y145.BMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X96Y141.SR     net (fanout=24)       1.501   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X96Y141.CLK    Tsrck                 0.455   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<127>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_124
    -------------------------------------------------  ---------------------------
    Total                                      6.799ns (1.238ns logic, 5.561ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_124 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.470ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.932 - 0.922)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_124
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y117.BQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
    SLICE_X70Y117.B1     net (fanout=1)        0.609   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
    SLICE_X70Y117.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X72Y144.C5     net (fanout=42)       1.865   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X72Y144.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X73Y144.A2     net (fanout=1)        0.594   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X73Y144.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X78Y145.B3     net (fanout=9)        0.707   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X78Y145.BMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X96Y141.SR     net (fanout=24)       1.501   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X96Y141.CLK    Tsrck                 0.455   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<127>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_124
    -------------------------------------------------  ---------------------------
    Total                                      6.470ns (1.194ns logic, 5.276ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_126 (SLICE_X96Y141.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_126 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.046ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.932 - 0.960)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_126
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y101.AQ     Tcko                  0.337   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X72Y144.C1     net (fanout=531)      3.118   system/rst_macclk<2>
    SLICE_X72Y144.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X73Y144.A2     net (fanout=1)        0.594   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X73Y144.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X78Y145.B3     net (fanout=9)        0.707   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X78Y145.BMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X96Y141.SR     net (fanout=24)       1.501   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X96Y141.CLK    Tsrck                 0.455   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<127>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_126
    -------------------------------------------------  ---------------------------
    Total                                      7.046ns (1.126ns logic, 5.920ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_126 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.799ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.932 - 0.943)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_126
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y110.AQ     Tcko                  0.381   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X70Y117.B4     net (fanout=2)        0.894   system/mac_rx_last<2>
    SLICE_X70Y117.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X72Y144.C5     net (fanout=42)       1.865   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X72Y144.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X73Y144.A2     net (fanout=1)        0.594   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X73Y144.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X78Y145.B3     net (fanout=9)        0.707   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X78Y145.BMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X96Y141.SR     net (fanout=24)       1.501   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X96Y141.CLK    Tsrck                 0.455   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<127>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_126
    -------------------------------------------------  ---------------------------
    Total                                      6.799ns (1.238ns logic, 5.561ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_126 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.470ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.932 - 0.922)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_126
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y117.BQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
    SLICE_X70Y117.B1     net (fanout=1)        0.609   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
    SLICE_X70Y117.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X72Y144.C5     net (fanout=42)       1.865   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X72Y144.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X73Y144.A2     net (fanout=1)        0.594   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X73Y144.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X78Y145.B3     net (fanout=9)        0.707   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X78Y145.BMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X96Y141.SR     net (fanout=24)       1.501   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X96Y141.CLK    Tsrck                 0.455   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<127>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_126
    -------------------------------------------------  ---------------------------
    Total                                      6.470ns (1.194ns logic, 5.276ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXCLKCORCNT1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_1 (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.083ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.777 - 0.713)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_1 to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X99Y99.BQ                Tcko                  0.270   system/phy_en.phy_eth/sgmii/rxclkcorcnt_r<2>
                                                                 system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_1
    TEMAC_X0Y1.PHYEMACRXCLKCORCNT1 net (fanout=1)        0.520   system/phy_en.phy_eth/sgmii/rxclkcorcnt_r<1>
    TEMAC_X0Y1.PHYEMACGTXCLK       Tmacckd_CORCNT(-Th)     0.707   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                                 system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.083ns (-0.437ns logic, 0.520ns route)
                                                                 (-526.5% logic, 626.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXCLKCORCNT2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_2 (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.083ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.777 - 0.713)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_2 to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X99Y99.CQ                Tcko                  0.270   system/phy_en.phy_eth/sgmii/rxclkcorcnt_r<2>
                                                                 system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_2
    TEMAC_X0Y1.PHYEMACRXCLKCORCNT2 net (fanout=1)        0.520   system/phy_en.phy_eth/sgmii/rxclkcorcnt_r<2>
    TEMAC_X0Y1.PHYEMACGTXCLK       Tmacckd_CORCNT(-Th)     0.707   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                                 system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.083ns (-0.437ns logic, 0.520ns route)
                                                                 (-526.5% logic, 626.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXCLKCORCNT0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_0 (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.086ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.777 - 0.713)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_0 to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X99Y99.AQ                Tcko                  0.270   system/phy_en.phy_eth/sgmii/rxclkcorcnt_r<2>
                                                                 system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_0
    TEMAC_X0Y1.PHYEMACRXCLKCORCNT0 net (fanout=1)        0.523   system/phy_en.phy_eth/sgmii/rxclkcorcnt_r<0>
    TEMAC_X0Y1.PHYEMACGTXCLK       Tmacckd_CORCNT(-Th)     0.707   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                                 system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.086ns (-0.437ns logic, 0.523ns route)
                                                                 (-508.1% logic, 608.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13482 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.353ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4 (SLICE_X84Y131.B4), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.127ns (Levels of Logic = 3)
  Clock Path Skew:      -0.191ns (0.705 - 0.896)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y29.DOBDO0  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    SLICE_X74Y153.A5     net (fanout=1)        1.702   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<4>
    SLICE_X74Y153.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob51
    SLICE_X84Y131.A4     net (fanout=4)        1.532   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<4>
    SLICE_X84Y131.A      Tilo                  0.068   system/mac_tx_data<0><5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT51
    SLICE_X84Y131.B4     net (fanout=2)        0.656   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT5
    SLICE_X84Y131.CLK    Tas                   0.028   system/mac_tx_data<0><5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT51
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    -------------------------------------------------  ---------------------------
    Total                                      6.127ns (2.237ns logic, 3.890ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.710ns (Levels of Logic = 3)
  Clock Path Skew:      -0.117ns (0.705 - 0.822)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y30.DOBDO0  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    SLICE_X74Y153.A1     net (fanout=1)        1.285   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<12>
    SLICE_X74Y153.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob51
    SLICE_X84Y131.A4     net (fanout=4)        1.532   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<4>
    SLICE_X84Y131.A      Tilo                  0.068   system/mac_tx_data<0><5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT51
    SLICE_X84Y131.B4     net (fanout=2)        0.656   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT5
    SLICE_X84Y131.CLK    Tas                   0.028   system/mac_tx_data<0><5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT51
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    -------------------------------------------------  ---------------------------
    Total                                      5.710ns (2.237ns logic, 3.473ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.208ns (Levels of Logic = 3)
  Clock Path Skew:      -0.155ns (0.705 - 0.860)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y31.DOBDO0  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    SLICE_X74Y153.A3     net (fanout=1)        0.783   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<20>
    SLICE_X74Y153.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob51
    SLICE_X84Y131.A4     net (fanout=4)        1.532   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<4>
    SLICE_X84Y131.A      Tilo                  0.068   system/mac_tx_data<0><5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT51
    SLICE_X84Y131.B4     net (fanout=2)        0.656   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT5
    SLICE_X84Y131.CLK    Tas                   0.028   system/mac_tx_data<0><5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT51
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    -------------------------------------------------  ---------------------------
    Total                                      5.208ns (2.237ns logic, 2.971ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5 (SLICE_X84Y131.D3), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.050ns (Levels of Logic = 3)
  Clock Path Skew:      -0.191ns (0.705 - 0.896)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y29.DOBDO1  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    SLICE_X74Y152.B2     net (fanout=1)        1.649   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<5>
    SLICE_X74Y152.B      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<10>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob61
    SLICE_X84Y131.C3     net (fanout=4)        1.817   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<5>
    SLICE_X84Y131.C      Tilo                  0.068   system/mac_tx_data<0><5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT61
    SLICE_X84Y131.D3     net (fanout=2)        0.347   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT6
    SLICE_X84Y131.CLK    Tas                   0.028   system/mac_tx_data<0><5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT61
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.050ns (2.237ns logic, 3.813ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.304ns (Levels of Logic = 3)
  Clock Path Skew:      -0.153ns (0.705 - 0.858)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y30.DOBDO1  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    SLICE_X74Y152.B1     net (fanout=1)        0.903   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<29>
    SLICE_X74Y152.B      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<10>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob61
    SLICE_X84Y131.C3     net (fanout=4)        1.817   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<5>
    SLICE_X84Y131.C      Tilo                  0.068   system/mac_tx_data<0><5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT61
    SLICE_X84Y131.D3     net (fanout=2)        0.347   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT6
    SLICE_X84Y131.CLK    Tas                   0.028   system/mac_tx_data<0><5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT61
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5
    -------------------------------------------------  ---------------------------
    Total                                      5.304ns (2.237ns logic, 3.067ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.209ns (Levels of Logic = 3)
  Clock Path Skew:      -0.117ns (0.705 - 0.822)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y30.DOBDO1  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    SLICE_X74Y152.B5     net (fanout=1)        0.808   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<13>
    SLICE_X74Y152.B      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<10>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob61
    SLICE_X84Y131.C3     net (fanout=4)        1.817   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<5>
    SLICE_X84Y131.C      Tilo                  0.068   system/mac_tx_data<0><5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT61
    SLICE_X84Y131.D3     net (fanout=2)        0.347   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT6
    SLICE_X84Y131.CLK    Tas                   0.028   system/mac_tx_data<0><5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT61
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_5
    -------------------------------------------------  ---------------------------
    Total                                      5.209ns (2.237ns logic, 2.972ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_5 (SLICE_X85Y131.B5), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.934ns (Levels of Logic = 3)
  Clock Path Skew:      -0.191ns (0.705 - 0.896)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y29.DOBDO1  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    SLICE_X74Y152.B2     net (fanout=1)        1.649   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<5>
    SLICE_X74Y152.B      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<10>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob61
    SLICE_X84Y131.C3     net (fanout=4)        1.817   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<5>
    SLICE_X84Y131.C      Tilo                  0.068   system/mac_tx_data<0><5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT61
    SLICE_X85Y131.B5     net (fanout=2)        0.189   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT6
    SLICE_X85Y131.CLK    Tas                   0.070   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT62
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_5
    -------------------------------------------------  ---------------------------
    Total                                      5.934ns (2.279ns logic, 3.655ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.188ns (Levels of Logic = 3)
  Clock Path Skew:      -0.153ns (0.705 - 0.858)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y30.DOBDO1  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    SLICE_X74Y152.B1     net (fanout=1)        0.903   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<29>
    SLICE_X74Y152.B      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<10>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob61
    SLICE_X84Y131.C3     net (fanout=4)        1.817   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<5>
    SLICE_X84Y131.C      Tilo                  0.068   system/mac_tx_data<0><5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT61
    SLICE_X85Y131.B5     net (fanout=2)        0.189   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT6
    SLICE_X85Y131.CLK    Tas                   0.070   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT62
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_5
    -------------------------------------------------  ---------------------------
    Total                                      5.188ns (2.279ns logic, 2.909ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.093ns (Levels of Logic = 3)
  Clock Path Skew:      -0.117ns (0.705 - 0.822)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y30.DOBDO1  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    SLICE_X74Y152.B5     net (fanout=1)        0.808   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<13>
    SLICE_X74Y152.B      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<10>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob61
    SLICE_X84Y131.C3     net (fanout=4)        1.817   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<5>
    SLICE_X84Y131.C      Tilo                  0.068   system/mac_tx_data<0><5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT61
    SLICE_X85Y131.B5     net (fanout=2)        0.189   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT6
    SLICE_X85Y131.CLK    Tas                   0.070   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT62
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data_5
    -------------------------------------------------  ---------------------------
    Total                                      5.093ns (2.279ns logic, 2.814ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.055ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.365 - 0.328)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X96Y87.AMUX           Tshcko                0.146   system/amc_p0_en.amc_p0_eth/basex/rxcharisk_r
                                                              system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACRXDISPERR net (fanout=1)        0.231   system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                              system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.055ns (-0.176ns logic, 0.231ns route)
                                                              (-320.0% logic, 420.0% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXCLKCORCNT0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.093ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (0.788 - 0.723)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_0 to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X97Y89.BQ                Tcko                  0.270   system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r<2>
                                                                 system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_0
    TEMAC_X0Y0.PHYEMACRXCLKCORCNT0 net (fanout=1)        0.530   system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r<0>
    TEMAC_X0Y0.PHYEMACGTXCLK       Tmacckd_CORCNT(-Th)     0.707   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                                 system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.093ns (-0.437ns logic, 0.530ns route)
                                                                 (-469.9% logic, 569.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXRUNDISP), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxrundisp_r (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.068ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.365 - 0.328)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxrundisp_r to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X96Y87.BQ             Tcko                  0.115   system/amc_p0_en.amc_p0_eth/basex/rxcharisk_r
                                                              system/amc_p0_en.amc_p0_eth/basex/rxrundisp_r
    TEMAC_X0Y0.PHYEMACRXRUNDISP net (fanout=1)        0.234   system/amc_p0_en.amc_p0_eth/basex/rxrundisp_r
    TEMAC_X0Y0.PHYEMACGTXCLK    Tmacckd_DISP(-Th)     0.281   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                              system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.068ns (-0.166ns logic, 0.234ns route)
                                                              (-244.1% logic, 344.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.389ns (Levels of Logic = 1)
  Clock Path Skew:      0.144ns (1.603 - 1.459)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y83.AMUX    Tshcko                0.465   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y60.D1      net (fanout=22)       2.113   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y60.DMUX    Tilo                  0.196   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.297   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.389ns (0.979ns logic, 3.410ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.000ns (Levels of Logic = 1)
  Clock Path Skew:      0.144ns (1.603 - 1.459)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y83.AQ      Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y60.D3      net (fanout=23)       1.814   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y60.DMUX    Tilo                  0.190   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.297   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.000ns (0.889ns logic, 3.111ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X30Y60.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.449ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (1.479 - 1.459)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y83.AMUX    Tshcko                0.465   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y60.D1      net (fanout=22)       2.113   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y60.DMUX    Tilo                  0.196   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y60.CE      net (fanout=2)        0.391   system/cdce_synch/_n0067_inv
    SLICE_X30Y60.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.449ns (0.945ns logic, 2.504ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.060ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (1.479 - 1.459)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y83.AQ      Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y60.D3      net (fanout=23)       1.814   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y60.DMUX    Tilo                  0.190   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y60.CE      net (fanout=2)        0.391   system/cdce_synch/_n0067_inv
    SLICE_X30Y60.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.060ns (0.855ns logic, 2.205ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.159ns (Levels of Logic = 0)
  Clock Path Skew:      0.144ns (1.603 - 1.459)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y83.AQ      Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       2.744   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.159ns (0.415ns logic, 2.744ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.state_FSM_FFd2 (SLICE_X10Y83.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/cdce_control.state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y83.AQ      Tcko                  0.115   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X10Y83.A5      net (fanout=23)       0.087   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X10Y83.CLK     Tah         (-Th)     0.101   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2-In1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (0.014ns logic, 0.087ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X9Y85.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y85.CQ       Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X9Y85.C5       net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_10
    SLICE_X9Y85.CLK      Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_16 (SLICE_X9Y86.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_16 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_16 to system/cdce_synch/cdce_control.timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y86.CQ       Tcko                  0.098   system/cdce_synch/cdce_control.timer_17
                                                       system/cdce_synch/cdce_control.timer_16
    SLICE_X9Y86.C5       net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_16
    SLICE_X9Y86.CLK      Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_17
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT81
                                                       system/cdce_synch/cdce_control.timer_16
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7236 paths analyzed, 4145 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.503ns.
--------------------------------------------------------------------------------

Paths for end point usr/gtx_rx_mux_inst/ipb_opto_data_o_12 (SLICE_X44Y28.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i (HSIO)
  Destination:          usr/gtx_rx_mux_inst/ipb_opto_data_o_12 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.035ns (Levels of Logic = 0)
  Clock Path Skew:      -0.433ns (1.419 - 1.852)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i to usr/gtx_rx_mux_inst/ipb_opto_data_o_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXDATA12  Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i
    SLICE_X44Y28.AX      net (fanout=26)       4.460   usr/rx_data<12>
    SLICE_X44Y28.CLK     Tdick                 0.034   usr/ipb_opto_rx_data<15>
                                                       usr/gtx_rx_mux_inst/ipb_opto_data_o_12
    -------------------------------------------------  ---------------------------
    Total                                      5.035ns (0.575ns logic, 4.460ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/gtx_rx_mux_inst/ipb_opto_data_o_10 (SLICE_X49Y28.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i (HSIO)
  Destination:          usr/gtx_rx_mux_inst/ipb_opto_data_o_10 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.975ns (Levels of Logic = 0)
  Clock Path Skew:      -0.432ns (1.420 - 1.852)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i to usr/gtx_rx_mux_inst/ipb_opto_data_o_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXDATA10  Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i
    SLICE_X49Y28.CX      net (fanout=27)       4.400   usr/rx_data<10>
    SLICE_X49Y28.CLK     Tdick                 0.034   usr/ipb_opto_rx_data<11>
                                                       usr/gtx_rx_mux_inst/ipb_opto_data_o_10
    -------------------------------------------------  ---------------------------
    Total                                      4.975ns (0.575ns logic, 4.400ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/gtx_rx_mux_inst/ipb_opto_data_o_15 (SLICE_X44Y28.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i (HSIO)
  Destination:          usr/gtx_rx_mux_inst/ipb_opto_data_o_15 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.915ns (Levels of Logic = 0)
  Clock Path Skew:      -0.433ns (1.419 - 1.852)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i to usr/gtx_rx_mux_inst/ipb_opto_data_o_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXDATA15  Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i
    SLICE_X44Y28.DX      net (fanout=26)       4.340   usr/rx_data<15>
    SLICE_X44Y28.CLK     Tdick                 0.034   usr/ipb_opto_rx_data<15>
                                                       usr/gtx_rx_mux_inst/ipb_opto_data_o_15
    -------------------------------------------------  ---------------------------
    Total                                      4.915ns (0.575ns logic, 4.340ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/RAMB36_EXP (RAMB36_X4Y4.DIBDI21), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/RAMB36_EXP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.162ns (Levels of Logic = 0)
  Clock Path Skew:      0.138ns (0.534 - 0.396)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/RAMB36_EXP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X70Y22.AQ        Tcko                  0.115   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<91>
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.FF
    RAMB36_X4Y4.DIBDI21    net (fanout=1)        0.245   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<94>
    RAMB36_X4Y4.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/RAMB36_EXP
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/RAMB36_EXP
    ---------------------------------------------------  ---------------------------
    Total                                        0.162ns (-0.083ns logic, 0.245ns route)
                                                         (-51.2% logic, 151.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/ipb_tracking_wrapper_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAMB36_X5Y1.DIBDI30), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/gtx_rx_mux_inst/ipb_tracking_data_o_66 (FF)
  Destination:          usr/ipb_tracking_wrapper_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.543 - 0.388)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/gtx_rx_mux_inst/ipb_tracking_data_o_66 to usr/ipb_tracking_wrapper_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X86Y9.CQ         Tcko                  0.115   usr/ipb_tracking_rx_data<67>
                                                         usr/gtx_rx_mux_inst/ipb_tracking_data_o_66
    RAMB36_X5Y1.DIBDI30    net (fanout=1)        0.264   usr/ipb_tracking_rx_data<66>
    RAMB36_X5Y1.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/ipb_tracking_wrapper_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
                                                         usr/ipb_tracking_wrapper_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    ---------------------------------------------------  ---------------------------
    Total                                        0.181ns (-0.083ns logic, 0.264ns route)
                                                         (-45.9% logic, 145.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/ipb_tracking_wrapper_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAMB36_X5Y4.DIBDI22), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/gtx_rx_mux_inst/ipb_tracking_data_o_130 (FF)
  Destination:          usr/ipb_tracking_wrapper_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.530 - 0.377)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/gtx_rx_mux_inst/ipb_tracking_data_o_130 to usr/ipb_tracking_wrapper_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X86Y19.CQ        Tcko                  0.115   usr/ipb_tracking_rx_data<131>
                                                         usr/gtx_rx_mux_inst/ipb_tracking_data_o_130
    RAMB36_X5Y4.DIBDI22    net (fanout=1)        0.263   usr/ipb_tracking_rx_data<130>
    RAMB36_X5Y4.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/ipb_tracking_wrapper_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
                                                         usr/ipb_tracking_wrapper_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    ---------------------------------------------------  ---------------------------
    Total                                        0.180ns (-0.083ns logic, 0.263ns route)
                                                         (-46.1% logic, 146.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y0.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y0.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 3.050ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.GREFCLKRX
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram2_if/bistClk_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0527<0>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X5Y77.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X5Y27.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y14.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X5Y26.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram1_if/bistClk_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0528<0>/SR
  Logical resource: system/sram1_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X26Y46.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1674 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.421ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_31 (SLICE_X33Y102.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.060ns (Levels of Logic = 9)
  Clock Path Skew:      -0.156ns (2.933 - 3.089)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y117.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X42Y65.B6      net (fanout=68)       3.946   system/ipb_arb/src<1>
    SLICE_X42Y65.B       Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<17>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y93.B2      net (fanout=264)      2.933   system/flash_w_addr<1>
    SLICE_X32Y93.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y93.A4      net (fanout=1)        0.408   system/ipb_fabric/N01
    SLICE_X33Y93.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y99.B1      net (fanout=39)       1.072   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y99.B       Tilo                  0.068   system/ipb_fabric/N36
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X33Y95.B4      net (fanout=1)        0.718   system/ipb_fabric/N36
    SLICE_X33Y95.B       Tilo                  0.068   usr/ipb_vfat2_wrapper_inst/tx_data<25>
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y77.C2      net (fanout=33)       1.894   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y77.CMUX    Tilo                  0.198   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y77.D1      net (fanout=4)        0.605   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y77.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X12Y97.B3      net (fanout=7)        1.948   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X12Y97.BMUX    Tilo                  0.198   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X16Y96.A1      net (fanout=8)        0.761   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X16Y96.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X33Y102.SR     net (fanout=15)       2.009   system/sram2_if/sramInterface/_n0147
    SLICE_X33Y102.CLK    Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<32>
                                                       system/sram2_if/sramInterface/DATA_O_31
    -------------------------------------------------  ---------------------------
    Total                                     18.060ns (1.766ns logic, 16.294ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.818ns (Levels of Logic = 9)
  Clock Path Skew:      -0.156ns (2.933 - 3.089)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y117.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X42Y65.B2      net (fanout=69)       3.704   system/ipb_arb/src<0>
    SLICE_X42Y65.B       Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<17>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y93.B2      net (fanout=264)      2.933   system/flash_w_addr<1>
    SLICE_X32Y93.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y93.A4      net (fanout=1)        0.408   system/ipb_fabric/N01
    SLICE_X33Y93.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y99.B1      net (fanout=39)       1.072   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y99.B       Tilo                  0.068   system/ipb_fabric/N36
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X33Y95.B4      net (fanout=1)        0.718   system/ipb_fabric/N36
    SLICE_X33Y95.B       Tilo                  0.068   usr/ipb_vfat2_wrapper_inst/tx_data<25>
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y77.C2      net (fanout=33)       1.894   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y77.CMUX    Tilo                  0.198   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y77.D1      net (fanout=4)        0.605   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y77.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X12Y97.B3      net (fanout=7)        1.948   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X12Y97.BMUX    Tilo                  0.198   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X16Y96.A1      net (fanout=8)        0.761   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X16Y96.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X33Y102.SR     net (fanout=15)       2.009   system/sram2_if/sramInterface/_n0147
    SLICE_X33Y102.CLK    Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<32>
                                                       system/sram2_if/sramInterface/DATA_O_31
    -------------------------------------------------  ---------------------------
    Total                                     17.818ns (1.766ns logic, 16.052ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.733ns (Levels of Logic = 9)
  Clock Path Skew:      -0.156ns (2.933 - 3.089)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y117.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X43Y67.A6      net (fanout=68)       3.928   system/ipb_arb/src<1>
    SLICE_X43Y67.A       Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<20>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X32Y93.B6      net (fanout=88)       2.624   system/flash_w_addr<2>
    SLICE_X32Y93.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y93.A4      net (fanout=1)        0.408   system/ipb_fabric/N01
    SLICE_X33Y93.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y99.B1      net (fanout=39)       1.072   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y99.B       Tilo                  0.068   system/ipb_fabric/N36
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X33Y95.B4      net (fanout=1)        0.718   system/ipb_fabric/N36
    SLICE_X33Y95.B       Tilo                  0.068   usr/ipb_vfat2_wrapper_inst/tx_data<25>
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y77.C2      net (fanout=33)       1.894   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y77.CMUX    Tilo                  0.198   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y77.D1      net (fanout=4)        0.605   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y77.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X12Y97.B3      net (fanout=7)        1.948   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X12Y97.BMUX    Tilo                  0.198   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X16Y96.A1      net (fanout=8)        0.761   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X16Y96.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X33Y102.SR     net (fanout=15)       2.009   system/sram2_if/sramInterface/_n0147
    SLICE_X33Y102.CLK    Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<32>
                                                       system/sram2_if/sramInterface/DATA_O_31
    -------------------------------------------------  ---------------------------
    Total                                     17.733ns (1.766ns logic, 15.967ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_32 (SLICE_X33Y102.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_32 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.060ns (Levels of Logic = 9)
  Clock Path Skew:      -0.156ns (2.933 - 3.089)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y117.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X42Y65.B6      net (fanout=68)       3.946   system/ipb_arb/src<1>
    SLICE_X42Y65.B       Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<17>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y93.B2      net (fanout=264)      2.933   system/flash_w_addr<1>
    SLICE_X32Y93.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y93.A4      net (fanout=1)        0.408   system/ipb_fabric/N01
    SLICE_X33Y93.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y99.B1      net (fanout=39)       1.072   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y99.B       Tilo                  0.068   system/ipb_fabric/N36
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X33Y95.B4      net (fanout=1)        0.718   system/ipb_fabric/N36
    SLICE_X33Y95.B       Tilo                  0.068   usr/ipb_vfat2_wrapper_inst/tx_data<25>
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y77.C2      net (fanout=33)       1.894   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y77.CMUX    Tilo                  0.198   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y77.D1      net (fanout=4)        0.605   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y77.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X12Y97.B3      net (fanout=7)        1.948   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X12Y97.BMUX    Tilo                  0.198   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X16Y96.A1      net (fanout=8)        0.761   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X16Y96.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X33Y102.SR     net (fanout=15)       2.009   system/sram2_if/sramInterface/_n0147
    SLICE_X33Y102.CLK    Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<32>
                                                       system/sram2_if/sramInterface/DATA_O_32
    -------------------------------------------------  ---------------------------
    Total                                     18.060ns (1.766ns logic, 16.294ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_32 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.818ns (Levels of Logic = 9)
  Clock Path Skew:      -0.156ns (2.933 - 3.089)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y117.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X42Y65.B2      net (fanout=69)       3.704   system/ipb_arb/src<0>
    SLICE_X42Y65.B       Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<17>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y93.B2      net (fanout=264)      2.933   system/flash_w_addr<1>
    SLICE_X32Y93.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y93.A4      net (fanout=1)        0.408   system/ipb_fabric/N01
    SLICE_X33Y93.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y99.B1      net (fanout=39)       1.072   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y99.B       Tilo                  0.068   system/ipb_fabric/N36
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X33Y95.B4      net (fanout=1)        0.718   system/ipb_fabric/N36
    SLICE_X33Y95.B       Tilo                  0.068   usr/ipb_vfat2_wrapper_inst/tx_data<25>
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y77.C2      net (fanout=33)       1.894   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y77.CMUX    Tilo                  0.198   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y77.D1      net (fanout=4)        0.605   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y77.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X12Y97.B3      net (fanout=7)        1.948   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X12Y97.BMUX    Tilo                  0.198   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X16Y96.A1      net (fanout=8)        0.761   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X16Y96.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X33Y102.SR     net (fanout=15)       2.009   system/sram2_if/sramInterface/_n0147
    SLICE_X33Y102.CLK    Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<32>
                                                       system/sram2_if/sramInterface/DATA_O_32
    -------------------------------------------------  ---------------------------
    Total                                     17.818ns (1.766ns logic, 16.052ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_32 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.733ns (Levels of Logic = 9)
  Clock Path Skew:      -0.156ns (2.933 - 3.089)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y117.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X43Y67.A6      net (fanout=68)       3.928   system/ipb_arb/src<1>
    SLICE_X43Y67.A       Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<20>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X32Y93.B6      net (fanout=88)       2.624   system/flash_w_addr<2>
    SLICE_X32Y93.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y93.A4      net (fanout=1)        0.408   system/ipb_fabric/N01
    SLICE_X33Y93.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y99.B1      net (fanout=39)       1.072   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y99.B       Tilo                  0.068   system/ipb_fabric/N36
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X33Y95.B4      net (fanout=1)        0.718   system/ipb_fabric/N36
    SLICE_X33Y95.B       Tilo                  0.068   usr/ipb_vfat2_wrapper_inst/tx_data<25>
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y77.C2      net (fanout=33)       1.894   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y77.CMUX    Tilo                  0.198   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y77.D1      net (fanout=4)        0.605   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y77.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X12Y97.B3      net (fanout=7)        1.948   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X12Y97.BMUX    Tilo                  0.198   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X16Y96.A1      net (fanout=8)        0.761   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X16Y96.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X33Y102.SR     net (fanout=15)       2.009   system/sram2_if/sramInterface/_n0147
    SLICE_X33Y102.CLK    Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<32>
                                                       system/sram2_if/sramInterface/DATA_O_32
    -------------------------------------------------  ---------------------------
    Total                                     17.733ns (1.766ns logic, 15.967ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_33 (SLICE_X33Y101.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_33 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.942ns (Levels of Logic = 9)
  Clock Path Skew:      -0.157ns (2.932 - 3.089)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y117.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X42Y65.B6      net (fanout=68)       3.946   system/ipb_arb/src<1>
    SLICE_X42Y65.B       Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<17>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y93.B2      net (fanout=264)      2.933   system/flash_w_addr<1>
    SLICE_X32Y93.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y93.A4      net (fanout=1)        0.408   system/ipb_fabric/N01
    SLICE_X33Y93.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y99.B1      net (fanout=39)       1.072   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y99.B       Tilo                  0.068   system/ipb_fabric/N36
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X33Y95.B4      net (fanout=1)        0.718   system/ipb_fabric/N36
    SLICE_X33Y95.B       Tilo                  0.068   usr/ipb_vfat2_wrapper_inst/tx_data<25>
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y77.C2      net (fanout=33)       1.894   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y77.CMUX    Tilo                  0.198   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y77.D1      net (fanout=4)        0.605   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y77.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X12Y97.B3      net (fanout=7)        1.948   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X12Y97.BMUX    Tilo                  0.198   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X16Y96.A1      net (fanout=8)        0.761   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X16Y96.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X33Y101.SR     net (fanout=15)       1.891   system/sram2_if/sramInterface/_n0147
    SLICE_X33Y101.CLK    Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<34>
                                                       system/sram2_if/sramInterface/DATA_O_33
    -------------------------------------------------  ---------------------------
    Total                                     17.942ns (1.766ns logic, 16.176ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_33 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.700ns (Levels of Logic = 9)
  Clock Path Skew:      -0.157ns (2.932 - 3.089)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y117.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X42Y65.B2      net (fanout=69)       3.704   system/ipb_arb/src<0>
    SLICE_X42Y65.B       Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<17>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y93.B2      net (fanout=264)      2.933   system/flash_w_addr<1>
    SLICE_X32Y93.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y93.A4      net (fanout=1)        0.408   system/ipb_fabric/N01
    SLICE_X33Y93.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y99.B1      net (fanout=39)       1.072   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y99.B       Tilo                  0.068   system/ipb_fabric/N36
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X33Y95.B4      net (fanout=1)        0.718   system/ipb_fabric/N36
    SLICE_X33Y95.B       Tilo                  0.068   usr/ipb_vfat2_wrapper_inst/tx_data<25>
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y77.C2      net (fanout=33)       1.894   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y77.CMUX    Tilo                  0.198   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y77.D1      net (fanout=4)        0.605   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y77.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X12Y97.B3      net (fanout=7)        1.948   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X12Y97.BMUX    Tilo                  0.198   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X16Y96.A1      net (fanout=8)        0.761   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X16Y96.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X33Y101.SR     net (fanout=15)       1.891   system/sram2_if/sramInterface/_n0147
    SLICE_X33Y101.CLK    Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<34>
                                                       system/sram2_if/sramInterface/DATA_O_33
    -------------------------------------------------  ---------------------------
    Total                                     17.700ns (1.766ns logic, 15.934ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_33 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.615ns (Levels of Logic = 9)
  Clock Path Skew:      -0.157ns (2.932 - 3.089)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y117.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X43Y67.A6      net (fanout=68)       3.928   system/ipb_arb/src<1>
    SLICE_X43Y67.A       Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<20>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X32Y93.B6      net (fanout=88)       2.624   system/flash_w_addr<2>
    SLICE_X32Y93.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y93.A4      net (fanout=1)        0.408   system/ipb_fabric/N01
    SLICE_X33Y93.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y99.B1      net (fanout=39)       1.072   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y99.B       Tilo                  0.068   system/ipb_fabric/N36
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X33Y95.B4      net (fanout=1)        0.718   system/ipb_fabric/N36
    SLICE_X33Y95.B       Tilo                  0.068   usr/ipb_vfat2_wrapper_inst/tx_data<25>
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y77.C2      net (fanout=33)       1.894   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X32Y77.CMUX    Tilo                  0.198   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y77.D1      net (fanout=4)        0.605   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y77.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X12Y97.B3      net (fanout=7)        1.948   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X12Y97.BMUX    Tilo                  0.198   system/sram2_if/sramInterface/control_process.idleState
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1985_o11
    SLICE_X16Y96.A1      net (fanout=8)        0.761   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1985_o
    SLICE_X16Y96.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X33Y101.SR     net (fanout=15)       1.891   system/sram2_if/sramInterface/_n0147
    SLICE_X33Y101.CLK    Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<34>
                                                       system/sram2_if/sramInterface/DATA_O_33
    -------------------------------------------------  ---------------------------
    Total                                     17.615ns (1.766ns logic, 15.849ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_10 (SLICE_X32Y89.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_16 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.312ns (Levels of Logic = 1)
  Clock Path Skew:      0.101ns (1.412 - 1.311)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_16 to system/sram2_if/sramInterface/ADDR_O_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y88.CQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_16
    SLICE_X32Y89.A6      net (fanout=75)       0.290   system/regs_from_ipbus<8><16>
    SLICE_X32Y89.CLK     Tah         (-Th)     0.076   system/sram_w[2]_addr<12>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O21
                                                       system/sram2_if/sramInterface/ADDR_O_10
    -------------------------------------------------  ---------------------------
    Total                                      0.312ns (0.022ns logic, 0.290ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_0 (SLICE_X29Y92.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_16 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (1.400 - 1.311)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_16 to system/sram2_if/sramInterface/ADDR_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y88.CQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_16
    SLICE_X29Y92.A3      net (fanout=75)       0.261   system/regs_from_ipbus<8><16>
    SLICE_X29Y92.CLK     Tah         (-Th)     0.055   system/sram_w[2]_addr<2>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O11
                                                       system/sram2_if/sramInterface/ADDR_O_0
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (0.043ns logic, 0.261ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_19 (SLICE_X32Y95.D3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_19 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.332ns (Levels of Logic = 2)
  Clock Path Skew:      0.089ns (1.405 - 1.316)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_19 to system/sram2_if/sramInterface/ADDR_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y98.DQ      Tcko                  0.098   system/ipb_from_masters[0]_ipb_addr<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_19
    SLICE_X32Y95.C6      net (fanout=2)        0.148   system/ipb_from_masters[0]_ipb_addr<19>
    SLICE_X32Y95.C       Tilo                  0.034   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X32Y95.D3      net (fanout=5)        0.129   system/flash_w_addr<19>
    SLICE_X32Y95.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<19>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O111
                                                       system/sram2_if/sramInterface/ADDR_O_19
    -------------------------------------------------  ---------------------------
    Total                                      0.332ns (0.055ns logic, 0.277ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_19 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.760ns (Levels of Logic = 2)
  Clock Path Skew:      0.087ns (1.405 - 1.318)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_19 to system/sram2_if/sramInterface/ADDR_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y115.DQ     Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<19>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_19
    SLICE_X32Y95.C3      net (fanout=2)        0.576   system/ipb_from_masters[2]_ipb_addr<19>
    SLICE_X32Y95.C       Tilo                  0.034   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X32Y95.D3      net (fanout=5)        0.129   system/flash_w_addr<19>
    SLICE_X32Y95.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<19>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O111
                                                       system/sram2_if/sramInterface/ADDR_O_19
    -------------------------------------------------  ---------------------------
    Total                                      0.760ns (0.055ns logic, 0.705ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.734ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.042ns (Levels of Logic = 2)
  Clock Path Skew:      0.103ns (1.405 - 1.302)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y117.AQ     Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X32Y95.C5      net (fanout=69)       0.841   system/ipb_arb/src<0>
    SLICE_X32Y95.C       Tilo                  0.034   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X32Y95.D3      net (fanout=5)        0.129   system/flash_w_addr<19>
    SLICE_X32Y95.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<19>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O111
                                                       system/sram2_if/sramInterface/ADDR_O_19
    -------------------------------------------------  ---------------------------
    Total                                      1.042ns (0.072ns logic, 0.970ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram2_if/bistClk_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0527<0>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X5Y77.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3273931 paths analyzed, 12152 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.506ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB36_X3Y25.WEAU2), 6990 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      24.500ns (Levels of Logic = 11)
  Clock Path Skew:      0.079ns (1.520 - 1.441)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X22Y117.CQ        Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X42Y65.B6         net (fanout=68)       3.946   system/ipb_arb/src<1>
    SLICE_X42Y65.B          Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<17>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y93.B2         net (fanout=264)      2.933   system/flash_w_addr<1>
    SLICE_X32Y93.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y93.A4         net (fanout=1)        0.408   system/ipb_fabric/N01
    SLICE_X33Y93.A          Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.B3         net (fanout=39)       0.365   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.B          Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X48Y48.A3         net (fanout=2)        2.642   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X48Y48.AMUX       Tilo                  0.208   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X48Y48.B4         net (fanout=2)        0.413   user_ipb_mosi[1]_ipb_strobe
    SLICE_X48Y48.B          Tilo                  0.068   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          usr/ipb_optohybrid_wrapper_inst/ipb_optohybrid_inst/ipb_miso_o_ipb_err1
    SLICE_X30Y111.B1        net (fanout=1)        3.986   user_ipb_miso[1]_ipb_err
    SLICE_X30Y111.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/ipb_usr_fabric/ored_err<0>1
    SLICE_X30Y111.C2        net (fanout=15)       0.616   system/ipb_from_fabric_ipb_err
    SLICE_X30Y111.CMUX      Tilo                  0.198   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/rx_next11
    SLICE_X23Y127.A2        net (fanout=2)        1.498   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X23Y127.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X23Y127.B3        net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X23Y127.BMUX      Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X56Y157.D4        net (fanout=7)        2.660   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X56Y157.DMUX      Tilo                  0.218   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y25.WEAU2      net (fanout=64)       2.516   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        24.500ns (2.182ns logic, 22.318ns route)
                                                          (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      24.395ns (Levels of Logic = 12)
  Clock Path Skew:      0.079ns (1.520 - 1.441)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X22Y117.CQ        Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X42Y65.B6         net (fanout=68)       3.946   system/ipb_arb/src<1>
    SLICE_X42Y65.B          Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<17>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y93.B2         net (fanout=264)      2.933   system/flash_w_addr<1>
    SLICE_X32Y93.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y93.A4         net (fanout=1)        0.408   system/ipb_fabric/N01
    SLICE_X33Y93.A          Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.B3         net (fanout=39)       0.365   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.B          Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X48Y48.A3         net (fanout=2)        2.642   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X48Y48.AMUX       Tilo                  0.208   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X48Y48.B4         net (fanout=2)        0.413   user_ipb_mosi[1]_ipb_strobe
    SLICE_X48Y48.BMUX       Tilo                  0.191   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          usr/ipb_optohybrid_wrapper_inst/ipb_optohybrid_inst/ipb_miso_o_ipb_ack1
    SLICE_X37Y56.B2         net (fanout=1)        1.076   user_ipb_miso[1]_ipb_ack
    SLICE_X37Y56.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X37Y56.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X37Y56.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X30Y111.C1        net (fanout=11)       3.120   system/ipb_from_fabric_ipb_ack
    SLICE_X30Y111.CMUX      Tilo                  0.198   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/rx_next11
    SLICE_X23Y127.A2        net (fanout=2)        1.498   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X23Y127.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X23Y127.B3        net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X23Y127.BMUX      Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X56Y157.D4        net (fanout=7)        2.660   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X56Y157.DMUX      Tilo                  0.218   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y25.WEAU2      net (fanout=64)       2.516   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        24.395ns (2.373ns logic, 22.022ns route)
                                                          (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      24.348ns (Levels of Logic = 12)
  Clock Path Skew:      0.079ns (1.520 - 1.441)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X22Y117.CQ        Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X42Y65.B6         net (fanout=68)       3.946   system/ipb_arb/src<1>
    SLICE_X42Y65.B          Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<17>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X35Y84.C3         net (fanout=264)      2.243   system/flash_w_addr<1>
    SLICE_X35Y84.C          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n021521
                                                          system/ipb_usr_fabric/Mmux_n021521_SW0
    SLICE_X35Y84.D3         net (fanout=1)        0.333   system/ipb_usr_fabric/N0
    SLICE_X35Y84.D          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n021521
                                                          system/ipb_usr_fabric/Mmux_n021521
    SLICE_X34Y84.A4         net (fanout=2)        0.299   system/ipb_usr_fabric/Mmux_n021521
    SLICE_X34Y84.A          Tilo                  0.068   system/ipb_usr_fabric/n0215<0>
                                                          system/ipb_usr_fabric/Mmux_n021511
    SLICE_X34Y84.B4         net (fanout=1)        0.410   system/ipb_usr_fabric/Mmux_n02151
    SLICE_X34Y84.B          Tilo                  0.068   system/ipb_usr_fabric/n0215<0>
                                                          system/ipb_usr_fabric/Mmux_n021513
    SLICE_X48Y48.A2         net (fanout=21)       2.831   system/ipb_usr_fabric/n0215<0>
    SLICE_X48Y48.AMUX       Tilo                  0.220   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X48Y48.B4         net (fanout=2)        0.413   user_ipb_mosi[1]_ipb_strobe
    SLICE_X48Y48.B          Tilo                  0.068   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          usr/ipb_optohybrid_wrapper_inst/ipb_optohybrid_inst/ipb_miso_o_ipb_err1
    SLICE_X30Y111.B1        net (fanout=1)        3.986   user_ipb_miso[1]_ipb_err
    SLICE_X30Y111.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/ipb_usr_fabric/ored_err<0>1
    SLICE_X30Y111.C2        net (fanout=15)       0.616   system/ipb_from_fabric_ipb_err
    SLICE_X30Y111.CMUX      Tilo                  0.198   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/rx_next11
    SLICE_X23Y127.A2        net (fanout=2)        1.498   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X23Y127.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X23Y127.B3        net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X23Y127.BMUX      Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X56Y157.D4        net (fanout=7)        2.660   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X56Y157.DMUX      Tilo                  0.218   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y25.WEAU2      net (fanout=64)       2.516   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        24.348ns (2.262ns logic, 22.086ns route)
                                                          (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB36_X3Y25.WEAU3), 6990 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      24.500ns (Levels of Logic = 11)
  Clock Path Skew:      0.079ns (1.520 - 1.441)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X22Y117.CQ        Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X42Y65.B6         net (fanout=68)       3.946   system/ipb_arb/src<1>
    SLICE_X42Y65.B          Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<17>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y93.B2         net (fanout=264)      2.933   system/flash_w_addr<1>
    SLICE_X32Y93.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y93.A4         net (fanout=1)        0.408   system/ipb_fabric/N01
    SLICE_X33Y93.A          Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.B3         net (fanout=39)       0.365   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.B          Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X48Y48.A3         net (fanout=2)        2.642   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X48Y48.AMUX       Tilo                  0.208   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X48Y48.B4         net (fanout=2)        0.413   user_ipb_mosi[1]_ipb_strobe
    SLICE_X48Y48.B          Tilo                  0.068   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          usr/ipb_optohybrid_wrapper_inst/ipb_optohybrid_inst/ipb_miso_o_ipb_err1
    SLICE_X30Y111.B1        net (fanout=1)        3.986   user_ipb_miso[1]_ipb_err
    SLICE_X30Y111.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/ipb_usr_fabric/ored_err<0>1
    SLICE_X30Y111.C2        net (fanout=15)       0.616   system/ipb_from_fabric_ipb_err
    SLICE_X30Y111.CMUX      Tilo                  0.198   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/rx_next11
    SLICE_X23Y127.A2        net (fanout=2)        1.498   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X23Y127.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X23Y127.B3        net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X23Y127.BMUX      Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X56Y157.D4        net (fanout=7)        2.660   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X56Y157.DMUX      Tilo                  0.218   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y25.WEAU3      net (fanout=64)       2.516   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        24.500ns (2.182ns logic, 22.318ns route)
                                                          (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      24.395ns (Levels of Logic = 12)
  Clock Path Skew:      0.079ns (1.520 - 1.441)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X22Y117.CQ        Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X42Y65.B6         net (fanout=68)       3.946   system/ipb_arb/src<1>
    SLICE_X42Y65.B          Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<17>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y93.B2         net (fanout=264)      2.933   system/flash_w_addr<1>
    SLICE_X32Y93.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y93.A4         net (fanout=1)        0.408   system/ipb_fabric/N01
    SLICE_X33Y93.A          Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.B3         net (fanout=39)       0.365   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.B          Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X48Y48.A3         net (fanout=2)        2.642   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X48Y48.AMUX       Tilo                  0.208   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X48Y48.B4         net (fanout=2)        0.413   user_ipb_mosi[1]_ipb_strobe
    SLICE_X48Y48.BMUX       Tilo                  0.191   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          usr/ipb_optohybrid_wrapper_inst/ipb_optohybrid_inst/ipb_miso_o_ipb_ack1
    SLICE_X37Y56.B2         net (fanout=1)        1.076   user_ipb_miso[1]_ipb_ack
    SLICE_X37Y56.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X37Y56.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X37Y56.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X30Y111.C1        net (fanout=11)       3.120   system/ipb_from_fabric_ipb_ack
    SLICE_X30Y111.CMUX      Tilo                  0.198   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/rx_next11
    SLICE_X23Y127.A2        net (fanout=2)        1.498   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X23Y127.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X23Y127.B3        net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X23Y127.BMUX      Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X56Y157.D4        net (fanout=7)        2.660   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X56Y157.DMUX      Tilo                  0.218   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y25.WEAU3      net (fanout=64)       2.516   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        24.395ns (2.373ns logic, 22.022ns route)
                                                          (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      24.348ns (Levels of Logic = 12)
  Clock Path Skew:      0.079ns (1.520 - 1.441)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X22Y117.CQ        Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X42Y65.B6         net (fanout=68)       3.946   system/ipb_arb/src<1>
    SLICE_X42Y65.B          Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<17>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X35Y84.C3         net (fanout=264)      2.243   system/flash_w_addr<1>
    SLICE_X35Y84.C          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n021521
                                                          system/ipb_usr_fabric/Mmux_n021521_SW0
    SLICE_X35Y84.D3         net (fanout=1)        0.333   system/ipb_usr_fabric/N0
    SLICE_X35Y84.D          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n021521
                                                          system/ipb_usr_fabric/Mmux_n021521
    SLICE_X34Y84.A4         net (fanout=2)        0.299   system/ipb_usr_fabric/Mmux_n021521
    SLICE_X34Y84.A          Tilo                  0.068   system/ipb_usr_fabric/n0215<0>
                                                          system/ipb_usr_fabric/Mmux_n021511
    SLICE_X34Y84.B4         net (fanout=1)        0.410   system/ipb_usr_fabric/Mmux_n02151
    SLICE_X34Y84.B          Tilo                  0.068   system/ipb_usr_fabric/n0215<0>
                                                          system/ipb_usr_fabric/Mmux_n021513
    SLICE_X48Y48.A2         net (fanout=21)       2.831   system/ipb_usr_fabric/n0215<0>
    SLICE_X48Y48.AMUX       Tilo                  0.220   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X48Y48.B4         net (fanout=2)        0.413   user_ipb_mosi[1]_ipb_strobe
    SLICE_X48Y48.B          Tilo                  0.068   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          usr/ipb_optohybrid_wrapper_inst/ipb_optohybrid_inst/ipb_miso_o_ipb_err1
    SLICE_X30Y111.B1        net (fanout=1)        3.986   user_ipb_miso[1]_ipb_err
    SLICE_X30Y111.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/ipb_usr_fabric/ored_err<0>1
    SLICE_X30Y111.C2        net (fanout=15)       0.616   system/ipb_from_fabric_ipb_err
    SLICE_X30Y111.CMUX      Tilo                  0.198   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/rx_next11
    SLICE_X23Y127.A2        net (fanout=2)        1.498   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X23Y127.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X23Y127.B3        net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X23Y127.BMUX      Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X56Y157.D4        net (fanout=7)        2.660   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X56Y157.DMUX      Tilo                  0.218   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y25.WEAU3      net (fanout=64)       2.516   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        24.348ns (2.262ns logic, 22.086ns route)
                                                          (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB36_X3Y25.WEAL2), 6990 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      24.496ns (Levels of Logic = 11)
  Clock Path Skew:      0.079ns (1.520 - 1.441)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X22Y117.CQ        Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X42Y65.B6         net (fanout=68)       3.946   system/ipb_arb/src<1>
    SLICE_X42Y65.B          Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<17>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y93.B2         net (fanout=264)      2.933   system/flash_w_addr<1>
    SLICE_X32Y93.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y93.A4         net (fanout=1)        0.408   system/ipb_fabric/N01
    SLICE_X33Y93.A          Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.B3         net (fanout=39)       0.365   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.B          Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X48Y48.A3         net (fanout=2)        2.642   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X48Y48.AMUX       Tilo                  0.208   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X48Y48.B4         net (fanout=2)        0.413   user_ipb_mosi[1]_ipb_strobe
    SLICE_X48Y48.B          Tilo                  0.068   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          usr/ipb_optohybrid_wrapper_inst/ipb_optohybrid_inst/ipb_miso_o_ipb_err1
    SLICE_X30Y111.B1        net (fanout=1)        3.986   user_ipb_miso[1]_ipb_err
    SLICE_X30Y111.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/ipb_usr_fabric/ored_err<0>1
    SLICE_X30Y111.C2        net (fanout=15)       0.616   system/ipb_from_fabric_ipb_err
    SLICE_X30Y111.CMUX      Tilo                  0.198   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/rx_next11
    SLICE_X23Y127.A2        net (fanout=2)        1.498   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X23Y127.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X23Y127.B3        net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X23Y127.BMUX      Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X56Y157.D4        net (fanout=7)        2.660   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X56Y157.DMUX      Tilo                  0.218   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y25.WEAL2      net (fanout=64)       2.512   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y25.CLKARDCLKL Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        24.496ns (2.182ns logic, 22.314ns route)
                                                          (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      24.391ns (Levels of Logic = 12)
  Clock Path Skew:      0.079ns (1.520 - 1.441)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X22Y117.CQ        Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X42Y65.B6         net (fanout=68)       3.946   system/ipb_arb/src<1>
    SLICE_X42Y65.B          Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<17>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y93.B2         net (fanout=264)      2.933   system/flash_w_addr<1>
    SLICE_X32Y93.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y93.A4         net (fanout=1)        0.408   system/ipb_fabric/N01
    SLICE_X33Y93.A          Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.B3         net (fanout=39)       0.365   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y93.B          Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X48Y48.A3         net (fanout=2)        2.642   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X48Y48.AMUX       Tilo                  0.208   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X48Y48.B4         net (fanout=2)        0.413   user_ipb_mosi[1]_ipb_strobe
    SLICE_X48Y48.BMUX       Tilo                  0.191   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          usr/ipb_optohybrid_wrapper_inst/ipb_optohybrid_inst/ipb_miso_o_ipb_ack1
    SLICE_X37Y56.B2         net (fanout=1)        1.076   user_ipb_miso[1]_ipb_ack
    SLICE_X37Y56.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X37Y56.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X37Y56.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X30Y111.C1        net (fanout=11)       3.120   system/ipb_from_fabric_ipb_ack
    SLICE_X30Y111.CMUX      Tilo                  0.198   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/rx_next11
    SLICE_X23Y127.A2        net (fanout=2)        1.498   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X23Y127.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X23Y127.B3        net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X23Y127.BMUX      Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X56Y157.D4        net (fanout=7)        2.660   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X56Y157.DMUX      Tilo                  0.218   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y25.WEAL2      net (fanout=64)       2.512   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y25.CLKARDCLKL Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        24.391ns (2.373ns logic, 22.018ns route)
                                                          (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      24.344ns (Levels of Logic = 12)
  Clock Path Skew:      0.079ns (1.520 - 1.441)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X22Y117.CQ        Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X42Y65.B6         net (fanout=68)       3.946   system/ipb_arb/src<1>
    SLICE_X42Y65.B          Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<17>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X35Y84.C3         net (fanout=264)      2.243   system/flash_w_addr<1>
    SLICE_X35Y84.C          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n021521
                                                          system/ipb_usr_fabric/Mmux_n021521_SW0
    SLICE_X35Y84.D3         net (fanout=1)        0.333   system/ipb_usr_fabric/N0
    SLICE_X35Y84.D          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n021521
                                                          system/ipb_usr_fabric/Mmux_n021521
    SLICE_X34Y84.A4         net (fanout=2)        0.299   system/ipb_usr_fabric/Mmux_n021521
    SLICE_X34Y84.A          Tilo                  0.068   system/ipb_usr_fabric/n0215<0>
                                                          system/ipb_usr_fabric/Mmux_n021511
    SLICE_X34Y84.B4         net (fanout=1)        0.410   system/ipb_usr_fabric/Mmux_n02151
    SLICE_X34Y84.B          Tilo                  0.068   system/ipb_usr_fabric/n0215<0>
                                                          system/ipb_usr_fabric/Mmux_n021513
    SLICE_X48Y48.A2         net (fanout=21)       2.831   system/ipb_usr_fabric/n0215<0>
    SLICE_X48Y48.AMUX       Tilo                  0.220   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X48Y48.B4         net (fanout=2)        0.413   user_ipb_mosi[1]_ipb_strobe
    SLICE_X48Y48.B          Tilo                  0.068   usr/ipb_tracking_wrapper_inst/ipb_tracking_inst/last_ipb_strobe
                                                          usr/ipb_optohybrid_wrapper_inst/ipb_optohybrid_inst/ipb_miso_o_ipb_err1
    SLICE_X30Y111.B1        net (fanout=1)        3.986   user_ipb_miso[1]_ipb_err
    SLICE_X30Y111.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/ipb_usr_fabric/ored_err<0>1
    SLICE_X30Y111.C2        net (fanout=15)       0.616   system/ipb_from_fabric_ipb_err
    SLICE_X30Y111.CMUX      Tilo                  0.198   system/phy_en.phy_ipb_ctrl/trans/sm/ack
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/rx_next11
    SLICE_X23Y127.A2        net (fanout=2)        1.498   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X23Y127.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X23Y127.B3        net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X23Y127.BMUX      Tilo                  0.186   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X56Y157.D4        net (fanout=7)        2.660   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X56Y157.DMUX      Tilo                  0.218   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y25.WEAL2      net (fanout=64)       2.512   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y25.CLKARDCLKL Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        24.344ns (2.262ns logic, 22.082ns route)
                                                          (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/hb/heartbeat_process.step_pwm_dc_3 (SLICE_X8Y6.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/hb/heartbeat_process.step_pwm_dir (FF)
  Destination:          system/hb/heartbeat_process.step_pwm_dc_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/hb/heartbeat_process.step_pwm_dir to system/hb/heartbeat_process.step_pwm_dc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y6.BQ        Tcko                  0.098   system/hb/heartbeat_process.step_pwm_dir
                                                       system/hb/heartbeat_process.step_pwm_dir
    SLICE_X8Y6.D6        net (fanout=5)        0.055   system/hb/heartbeat_process.step_pwm_dir
    SLICE_X8Y6.CLK       Tah         (-Th)     0.077   system/hb/heartbeat_process.step_pwm_dc<3>
                                                       system/hb/heartbeat_process.step_pwm_dc[4]_GND_53_o_mux_14_OUT<3>1
                                                       system/hb/heartbeat_process.step_pwm_dc_3
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (0.021ns logic, 0.055ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_2 (SLICE_X36Y157.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/busy_up_buf_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/busy_up_buf_1 to system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y157.BQ     Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/busy_up_buf<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/busy_up_buf_1
    SLICE_X36Y157.D6     net (fanout=6)        0.055   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/busy_up_buf<1>
    SLICE_X36Y157.CLK    Tah         (-Th)     0.077   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/Mmux_busy_ipb_clk.busy_buf[3]_GND_211_o_mux_18_OUT21
                                                       system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_2
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (0.021ns logic, 0.055ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_2 (SLICE_X74Y107.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_up_buf_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.060 - 0.049)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_up_buf_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y107.BQ     Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_up_buf<2>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_up_buf_1
    SLICE_X74Y107.D6     net (fanout=6)        0.055   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_up_buf<1>
    SLICE_X74Y107.CLK    Tah         (-Th)     0.077   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf<2>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/Mmux_busy_ipb_clk.busy_buf[3]_GND_211_o_mux_18_OUT21
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_2
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (0.021ns logic, 0.055ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X5Y27.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y14.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X5Y26.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1633 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.121ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_31 (SLICE_X28Y89.D1), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.755ns (Levels of Logic = 9)
  Clock Path Skew:      -0.161ns (2.928 - 3.089)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y117.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X42Y65.B6      net (fanout=68)       3.946   system/ipb_arb/src<1>
    SLICE_X42Y65.B       Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<17>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y93.B2      net (fanout=264)      2.933   system/flash_w_addr<1>
    SLICE_X32Y93.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y93.A4      net (fanout=1)        0.408   system/ipb_fabric/N01
    SLICE_X33Y93.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y97.A2      net (fanout=39)       0.938   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y97.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y56.A4      net (fanout=33)       2.946   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y56.AMUX    Tilo                  0.190   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X32Y56.B3      net (fanout=4)        0.460   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X32Y56.B       Tilo                  0.068   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y45.A1      net (fanout=7)        1.596   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y45.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1984_o11
    SLICE_X38Y53.C2      net (fanout=3)        0.904   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1984_o
    SLICE_X38Y53.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<32>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X28Y89.D1      net (fanout=70)       3.549   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X28Y89.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT251
                                                       system/sram1_if/sramInterface/data_i_r_31
    -------------------------------------------------  ---------------------------
    Total                                     18.755ns (1.075ns logic, 17.680ns route)
                                                       (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.513ns (Levels of Logic = 9)
  Clock Path Skew:      -0.161ns (2.928 - 3.089)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y117.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X42Y65.B2      net (fanout=69)       3.704   system/ipb_arb/src<0>
    SLICE_X42Y65.B       Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<17>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y93.B2      net (fanout=264)      2.933   system/flash_w_addr<1>
    SLICE_X32Y93.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y93.A4      net (fanout=1)        0.408   system/ipb_fabric/N01
    SLICE_X33Y93.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y97.A2      net (fanout=39)       0.938   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y97.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y56.A4      net (fanout=33)       2.946   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y56.AMUX    Tilo                  0.190   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X32Y56.B3      net (fanout=4)        0.460   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X32Y56.B       Tilo                  0.068   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y45.A1      net (fanout=7)        1.596   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y45.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1984_o11
    SLICE_X38Y53.C2      net (fanout=3)        0.904   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1984_o
    SLICE_X38Y53.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<32>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X28Y89.D1      net (fanout=70)       3.549   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X28Y89.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT251
                                                       system/sram1_if/sramInterface/data_i_r_31
    -------------------------------------------------  ---------------------------
    Total                                     18.513ns (1.075ns logic, 17.438ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.428ns (Levels of Logic = 9)
  Clock Path Skew:      -0.161ns (2.928 - 3.089)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y117.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X43Y67.A6      net (fanout=68)       3.928   system/ipb_arb/src<1>
    SLICE_X43Y67.A       Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<20>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X32Y93.B6      net (fanout=88)       2.624   system/flash_w_addr<2>
    SLICE_X32Y93.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y93.A4      net (fanout=1)        0.408   system/ipb_fabric/N01
    SLICE_X33Y93.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y97.A2      net (fanout=39)       0.938   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y97.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y56.A4      net (fanout=33)       2.946   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y56.AMUX    Tilo                  0.190   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X32Y56.B3      net (fanout=4)        0.460   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X32Y56.B       Tilo                  0.068   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y45.A1      net (fanout=7)        1.596   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y45.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1984_o11
    SLICE_X38Y53.C2      net (fanout=3)        0.904   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1984_o
    SLICE_X38Y53.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<32>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X28Y89.D1      net (fanout=70)       3.549   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X28Y89.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT251
                                                       system/sram1_if/sramInterface/data_i_r_31
    -------------------------------------------------  ---------------------------
    Total                                     18.428ns (1.075ns logic, 17.353ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_27 (SLICE_X29Y88.D1), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.752ns (Levels of Logic = 9)
  Clock Path Skew:      -0.160ns (2.929 - 3.089)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y117.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X42Y65.B6      net (fanout=68)       3.946   system/ipb_arb/src<1>
    SLICE_X42Y65.B       Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<17>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y93.B2      net (fanout=264)      2.933   system/flash_w_addr<1>
    SLICE_X32Y93.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y93.A4      net (fanout=1)        0.408   system/ipb_fabric/N01
    SLICE_X33Y93.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y97.A2      net (fanout=39)       0.938   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y97.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y56.A4      net (fanout=33)       2.946   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y56.AMUX    Tilo                  0.190   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X32Y56.B3      net (fanout=4)        0.460   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X32Y56.B       Tilo                  0.068   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y45.A1      net (fanout=7)        1.596   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y45.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1984_o11
    SLICE_X38Y53.C2      net (fanout=3)        0.904   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1984_o
    SLICE_X38Y53.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<32>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X29Y88.D1      net (fanout=70)       3.504   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X29Y88.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT201
                                                       system/sram1_if/sramInterface/data_i_r_27
    -------------------------------------------------  ---------------------------
    Total                                     18.752ns (1.117ns logic, 17.635ns route)
                                                       (6.0% logic, 94.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.510ns (Levels of Logic = 9)
  Clock Path Skew:      -0.160ns (2.929 - 3.089)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y117.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X42Y65.B2      net (fanout=69)       3.704   system/ipb_arb/src<0>
    SLICE_X42Y65.B       Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<17>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y93.B2      net (fanout=264)      2.933   system/flash_w_addr<1>
    SLICE_X32Y93.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y93.A4      net (fanout=1)        0.408   system/ipb_fabric/N01
    SLICE_X33Y93.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y97.A2      net (fanout=39)       0.938   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y97.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y56.A4      net (fanout=33)       2.946   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y56.AMUX    Tilo                  0.190   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X32Y56.B3      net (fanout=4)        0.460   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X32Y56.B       Tilo                  0.068   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y45.A1      net (fanout=7)        1.596   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y45.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1984_o11
    SLICE_X38Y53.C2      net (fanout=3)        0.904   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1984_o
    SLICE_X38Y53.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<32>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X29Y88.D1      net (fanout=70)       3.504   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X29Y88.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT201
                                                       system/sram1_if/sramInterface/data_i_r_27
    -------------------------------------------------  ---------------------------
    Total                                     18.510ns (1.117ns logic, 17.393ns route)
                                                       (6.0% logic, 94.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.425ns (Levels of Logic = 9)
  Clock Path Skew:      -0.160ns (2.929 - 3.089)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y117.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X43Y67.A6      net (fanout=68)       3.928   system/ipb_arb/src<1>
    SLICE_X43Y67.A       Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<20>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X32Y93.B6      net (fanout=88)       2.624   system/flash_w_addr<2>
    SLICE_X32Y93.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y93.A4      net (fanout=1)        0.408   system/ipb_fabric/N01
    SLICE_X33Y93.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y97.A2      net (fanout=39)       0.938   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y97.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y56.A4      net (fanout=33)       2.946   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y56.AMUX    Tilo                  0.190   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X32Y56.B3      net (fanout=4)        0.460   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X32Y56.B       Tilo                  0.068   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y45.A1      net (fanout=7)        1.596   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y45.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1984_o11
    SLICE_X38Y53.C2      net (fanout=3)        0.904   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1984_o
    SLICE_X38Y53.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<32>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X29Y88.D1      net (fanout=70)       3.504   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X29Y88.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT201
                                                       system/sram1_if/sramInterface/data_i_r_27
    -------------------------------------------------  ---------------------------
    Total                                     18.425ns (1.117ns logic, 17.308ns route)
                                                       (6.1% logic, 93.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_29 (SLICE_X29Y89.D4), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_29 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.582ns (Levels of Logic = 9)
  Clock Path Skew:      -0.161ns (2.928 - 3.089)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y117.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X42Y65.B6      net (fanout=68)       3.946   system/ipb_arb/src<1>
    SLICE_X42Y65.B       Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<17>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y93.B2      net (fanout=264)      2.933   system/flash_w_addr<1>
    SLICE_X32Y93.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y93.A4      net (fanout=1)        0.408   system/ipb_fabric/N01
    SLICE_X33Y93.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y97.A2      net (fanout=39)       0.938   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y97.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y56.A4      net (fanout=33)       2.946   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y56.AMUX    Tilo                  0.190   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X32Y56.B3      net (fanout=4)        0.460   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X32Y56.B       Tilo                  0.068   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y45.A1      net (fanout=7)        1.596   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y45.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1984_o11
    SLICE_X38Y53.C2      net (fanout=3)        0.904   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1984_o
    SLICE_X38Y53.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<32>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X29Y89.D4      net (fanout=70)       3.334   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X29Y89.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<29>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT221
                                                       system/sram1_if/sramInterface/data_i_r_29
    -------------------------------------------------  ---------------------------
    Total                                     18.582ns (1.117ns logic, 17.465ns route)
                                                       (6.0% logic, 94.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_29 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.340ns (Levels of Logic = 9)
  Clock Path Skew:      -0.161ns (2.928 - 3.089)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y117.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X42Y65.B2      net (fanout=69)       3.704   system/ipb_arb/src<0>
    SLICE_X42Y65.B       Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<17>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y93.B2      net (fanout=264)      2.933   system/flash_w_addr<1>
    SLICE_X32Y93.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y93.A4      net (fanout=1)        0.408   system/ipb_fabric/N01
    SLICE_X33Y93.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y97.A2      net (fanout=39)       0.938   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y97.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y56.A4      net (fanout=33)       2.946   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y56.AMUX    Tilo                  0.190   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X32Y56.B3      net (fanout=4)        0.460   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X32Y56.B       Tilo                  0.068   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y45.A1      net (fanout=7)        1.596   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y45.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1984_o11
    SLICE_X38Y53.C2      net (fanout=3)        0.904   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1984_o
    SLICE_X38Y53.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<32>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X29Y89.D4      net (fanout=70)       3.334   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X29Y89.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<29>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT221
                                                       system/sram1_if/sramInterface/data_i_r_29
    -------------------------------------------------  ---------------------------
    Total                                     18.340ns (1.117ns logic, 17.223ns route)
                                                       (6.1% logic, 93.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_29 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.255ns (Levels of Logic = 9)
  Clock Path Skew:      -0.161ns (2.928 - 3.089)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y117.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X43Y67.A6      net (fanout=68)       3.928   system/ipb_arb/src<1>
    SLICE_X43Y67.A       Tilo                  0.068   usr/ipb_optohybrid_wrapper_inst/tx_data<20>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X32Y93.B6      net (fanout=88)       2.624   system/flash_w_addr<2>
    SLICE_X32Y93.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y93.A4      net (fanout=1)        0.408   system/ipb_fabric/N01
    SLICE_X33Y93.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y97.A2      net (fanout=39)       0.938   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X30Y97.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y56.A4      net (fanout=33)       2.946   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y56.AMUX    Tilo                  0.190   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X32Y56.B3      net (fanout=4)        0.460   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X32Y56.B       Tilo                  0.068   system/sram1_if/cs_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y45.A1      net (fanout=7)        1.596   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y45.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1984_o11
    SLICE_X38Y53.C2      net (fanout=3)        0.904   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1984_o
    SLICE_X38Y53.C       Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<32>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X29Y89.D4      net (fanout=70)       3.334   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X29Y89.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<29>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT221
                                                       system/sram1_if/sramInterface/data_i_r_29
    -------------------------------------------------  ---------------------------
    Total                                     18.255ns (1.117ns logic, 17.138ns route)
                                                       (6.1% logic, 93.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_30 (SLICE_X28Y89.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.313ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (1.403 - 1.311)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y88.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X28Y89.B1      net (fanout=75)       0.292   system/regs_from_ipbus<8><0>
    SLICE_X28Y89.CLK     Tah         (-Th)     0.077   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT241
                                                       system/sram1_if/sramInterface/data_i_r_30
    -------------------------------------------------  ---------------------------
    Total                                      0.313ns (0.021ns logic, 0.292ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_14 (SLICE_X28Y87.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (1.404 - 1.311)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y88.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X28Y87.B2      net (fanout=75)       0.301   system/regs_from_ipbus<8><0>
    SLICE_X28Y87.CLK     Tah         (-Th)     0.077   system/sram1_if/sramInterface/data_i_r<15>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT61
                                                       system/sram1_if/sramInterface/data_i_r_14
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (0.021ns logic, 0.301ns route)
                                                       (6.5% logic, 93.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_15 (SLICE_X28Y87.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.323ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (1.404 - 1.311)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y88.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X28Y87.D1      net (fanout=75)       0.302   system/regs_from_ipbus<8><0>
    SLICE_X28Y87.CLK     Tah         (-Th)     0.077   system/sram1_if/sramInterface/data_i_r<15>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT71
                                                       system/sram1_if/sramInterface/data_i_r_15
    -------------------------------------------------  ---------------------------
    Total                                      0.323ns (0.021ns logic, 0.302ns route)
                                                       (6.5% logic, 93.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram1_if/bistClk_from_sramInterfaceIoControl
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0528<0>/SR
  Logical resource: system/sram1_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X26Y46.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.248ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (SLICE_X62Y83.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.137ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.910 - 0.938)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y93.DQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7
    SLICE_X69Y94.A1      net (fanout=2)        0.580   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
    SLICE_X69Y94.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>2
    SLICE_X69Y92.C3      net (fanout=2)        0.466   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>1
    SLICE_X69Y92.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X62Y83.CE      net (fanout=4)        1.256   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X62Y83.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (0.835ns logic, 2.302ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.100ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.910 - 0.938)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y93.CQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6
    SLICE_X69Y94.A4      net (fanout=2)        0.543   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<6>
    SLICE_X69Y94.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>2
    SLICE_X69Y92.C3      net (fanout=2)        0.466   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>1
    SLICE_X69Y92.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X62Y83.CE      net (fanout=4)        1.256   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X62Y83.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.100ns (0.835ns logic, 2.265ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.061ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.910 - 0.952)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd
    SLICE_X69Y92.C6      net (fanout=1)        1.082   system/gbt_phase_monitoring/fmc1_cdce_pm/debug_test_xor_mclk_o
    SLICE_X69Y92.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X62Y83.CE      net (fanout=4)        1.256   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X62Y83.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.061ns (0.723ns logic, 2.338ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (SLICE_X62Y83.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.137ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.910 - 0.938)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y93.DQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7
    SLICE_X69Y94.A1      net (fanout=2)        0.580   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
    SLICE_X69Y94.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>2
    SLICE_X69Y92.C3      net (fanout=2)        0.466   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>1
    SLICE_X69Y92.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X62Y83.CE      net (fanout=4)        1.256   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X62Y83.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (0.835ns logic, 2.302ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.100ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.910 - 0.938)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y93.CQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6
    SLICE_X69Y94.A4      net (fanout=2)        0.543   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<6>
    SLICE_X69Y94.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>2
    SLICE_X69Y92.C3      net (fanout=2)        0.466   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>1
    SLICE_X69Y92.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X62Y83.CE      net (fanout=4)        1.256   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X62Y83.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.100ns (0.835ns logic, 2.265ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.061ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.910 - 0.952)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd
    SLICE_X69Y92.C6      net (fanout=1)        1.082   system/gbt_phase_monitoring/fmc1_cdce_pm/debug_test_xor_mclk_o
    SLICE_X69Y92.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X62Y83.CE      net (fanout=4)        1.256   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X62Y83.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.061ns (0.723ns logic, 2.338ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (SLICE_X62Y83.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.137ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.910 - 0.938)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y93.DQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7
    SLICE_X69Y94.A1      net (fanout=2)        0.580   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
    SLICE_X69Y94.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>2
    SLICE_X69Y92.C3      net (fanout=2)        0.466   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>1
    SLICE_X69Y92.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X62Y83.CE      net (fanout=4)        1.256   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X62Y83.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (0.835ns logic, 2.302ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.100ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.910 - 0.938)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y93.CQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6
    SLICE_X69Y94.A4      net (fanout=2)        0.543   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<6>
    SLICE_X69Y94.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>2
    SLICE_X69Y92.C3      net (fanout=2)        0.466   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1486_o<16>1
    SLICE_X69Y92.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X62Y83.CE      net (fanout=4)        1.256   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X62Y83.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.100ns (0.835ns logic, 2.265ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.061ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.910 - 0.952)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/xor_ffd
    SLICE_X69Y92.C6      net (fanout=1)        1.082   system/gbt_phase_monitoring/fmc1_cdce_pm/debug_test_xor_mclk_o
    SLICE_X69Y92.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X62Y83.CE      net (fanout=4)        1.256   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X62Y83.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.061ns (0.723ns logic, 2.338ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (SLICE_X60Y87.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.141ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    SLICE_X60Y87.AI      net (fanout=4)        0.113   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<12>
    SLICE_X60Y87.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (0.028ns logic, 0.113ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X60Y86.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.454 - 0.421)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y83.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    SLICE_X60Y86.AI      net (fanout=2)        0.153   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<0>
    SLICE_X60Y86.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.164ns (0.011ns logic, 0.153ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/timer_0 (SLICE_X65Y90.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/timer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_0 to system/gbt_phase_monitoring/sfp_cdce_pm/timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y90.AQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_0
    SLICE_X65Y90.A5      net (fanout=2)        0.066   system/gbt_phase_monitoring/sfp_cdce_pm/timer<0>
    SLICE_X65Y90.CLK     Tah         (-Th)     0.017   system/gbt_phase_monitoring/sfp_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer<0>_rt
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mcount_timer_cy<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.081ns logic, 0.066ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.163ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X44Y51.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.837ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.163ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X44Y51.A5      net (fanout=3)        2.439   user_mac_addr<0>
    SLICE_X44Y51.A       Tilo                  0.068   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X44Y51.SR      net (fanout=2)        0.618   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X44Y51.CLK     Trck                  0.297   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.163ns (1.106ns logic, 3.057ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X44Y51.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.263ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.737ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X44Y51.A5      net (fanout=3)        2.439   user_mac_addr<0>
    SLICE_X44Y51.AMUX    Tilo                  0.193   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X44Y51.CLK     net (fanout=2)        0.364   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      3.737ns (0.934ns logic, 2.803ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X44Y51.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.939ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.939ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X44Y51.A5      net (fanout=3)        1.239   user_mac_addr<0>
    SLICE_X44Y51.A       Tilo                  0.034   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X44Y51.SR      net (fanout=2)        0.242   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X44Y51.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.939ns (0.458ns logic, 1.481ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X44Y51.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.813ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.813ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X44Y51.A5      net (fanout=3)        1.239   user_mac_addr<0>
    SLICE_X44Y51.AMUX    Tilo                  0.078   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X44Y51.CLK     net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      1.813ns (0.427ns logic, 1.386ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.949ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X42Y52.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.051ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.949ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X42Y52.A5      net (fanout=3)        2.535   user_mac_addr<1>
    SLICE_X42Y52.A       Tilo                  0.068   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X42Y52.SR      net (fanout=2)        0.355   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X42Y52.CLK     Trck                  0.297   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.949ns (1.059ns logic, 2.890ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X42Y52.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.071ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.929ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X42Y52.A5      net (fanout=3)        2.535   user_mac_addr<1>
    SLICE_X42Y52.AMUX    Tilo                  0.193   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X42Y52.CLK     net (fanout=2)        0.507   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      3.929ns (0.887ns logic, 3.042ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X42Y52.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.763ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.763ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X42Y52.A5      net (fanout=3)        1.209   user_mac_addr<1>
    SLICE_X42Y52.A       Tilo                  0.034   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X42Y52.SR      net (fanout=2)        0.136   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X42Y52.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.763ns (0.418ns logic, 1.345ns route)
                                                       (23.7% logic, 76.3% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X42Y52.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.803ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.803ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X42Y52.A5      net (fanout=3)        1.209   user_mac_addr<1>
    SLICE_X42Y52.AMUX    Tilo                  0.078   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X42Y52.CLK     net (fanout=2)        0.207   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      1.803ns (0.387ns logic, 1.416ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.935ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X42Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.065ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.935ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X42Y50.D3      net (fanout=3)        2.630   user_mac_addr<2>
    SLICE_X42Y50.D       Tilo                  0.068   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X42Y50.SR      net (fanout=2)        0.242   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X42Y50.CLK     Trck                  0.297   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.935ns (1.063ns logic, 2.872ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X42Y50.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.126ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.874ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X42Y50.D3      net (fanout=3)        2.630   user_mac_addr<2>
    SLICE_X42Y50.DMUX    Tilo                  0.181   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X42Y50.CLK     net (fanout=2)        0.365   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      3.874ns (0.879ns logic, 2.995ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X42Y50.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.774ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.774ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X42Y50.D3      net (fanout=3)        1.260   user_mac_addr<2>
    SLICE_X42Y50.D       Tilo                  0.034   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X42Y50.SR      net (fanout=2)        0.093   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X42Y50.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.421ns logic, 1.353ns route)
                                                       (23.7% logic, 76.3% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X42Y50.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.798ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.798ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X42Y50.D3      net (fanout=3)        1.260   user_mac_addr<2>
    SLICE_X42Y50.DMUX    Tilo                  0.078   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X42Y50.CLK     net (fanout=2)        0.148   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      1.798ns (0.390ns logic, 1.408ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.473ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X41Y51.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.527ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.473ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X41Y50.A2      net (fanout=3)        2.874   user_mac_addr<3>
    SLICE_X41Y50.A       Tilo                  0.068   system/ip_mac/mac_addr_3_P_3
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X41Y51.SR      net (fanout=2)        0.474   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X41Y51.CLK     Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.473ns (1.125ns logic, 3.348ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X41Y51.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.586ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.414ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X41Y50.A2      net (fanout=3)        2.874   user_mac_addr<3>
    SLICE_X41Y50.AMUX    Tilo                  0.194   system/ip_mac/mac_addr_3_P_3
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X41Y51.CLK     net (fanout=2)        0.586   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      4.414ns (0.954ns logic, 3.460ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X41Y51.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.032ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.032ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X41Y50.A2      net (fanout=3)        1.374   user_mac_addr<3>
    SLICE_X41Y50.A       Tilo                  0.034   system/ip_mac/mac_addr_3_P_3
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X41Y51.SR      net (fanout=2)        0.183   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X41Y51.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.032ns (0.475ns logic, 1.557ns route)
                                                       (23.4% logic, 76.6% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X41Y51.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.048ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.048ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X41Y50.A2      net (fanout=3)        1.374   user_mac_addr<3>
    SLICE_X41Y50.AMUX    Tilo                  0.075   system/ip_mac/mac_addr_3_P_3
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X41Y51.CLK     net (fanout=2)        0.233   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      2.048ns (0.441ns logic, 1.607ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.809ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X18Y45.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    30.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.809ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y57.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X19Y46.D5      net (fanout=5)        0.753   system/regs_from_ipbus<11><12>
    SLICE_X19Y46.D       Tilo                  0.068   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X18Y45.SR      net (fanout=2)        0.353   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X18Y45.CLK     Trck                  0.254   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.809ns (0.703ns logic, 1.106ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X18Y45.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.324ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.676ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y57.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X19Y46.D5      net (fanout=5)        0.753   system/regs_from_ipbus<11><12>
    SLICE_X19Y46.DMUX    Tilo                  0.191   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X18Y45.CLK     net (fanout=2)        0.351   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      1.676ns (0.572ns logic, 1.104ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X18Y45.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.636ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.636ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y57.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X19Y46.D5      net (fanout=5)        0.300   system/regs_from_ipbus<11><12>
    SLICE_X19Y46.D       Tilo                  0.034   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X18Y45.SR      net (fanout=2)        0.133   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X18Y45.CLK     Tremck      (-Th)    -0.054   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.636ns (0.203ns logic, 0.433ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X18Y45.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.635ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.635ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y57.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X19Y46.D5      net (fanout=5)        0.300   system/regs_from_ipbus<11><12>
    SLICE_X19Y46.DMUX    Tilo                  0.078   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X18Y45.CLK     net (fanout=2)        0.142   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.635ns (0.193ns logic, 0.442ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.901ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X44Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.099ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.901ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X44Y50.B5      net (fanout=3)        2.314   user_mac_addr<0>
    SLICE_X44Y50.B       Tilo                  0.068   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X44Y50.SR      net (fanout=2)        0.481   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X44Y50.CLK     Trck                  0.297   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.901ns (1.106ns logic, 2.795ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X44Y50.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.266ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.734ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X44Y50.B5      net (fanout=3)        2.314   user_mac_addr<0>
    SLICE_X44Y50.BMUX    Tilo                  0.196   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X44Y50.CLK     net (fanout=2)        0.483   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      3.734ns (0.937ns logic, 2.797ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X44Y50.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.834ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.834ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X44Y50.B5      net (fanout=3)        1.190   user_mac_addr<0>
    SLICE_X44Y50.B       Tilo                  0.034   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X44Y50.SR      net (fanout=2)        0.186   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X44Y50.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.834ns (0.458ns logic, 1.376ns route)
                                                       (25.0% logic, 75.0% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X44Y50.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.813ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.813ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X44Y50.B5      net (fanout=3)        1.190   user_mac_addr<0>
    SLICE_X44Y50.BMUX    Tilo                  0.079   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X44Y50.CLK     net (fanout=2)        0.195   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      1.813ns (0.428ns logic, 1.385ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.515ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X35Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.485ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.515ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X34Y50.D4      net (fanout=3)        2.096   user_mac_addr<2>
    SLICE_X34Y50.D       Tilo                  0.068   system/i2c_s/reset_regs_i[6][2]_AND_770_o
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X35Y49.SR      net (fanout=2)        0.356   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X35Y49.CLK     Trck                  0.297   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.515ns (1.063ns logic, 2.452ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X35Y49.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.667ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.333ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X34Y50.D4      net (fanout=3)        2.096   user_mac_addr<2>
    SLICE_X34Y50.DMUX    Tilo                  0.186   system/i2c_s/reset_regs_i[6][2]_AND_770_o
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X35Y49.CLK     net (fanout=2)        0.353   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      3.333ns (0.884ns logic, 2.449ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X35Y49.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.495ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.495ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X34Y50.D4      net (fanout=3)        0.938   user_mac_addr<2>
    SLICE_X34Y50.D       Tilo                  0.034   system/i2c_s/reset_regs_i[6][2]_AND_770_o
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X35Y49.SR      net (fanout=2)        0.136   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X35Y49.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.495ns (0.421ns logic, 1.074ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X35Y49.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.472ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.472ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X34Y50.D4      net (fanout=3)        0.938   user_mac_addr<2>
    SLICE_X34Y50.DMUX    Tilo                  0.078   system/i2c_s/reset_regs_i[6][2]_AND_770_o
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X35Y49.CLK     net (fanout=2)        0.144   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      1.472ns (0.390ns logic, 1.082ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.111ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X37Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.889ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.111ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X36Y49.A2      net (fanout=3)        2.633   user_mac_addr<3>
    SLICE_X36Y49.A       Tilo                  0.068   system/i2c_s/regs_6_3_C_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X37Y49.SR      net (fanout=2)        0.353   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X37Y49.CLK     Trck                  0.297   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.111ns (1.125ns logic, 2.986ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X37Y49.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.047ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.953ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X36Y49.A2      net (fanout=3)        2.633   user_mac_addr<3>
    SLICE_X36Y49.AMUX    Tilo                  0.196   system/i2c_s/regs_6_3_C_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X37Y49.CLK     net (fanout=2)        0.364   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      3.953ns (0.956ns logic, 2.997ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X37Y49.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.888ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.888ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X36Y49.A2      net (fanout=3)        1.279   user_mac_addr<3>
    SLICE_X36Y49.A       Tilo                  0.034   system/i2c_s/regs_6_3_C_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X37Y49.SR      net (fanout=2)        0.134   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X37Y49.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.888ns (0.475ns logic, 1.413ns route)
                                                       (25.2% logic, 74.8% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X37Y49.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.867ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.867ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X36Y49.A2      net (fanout=3)        1.279   user_mac_addr<3>
    SLICE_X36Y49.AMUX    Tilo                  0.075   system/i2c_s/regs_6_3_C_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X37Y49.CLK     net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      1.867ns (0.441ns logic, 1.426ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.676ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X39Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.324ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.676ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y50.C5      net (fanout=3)        2.257   user_mac_addr<1>
    SLICE_X36Y50.C       Tilo                  0.068   system/i2c_s/reset_regs_i[6][1]_AND_772_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X39Y50.SR      net (fanout=2)        0.360   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X39Y50.CLK     Trck                  0.297   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.676ns (1.059ns logic, 2.617ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X39Y50.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.621ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.379ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y50.C5      net (fanout=3)        2.257   user_mac_addr<1>
    SLICE_X36Y50.CMUX    Tilo                  0.198   system/i2c_s/reset_regs_i[6][1]_AND_772_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X39Y50.CLK     net (fanout=2)        0.230   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      3.379ns (0.892ns logic, 2.487ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X39Y50.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.649ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.649ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y50.C5      net (fanout=3)        1.093   user_mac_addr<1>
    SLICE_X36Y50.C       Tilo                  0.034   system/i2c_s/reset_regs_i[6][1]_AND_772_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X39Y50.SR      net (fanout=2)        0.138   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X39Y50.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.649ns (0.418ns logic, 1.231ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X39Y50.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.578ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.578ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y50.C5      net (fanout=3)        1.093   user_mac_addr<1>
    SLICE_X36Y50.CMUX    Tilo                  0.080   system/i2c_s/reset_regs_i[6][1]_AND_772_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X39Y50.CLK     net (fanout=2)        0.096   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      1.578ns (0.389ns logic, 1.189ns route)
                                                       (24.7% logic, 75.3% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      6.127ns|            0|            0|            0|      3512251|
| TS_clk125_2_n                 |      8.000ns|      4.456ns|      6.127ns|            0|            0|         2456|      3509777|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     18.421ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     24.506ns|          N/A|            0|            0|      3273931|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     19.121ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      4.473ns|            0|            0|            0|           18|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      4.163ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      3.949ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      3.935ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      4.473ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      1.809ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      3.901ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      3.515ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      4.111ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      3.676ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     19.488ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     19.488ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.248ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock cdce_out1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cdce_out1_n    |    5.503|         |         |         |
cdce_out1_p    |    5.503|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cdce_out1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cdce_out1_n    |    5.503|         |         |         |
cdce_out1_p    |    5.503|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   24.506|         |         |         |
clk125_2_p     |   24.506|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   24.506|         |         |         |
clk125_2_p     |   24.506|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    0.979|    0.979|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    0.817|    0.817|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    0.713|    0.713|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    0.776|    0.776|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.280|         |         |         |
xpoint1_clk1_p |    4.280|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.280|         |         |         |
xpoint1_clk1_p |    4.280|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3611125 paths, 0 nets, and 52775 connections

Design statistics:
   Minimum period:  24.506ns{1}   (Maximum frequency:  40.806MHz)
   Maximum path delay from/to any node:   4.473ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 08 10:22:33 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 741 MB



