Vivado Simulator 2018.3
Time resolution is 1 ps
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.in_buf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 450.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.in_buf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 450.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.obuf_gen[0].c1_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 80250.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.obuf_gen[1].c1_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 80250.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.obuf_gen[2].c1_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 80250.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.obuf_gen[3].c1_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 80250.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.obuf_gen[4].c1_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 80250.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.obuf_gen[5].c1_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 80250.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.obuf_gen[0].mp_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1177750.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.obuf_gen[1].mp_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1177750.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.obuf_gen[2].mp_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1177750.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.obuf_gen[3].mp_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1177750.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.obuf_gen[4].mp_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1177750.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.obuf_gen[5].mp_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1177750.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.conv_2_obuf_gen[0].c2_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1263150.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.conv_2_obuf_gen[10].c2_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1263150.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.conv_2_obuf_gen[11].c2_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1263150.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.conv_2_obuf_gen[12].c2_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1263150.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.conv_2_obuf_gen[13].c2_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1263150.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.conv_2_obuf_gen[14].c2_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1263150.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.conv_2_obuf_gen[15].c2_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1263150.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.conv_2_obuf_gen[16].c2_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1263150.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.conv_2_obuf_gen[17].c2_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1263150.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.conv_2_obuf_gen[18].c2_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1263150.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.conv_2_obuf_gen[19].c2_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1263150.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.conv_2_obuf_gen[1].c2_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1263150.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.conv_2_obuf_gen[2].c2_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1263150.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.conv_2_obuf_gen[3].c2_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1263150.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.conv_2_obuf_gen[4].c2_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1263150.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.conv_2_obuf_gen[5].c2_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1263150.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.conv_2_obuf_gen[6].c2_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1263150.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.conv_2_obuf_gen[7].c2_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1263150.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.conv_2_obuf_gen[8].c2_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1263150.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : MNIST_Solver_TB.DUT.conv_2_obuf_gen[9].c2_obuf.ram.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_init.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1263150.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Mismatch at chan           0. Expected = 1_1111111_1010000001 Output = 1_1111111_1010011111
Difference = 0_0000000_0000011110
Mismatch at chan           1. Expected = 1_1111011_1100000000 Output = 1_1111011_0101010011
Difference = 0_0000000_0110101101
Mismatch at chan           2. Expected = 0_0000100_1010001111 Output = 0_0000100_1110010110
Difference = 0_0000000_0100000111
Mismatch at chan           3. Expected = 0_0000011_1101100000 Output = 0_0000100_0100010011
Difference = 0_0000000_0110110011
Mismatch at chan           4. Expected = 1_1111111_0000101111 Output = 1_1111111_0000011001
Difference = 0_0000000_0000010110
Mismatch at chan           5. Expected = 0_0000011_0100001110 Output = 0_0000011_0101010001
Difference = 0_0000000_0001000011
Mismatch at chan           6. Expected = 0_0000001_0101110010 Output = 0_0000001_0011110111
Difference = 0_0000000_0001111011
Mismatch at chan           7. Expected = 1_1111010_0011111001 Output = 1_1111010_0001101010
Difference = 0_0000000_0010001111
Mismatch at chan           8. Expected = 0_0001100_1000110111 Output = 0_0001101_0000100000
Difference = 0_0000000_0111101001
Mismatch at chan           9. Expected = 0_0000100_0010110100 Output = 0_0000100_0011110000
Difference = 0_0000000_0000111100
FAIL! Some outputs exceed specified tolerance of 000000000000000001.
$finish called at time : 1757700 ns : File "/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sim_1/new/MNIST_Solver_TB.sv" Line 136
