
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.048385                       # Number of seconds simulated
sim_ticks                                 48384678000                       # Number of ticks simulated
final_tick                                48384678000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 128502                       # Simulator instruction rate (inst/s)
host_op_rate                                   235213                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               62175206                       # Simulator tick rate (ticks/s)
host_mem_usage                                2216404                       # Number of bytes of host memory used
host_seconds                                   778.20                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     183042322                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             56192                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1749248                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1805440                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        56192                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           56192                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1232320                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1232320                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                878                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              27332                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28210                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           19255                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                19255                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              1161359                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             36152933                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                37314292                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1161359                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1161359                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          25469220                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               25469220                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          25469220                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1161359                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            36152933                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               62783512                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          24112                       # number of replacements
system.l2.tagsinuse                       3035.726062                       # Cycle average of tags in use
system.l2.total_refs                           250433                       # Total number of references to valid blocks.
system.l2.sampled_refs                          28084                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.917284                       # Average number of references to valid blocks.
system.l2.warmup_cycle                    27990255000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2335.560951                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             360.172117                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             339.992994                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.570205                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.087933                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.083006                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.741144                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                70728                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                64178                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  134906                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           136332                       # number of Writeback hits
system.l2.Writeback_hits::total                136332                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              49932                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49932                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 70728                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                114110                       # number of demand (read+write) hits
system.l2.demand_hits::total                   184838                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                70728                       # number of overall hits
system.l2.overall_hits::cpu.data               114110                       # number of overall hits
system.l2.overall_hits::total                  184838                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                878                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data               6445                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7323                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            20887                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20887                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 878                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               27332                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28210                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                878                       # number of overall misses
system.l2.overall_misses::cpu.data              27332                       # number of overall misses
system.l2.overall_misses::total                 28210                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     46974500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    341651500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       388626000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   1105083000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1105083000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      46974500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1446734500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1493709000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     46974500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1446734500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1493709000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            71606                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            70623                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              142229                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       136332                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            136332                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          70819                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             70819                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             71606                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            141442                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               213048                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            71606                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           141442                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              213048                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.012262                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.091259                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.051487                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.294935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.294935                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.012262                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.193238                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.132411                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.012262                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.193238                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.132411                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53501.708428                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53010.318076                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53069.233921                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52907.693781                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52907.693781                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53501.708428                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52931.893019                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52949.627792                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53501.708428                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52931.893019                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52949.627792                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                19255                       # number of writebacks
system.l2.writebacks::total                     19255                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           878                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data          6445                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7323                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        20887                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20887                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            878                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          27332                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28210                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           878                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         27332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28210                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     36270000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    262295000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    298565000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    852920000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    852920000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     36270000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1115215000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1151485000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     36270000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1115215000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1151485000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.012262                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.091259                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.051487                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.294935                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.294935                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.012262                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.193238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.132411                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.012262                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.193238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.132411                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41309.794989                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40697.439876                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40770.858938                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40834.969120                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40834.969120                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41309.794989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40802.539148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40818.326834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41309.794989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40802.539148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40818.326834                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                20621164                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20621164                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1153455                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12741121                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12015885                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.307911                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.cpu.numCycles                         96769357                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           19402883                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      122112856                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    20621164                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12015885                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      64435314                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 9108817                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                4729000                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles             8                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  17327618                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                271825                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           96521671                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.340313                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.846227                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 33422006     34.63%     34.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3968704      4.11%     38.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4901081      5.08%     43.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4799453      4.97%     48.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 49430427     51.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             96521671                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.213096                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.261896                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 22540496                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3823529                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  61278860                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                924321                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                7954465                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              222778911                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                7954465                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 24513785                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  742032                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6108                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  60188444                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3116837                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              219630275                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 71445                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1834831                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                200092                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           241420751                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             520942869                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        371664125                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         149278744                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             201638969                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 39781754                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                114                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            113                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5860053                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             25060963                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13112771                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1495961                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           186789                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  213385089                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 184                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 197675568                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           4952139                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        30233889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     45241298                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             98                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      96521671                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.047992                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.255564                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            17797517     18.44%     18.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10179183     10.55%     28.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            28442147     29.47%     58.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            29799205     30.87%     89.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10303619     10.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        96521671                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 6325654     74.61%     74.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     74.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     74.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               2153012     25.39%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            420644      0.21%      0.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             115805291     58.58%     58.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     58.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     58.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            46317830     23.43%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23389560     11.83%     94.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11742243      5.94%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              197675568                       # Type of FU issued
system.cpu.iq.rate                           2.042750                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     8478666                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.042892                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          387308615                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         174734376                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    138983022                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           117994994                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           68885657                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     57050821                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              146018444                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                59715146                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1735944                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3630844                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          871                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1987179                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         7435                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            36                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                7954465                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  260463                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 46902                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           213385273                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             12886                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              25060963                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13112771                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                116                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  27244                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            871                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         708052                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       521943                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1229995                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             196457553                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              22953483                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1218012                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     34520279                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 17470890                       # Number of branches executed
system.cpu.iew.exec_stores                   11566796                       # Number of stores executed
system.cpu.iew.exec_rate                     2.030163                       # Inst execution rate
system.cpu.iew.wb_sent                      196191680                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     196033843                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 143840009                       # num instructions producing a value
system.cpu.iew.wb_consumers                 236063408                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.025784                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.609328                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        30342940                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              86                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1153455                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     88567206                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.066705                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.616087                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     22975527     25.94%     25.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     15760712     17.80%     43.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     10424286     11.77%     55.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11193686     12.64%     68.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     28212995     31.85%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     88567206                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              183042322                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32555709                       # Number of memory references committed
system.cpu.commit.loads                      21430118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   16476661                       # Number of branches committed
system.cpu.commit.fp_insts                   54185383                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 140801029                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              28212995                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    273739473                       # The number of ROB reads
system.cpu.rob.rob_writes                   434729266                       # The number of ROB writes
system.cpu.timesIdled                           36361                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          247686                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     183042322                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               0.967694                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.967694                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.033385                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.033385                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                289065177                       # number of integer regfile reads
system.cpu.int_regfile_writes               163048210                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  98497071                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 52710685                       # number of floating regfile writes
system.cpu.misc_regfile_reads                74047846                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     61                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  71110                       # number of replacements
system.cpu.icache.tagsinuse                453.560774                       # Cycle average of tags in use
system.cpu.icache.total_refs                 17248377                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  71606                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 240.878935                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     453.560774                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.885861                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.885861                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     17248377                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17248377                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      17248377                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17248377                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     17248377                       # number of overall hits
system.cpu.icache.overall_hits::total        17248377                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        79241                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         79241                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        79241                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          79241                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        79241                       # number of overall misses
system.cpu.icache.overall_misses::total         79241                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1029348000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1029348000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1029348000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1029348000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1029348000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1029348000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     17327618                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17327618                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     17327618                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17327618                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     17327618                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17327618                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004573                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004573                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004573                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004573                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004573                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004573                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12990.093512                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12990.093512                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12990.093512                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12990.093512                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12990.093512                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12990.093512                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          138                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           46                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         7635                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7635                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         7635                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7635                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         7635                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7635                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        71606                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        71606                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        71606                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        71606                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        71606                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        71606                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    825871500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    825871500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    825871500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    825871500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    825871500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    825871500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004132                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004132                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004132                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004132                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004132                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004132                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11533.551658                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11533.551658                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11533.551658                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11533.551658                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11533.551658                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11533.551658                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 140930                       # number of replacements
system.cpu.dcache.tagsinuse                501.830889                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 32202522                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 141442                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 227.672983                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle             3482128000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     501.830889                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.980138                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.980138                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21147758                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21147758                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11054764                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11054764                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      32202522                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32202522                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32202522                       # number of overall hits
system.cpu.dcache.overall_hits::total        32202522                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        81725                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         81725                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        70826                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70826                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       152551                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         152551                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       152551                       # number of overall misses
system.cpu.dcache.overall_misses::total        152551                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1324597000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1324597000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1816962000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1816962000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   3141559000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3141559000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   3141559000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3141559000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21229483                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21229483                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     32355073                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32355073                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     32355073                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32355073                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003850                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003850                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006366                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006366                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004715                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004715                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004715                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004715                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16207.977975                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16207.977975                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 25653.884167                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25653.884167                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 20593.499879                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20593.499879                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 20593.499879                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20593.499879                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        48169                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9271                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     5.195664                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       136332                       # number of writebacks
system.cpu.dcache.writebacks::total            136332                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        11102                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11102                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        11109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        11109                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11109                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        70623                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        70623                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        70819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        70819                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       141442                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       141442                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       141442                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       141442                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1055807000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1055807000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1675239000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1675239000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2731046000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2731046000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2731046000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2731046000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003327                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003327                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004372                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004372                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004372                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004372                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14949.903006                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14949.903006                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 23655.219644                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23655.219644                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19308.592921                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19308.592921                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19308.592921                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19308.592921                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
