TimeQuest Timing Analyzer report for avanzar
Thu Nov 28 15:49:22 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'clk'
 30. Slow 1200mV 0C Model Setup: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'clk'
 32. Slow 1200mV 0C Model Hold: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'clk'
 46. Fast 1200mV 0C Model Setup: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Hold: 'clk'
 48. Fast 1200mV 0C Model Hold: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Signal Integrity Metrics (Slow 1200mv 0c Model)
 64. Signal Integrity Metrics (Slow 1200mv 85c Model)
 65. Signal Integrity Metrics (Fast 1200mv 0c Model)
 66. Setup Transfers
 67. Hold Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; avanzar                                                           ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22F17C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+
; Clock Name                                             ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                   ; Targets                                                    ;
+--------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+
; clk                                                    ; Base      ; 20.000    ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                          ; { clk }                                                    ;
; inst1|altpll_component|auto_generated|pll1|clk[0]      ; Generated ; 1000.000  ; 1.0 MHz   ; 0.000 ; 500.000   ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; clk    ; inst1|altpll_component|auto_generated|pll1|inclk[0]      ; { inst1|altpll_component|auto_generated|pll1|clk[0] }      ;
; inst1|altpll_component|auto_generated|pll1|clk[1]      ; Generated ; 25000.000 ; 0.04 MHz  ; 0.000 ; 18750.000 ; 75.00      ; 1250      ; 1           ;       ;        ;           ;            ; false    ; clk    ; inst1|altpll_component|auto_generated|pll1|inclk[0]      ; { inst1|altpll_component|auto_generated|pll1|clk[1] }      ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1000.000  ; 1.0 MHz   ; 0.000 ; 500.000   ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; clk    ; inst|inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst|inst2|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                           ;
+------------+-----------------+--------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note ;
+------------+-----------------+--------------------------------------------------------+------+
; 231.59 MHz ; 231.59 MHz      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 244.56 MHz ; 244.56 MHz      ; clk                                                    ;      ;
+------------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                              ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk                                                    ; 15.053  ; 0.000         ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 995.682 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; clk                                                    ; 0.357 ; 0.000         ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk                                                    ; 9.685   ; 0.000         ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 499.751 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                     ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; 15.053 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 6.177      ;
; 15.058 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 6.172      ;
; 15.099 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 6.131      ;
; 15.101 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 6.129      ;
; 15.104 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 6.126      ;
; 15.106 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 6.124      ;
; 15.336 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 5.894      ;
; 15.382 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 5.848      ;
; 15.384 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 5.846      ;
; 15.490 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.314      ; 5.739      ;
; 15.492 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.314      ; 5.737      ;
; 15.494 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.314      ; 5.735      ;
; 15.496 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.314      ; 5.733      ;
; 15.499 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.314      ; 5.730      ;
; 15.503 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.314      ; 5.726      ;
; 15.773 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.314      ; 5.456      ;
; 15.775 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.314      ; 5.454      ;
; 15.782 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.314      ; 5.447      ;
; 15.797 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 5.433      ;
; 15.843 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 5.387      ;
; 15.845 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 5.385      ;
; 15.911 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 20.000       ; -0.063     ; 4.021      ;
; 16.048 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.314      ; 5.181      ;
; 16.050 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.314      ; 5.179      ;
; 16.057 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 20.000       ; -0.063     ; 3.875      ;
; 16.057 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.314      ; 5.172      ;
; 16.127 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 5.103      ;
; 16.159 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 5.071      ;
; 16.173 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 5.057      ;
; 16.290 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 4.940      ;
; 16.297 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 4.933      ;
; 16.310 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 4.920      ;
; 16.352 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.314      ; 4.877      ;
; 16.353 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.314      ; 4.876      ;
; 16.354 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.314      ; 4.875      ;
; 16.480 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.314      ; 4.749      ;
; 16.499 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 4.731      ;
; 16.500 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 4.730      ;
; 16.501 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 4.729      ;
; 16.559 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 4.671      ;
; 16.598 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 4.632      ;
; 16.605 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 4.625      ;
; 16.631 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 4.599      ;
; 16.651 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 4.579      ;
; 16.799 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 4.431      ;
; 16.800 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 4.430      ;
; 16.801 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 4.429      ;
; 16.834 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 4.396      ;
; 16.835 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 4.395      ;
; 16.843 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 4.387      ;
; 16.846 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.314      ; 4.383      ;
; 16.847 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.314      ; 4.382      ;
; 16.848 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.314      ; 4.381      ;
; 16.863 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 4.367      ;
; 16.871 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 4.359      ;
; 16.876 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 4.354      ;
; 16.881 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 4.349      ;
; 16.917 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.316      ; 4.314      ;
; 16.980 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 4.250      ;
; 16.981 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 4.249      ;
; 16.982 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 4.248      ;
; 17.032 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.316      ; 4.199      ;
; 17.405 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 3.825      ;
; 17.425 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 3.805      ;
; 17.432 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 3.798      ;
; 17.452 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 3.778      ;
; 17.641 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 3.589      ;
; 17.641 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.315      ; 3.589      ;
; 17.701 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.316      ; 3.530      ;
; 17.703 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.316      ; 3.528      ;
; 17.711 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.314      ; 3.518      ;
; 17.713 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.314      ; 3.516      ;
; 17.768 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.316      ; 3.463      ;
; 17.770 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.316      ; 3.461      ;
; 18.933 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 20.000       ; -0.063     ; 0.999      ;
; 19.015 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 20.000       ; -0.063     ; 0.917      ;
; 19.273 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 20.000       ; -0.063     ; 0.659      ;
; 19.295 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 20.000       ; -0.063     ; 0.637      ;
; 19.295 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 20.000       ; -0.063     ; 0.637      ;
+--------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                          ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                          ; To Node                                                                                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 995.682 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.253      ;
; 995.682 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.253      ;
; 995.682 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.253      ;
; 995.682 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.253      ;
; 995.682 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.253      ;
; 995.682 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.253      ;
; 995.682 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.253      ;
; 995.682 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.253      ;
; 995.682 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.253      ;
; 995.688 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.247      ;
; 995.688 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.247      ;
; 995.688 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.247      ;
; 995.688 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.247      ;
; 995.688 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.247      ;
; 995.688 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.247      ;
; 995.688 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.247      ;
; 995.688 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.247      ;
; 995.688 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.247      ;
; 995.830 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.105      ;
; 995.830 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.105      ;
; 995.830 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.105      ;
; 995.830 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.105      ;
; 995.830 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.105      ;
; 995.830 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.105      ;
; 995.830 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.105      ;
; 995.830 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.105      ;
; 995.830 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.105      ;
; 995.834 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.101      ;
; 995.834 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.101      ;
; 995.834 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.101      ;
; 995.834 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.101      ;
; 995.834 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.101      ;
; 995.834 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.101      ;
; 995.834 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.101      ;
; 995.834 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.101      ;
; 995.834 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.101      ;
; 995.836 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.099      ;
; 995.836 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.099      ;
; 995.836 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.099      ;
; 995.836 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.099      ;
; 995.836 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.099      ;
; 995.836 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.099      ;
; 995.836 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.099      ;
; 995.836 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.099      ;
; 995.836 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.099      ;
; 995.930 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 4.003      ;
; 995.930 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 4.003      ;
; 995.930 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 4.003      ;
; 995.930 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.004      ;
; 995.930 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.004      ;
; 995.930 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.004      ;
; 995.930 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.004      ;
; 995.930 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.004      ;
; 995.930 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.004      ;
; 995.930 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.004      ;
; 995.930 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.004      ;
; 995.936 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.997      ;
; 995.936 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.997      ;
; 995.936 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.997      ;
; 995.936 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.998      ;
; 995.936 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.998      ;
; 995.936 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.998      ;
; 995.936 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.998      ;
; 995.936 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.998      ;
; 995.936 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.998      ;
; 995.936 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.998      ;
; 995.936 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.998      ;
; 995.963 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.971      ;
; 995.963 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.971      ;
; 995.963 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.971      ;
; 995.963 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.971      ;
; 995.965 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 3.970      ;
; 995.965 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 3.970      ;
; 995.965 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 3.970      ;
; 995.965 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 3.970      ;
; 995.965 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 3.970      ;
; 995.965 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 3.970      ;
; 995.965 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 3.970      ;
; 995.965 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 3.970      ;
; 995.965 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 3.970      ;
; 995.969 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.965      ;
; 995.969 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.965      ;
; 995.969 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.965      ;
; 995.969 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.965      ;
; 996.010 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 3.925      ;
; 996.010 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 3.925      ;
; 996.010 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 3.925      ;
; 996.010 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 3.925      ;
; 996.010 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 3.925      ;
; 996.010 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 3.925      ;
; 996.010 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 3.925      ;
; 996.010 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 3.925      ;
; 996.010 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 3.925      ;
; 996.049 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.884      ;
; 996.049 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.884      ;
; 996.049 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.884      ;
; 996.051 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.882      ;
; 996.051 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.882      ;
; 996.051 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.882      ;
; 996.053 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.881      ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                     ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; 0.357 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.360 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 0.000        ; 0.063      ; 0.580      ;
; 0.574 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 0.000        ; 0.063      ; 0.794      ;
; 0.600 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 0.000        ; 0.063      ; 0.820      ;
; 1.240 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.822      ; 3.289      ;
; 1.242 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.822      ; 3.291      ;
; 1.243 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.822      ; 3.292      ;
; 1.286 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.822      ; 3.335      ;
; 1.288 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.822      ; 3.337      ;
; 1.289 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.822      ; 3.338      ;
; 1.290 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.820      ; 3.337      ;
; 1.292 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.820      ; 3.339      ;
; 1.293 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.820      ; 3.340      ;
; 1.301 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 3.349      ;
; 1.325 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 3.373      ;
; 1.365 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 3.413      ;
; 1.502 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 3.550      ;
; 1.521 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 3.569      ;
; 1.527 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 3.575      ;
; 1.540 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 3.588      ;
; 1.556 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 3.604      ;
; 1.575 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 3.623      ;
; 1.593 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 3.641      ;
; 1.641 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 3.689      ;
; 1.653 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 3.701      ;
; 1.742 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.820      ; 3.789      ;
; 1.786 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 3.834      ;
; 1.843 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 3.891      ;
; 1.878 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 3.926      ;
; 1.881 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 3.929      ;
; 2.012 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 4.060      ;
; 2.035 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 4.083      ;
; 2.035 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 4.083      ;
; 2.060 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 4.108      ;
; 2.099 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 4.147      ;
; 2.108 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.820      ; 4.155      ;
; 2.111 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.820      ; 4.158      ;
; 2.156 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 4.204      ;
; 2.159 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 4.207      ;
; 2.188 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 4.236      ;
; 2.218 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.820      ; 4.265      ;
; 2.237 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 4.285      ;
; 2.301 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 4.349      ;
; 2.330 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 4.378      ;
; 2.395 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 4.443      ;
; 2.398 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 4.446      ;
; 2.469 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.820      ; 4.516      ;
; 2.582 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 4.630      ;
; 2.583 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 4.631      ;
; 2.596 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.820      ; 4.643      ;
; 2.599 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.820      ; 4.646      ;
; 2.607 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 4.655      ;
; 2.724 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 4.772      ;
; 2.734 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.820      ; 4.781      ;
; 2.788 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 4.836      ;
; 2.866 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.820      ; 4.913      ;
; 2.869 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.820      ; 4.916      ;
; 2.960 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.820      ; 5.007      ;
; 2.961 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.820      ; 5.008      ;
; 2.977 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 5.025      ;
; 3.036 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 5.084      ;
; 3.041 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 5.089      ;
; 3.136 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.820      ; 5.183      ;
; 3.137 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.820      ; 5.184      ;
; 3.263 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 5.311      ;
; 3.264 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 5.312      ;
; 3.362 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.820      ; 5.409      ;
; 3.363 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.820      ; 5.410      ;
; 3.363 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.820      ; 5.410      ;
; 3.364 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.820      ; 5.411      ;
; 3.373 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 0.000        ; 0.063      ; 3.593      ;
; 3.430 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 5.478      ;
; 3.494 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 0.000        ; 0.063      ; 3.714      ;
; 3.494 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 5.542      ;
; 3.657 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 5.705      ;
; 3.658 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 5.706      ;
; 3.721 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 5.769      ;
; 3.722 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.821      ; 5.770      ;
+-------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.358 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.374 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.376 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.378 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.386 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.605      ;
; 0.393 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.614      ;
; 0.399 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.618      ;
; 0.401 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.620      ;
; 0.401 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.620      ;
; 0.402 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.621      ;
; 0.410 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.629      ;
; 0.416 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.635      ;
; 0.416 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.635      ;
; 0.423 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.642      ;
; 0.478 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.697      ;
; 0.479 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.698      ;
; 0.479 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.698      ;
; 0.479 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.698      ;
; 0.497 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.716      ;
; 0.524 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.743      ;
; 0.524 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.743      ;
; 0.531 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.750      ;
; 0.531 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.749      ;
; 0.531 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.750      ;
; 0.535 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.754      ;
; 0.537 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.756      ;
; 0.538 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.757      ;
; 0.538 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.757      ;
; 0.545 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.764      ;
; 0.546 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.765      ;
; 0.551 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.770      ;
; 0.552 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.557 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.776      ;
; 0.558 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.562 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.563 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.567 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.786      ;
; 0.569 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.572 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.580 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.799      ;
; 0.590 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.809      ;
; 0.597 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.816      ;
; 0.602 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.821      ;
; 0.607 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.609 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.616 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.835      ;
; 0.616 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.835      ;
; 0.617 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.836      ;
; 0.617 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.836      ;
; 0.619 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.838      ;
; 0.621 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.840      ;
; 0.666 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.884      ;
; 0.683 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.902      ;
; 0.695 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.914      ;
; 0.704 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.924      ;
; 0.705 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.924      ;
; 0.712 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.932      ;
; 0.720 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.939      ;
; 0.732 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.952      ;
; 0.745 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.965      ;
; 0.746 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.965      ;
; 0.748 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.968      ;
; 0.757 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.977      ;
; 0.765 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.984      ;
; 0.768 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.987      ;
; 0.780 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.998      ;
; 0.797 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.016      ;
; 0.832 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.051      ;
; 0.833 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.052      ;
; 0.834 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.053      ;
; 0.835 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.054      ;
; 0.835 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.054      ;
; 0.838 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.057      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.CD                                           ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.CI                                           ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.avanzar                                      ;
; 9.686  ; 9.870        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.ocioso                                       ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                      ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]                ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]                ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout      ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.847  ; 9.847        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.CD|clk                                               ;
; 9.847  ; 9.847        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.CI|clk                                               ;
; 9.847  ; 9.847        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.avanzar|clk                                          ;
; 9.847  ; 9.847        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.ocioso|clk                                           ;
; 9.851  ; 9.851        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 9.851  ; 9.851        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]              ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.CD                                           ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.CI                                           ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.avanzar                                      ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.ocioso                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]              ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 10.152 ; 10.152       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.ocioso|clk                                           ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.CD|clk                                               ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.CI|clk                                               ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.avanzar|clk                                          ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]                ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]                ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout      ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                      ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                              ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.CD                                           ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.CI                                           ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.avanzar                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.ocioso                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                       ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.751 ; 499.967      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.752 ; 499.968      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.752 ; 499.968      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.752 ; 499.968      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.752 ; 499.968      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.752 ; 499.968      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.752 ; 499.968      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.752 ; 499.968      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.752 ; 499.968      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.752 ; 499.968      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.752 ; 499.968      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.752 ; 499.968      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.752 ; 499.968      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.752 ; 499.968      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.847 ; 500.031      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.847 ; 500.031      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.847 ; 500.031      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.847 ; 500.031      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.847 ; 500.031      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.847 ; 500.031      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.847 ; 500.031      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.847 ; 500.031      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.847 ; 500.031      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.847 ; 500.031      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; ADC_DOUT  ; clk        ; 1.694 ; 1.783 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clk        ; 5.368 ; 5.915 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; ADC_DOUT  ; clk        ; -0.953 ; -1.030 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clk        ; -3.077 ; -3.565 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; MD0       ; clk        ; 6.141 ; 6.181 ; Rise       ; clk                                                    ;
; MI0       ; clk        ; 6.176 ; 6.194 ; Rise       ; clk                                                    ;
; clk1M     ; clk        ; 1.266 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk1M     ; clk        ;       ; 1.254 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk40K    ; clk        ; 2.668 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ; 2.691 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ; 2.689 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; clk40K    ; clk        ;       ; 2.645 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ;       ; 2.651 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ;       ; 2.649 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; ADC_CS_N  ; clk        ; 5.612 ; 5.560 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; clk        ; 4.614 ; 4.612 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; clk        ; 4.327 ; 4.339 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; MD0       ; clk        ; 5.820 ; 5.933 ; Rise       ; clk                                                    ;
; MI0       ; clk        ; 5.796 ; 5.911 ; Rise       ; clk                                                    ;
; clk1M     ; clk        ; 0.874 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk1M     ; clk        ;       ; 0.862 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk40K    ; clk        ; 2.221 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ; 2.242 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ; 2.240 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; clk40K    ; clk        ;       ; 2.199 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ;       ; 2.203 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ;       ; 2.201 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; ADC_CS_N  ; clk        ; 4.510 ; 4.467 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; clk        ; 4.079 ; 4.076 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; clk        ; 3.803 ; 3.815 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                     ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; 254.91 MHz ; 254.91 MHz      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 269.47 MHz ; 250.0 MHz       ; clk                                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                               ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk                                                    ; 15.448  ; 0.000         ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 996.077 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; clk                                                    ; 0.311 ; 0.000         ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk                                                    ; 9.703   ; 0.000         ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 499.746 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                     ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; 15.448 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 5.614      ;
; 15.451 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 5.611      ;
; 15.481 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 5.581      ;
; 15.484 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 5.578      ;
; 15.488 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 5.574      ;
; 15.491 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 5.571      ;
; 15.699 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 5.363      ;
; 15.732 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 5.330      ;
; 15.739 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 5.323      ;
; 15.841 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 5.221      ;
; 15.843 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 5.219      ;
; 15.843 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 5.219      ;
; 15.843 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 5.219      ;
; 15.845 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 5.217      ;
; 15.845 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 5.217      ;
; 16.092 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.970      ;
; 16.094 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.968      ;
; 16.094 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.968      ;
; 16.106 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.956      ;
; 16.139 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.923      ;
; 16.146 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.916      ;
; 16.289 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 20.000       ; -0.056     ; 3.650      ;
; 16.336 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.726      ;
; 16.338 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.724      ;
; 16.338 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.724      ;
; 16.398 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.664      ;
; 16.431 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.631      ;
; 16.438 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.624      ;
; 16.447 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 20.000       ; -0.056     ; 3.492      ;
; 16.554 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.508      ;
; 16.587 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.475      ;
; 16.594 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.468      ;
; 16.627 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.435      ;
; 16.629 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.433      ;
; 16.629 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.433      ;
; 16.784 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.278      ;
; 16.792 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.270      ;
; 16.794 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.268      ;
; 16.794 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.268      ;
; 16.817 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.245      ;
; 16.824 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.238      ;
; 16.839 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.223      ;
; 16.927 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.135      ;
; 16.959 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.103      ;
; 17.028 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.034      ;
; 17.030 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.032      ;
; 17.030 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.032      ;
; 17.030 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 4.032      ;
; 17.063 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 3.999      ;
; 17.070 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 3.992      ;
; 17.078 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 3.984      ;
; 17.080 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 3.982      ;
; 17.080 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 3.982      ;
; 17.087 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 3.975      ;
; 17.112 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 3.950      ;
; 17.120 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 3.942      ;
; 17.146 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 3.916      ;
; 17.228 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.149      ; 3.836      ;
; 17.273 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 3.789      ;
; 17.275 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 3.787      ;
; 17.275 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 3.787      ;
; 17.325 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.149      ; 3.739      ;
; 17.605 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 3.457      ;
; 17.606 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 3.456      ;
; 17.621 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 3.441      ;
; 17.624 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 3.438      ;
; 17.785 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 3.277      ;
; 17.792 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 3.270      ;
; 17.886 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 3.176      ;
; 17.886 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.147      ; 3.176      ;
; 17.894 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.149      ; 3.170      ;
; 17.894 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.149      ; 3.170      ;
; 17.936 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.149      ; 3.128      ;
; 17.936 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.149      ; 3.128      ;
; 19.053 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 20.000       ; -0.056     ; 0.886      ;
; 19.126 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 20.000       ; -0.056     ; 0.813      ;
; 19.356 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 20.000       ; -0.056     ; 0.583      ;
; 19.377 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 20.000       ; -0.056     ; 0.562      ;
; 19.377 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 20.000       ; -0.056     ; 0.562      ;
+--------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                           ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                          ; To Node                                                                                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 996.077 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.864      ;
; 996.077 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.864      ;
; 996.077 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.864      ;
; 996.077 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.864      ;
; 996.077 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.864      ;
; 996.077 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.864      ;
; 996.077 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.864      ;
; 996.077 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.864      ;
; 996.077 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.864      ;
; 996.083 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.858      ;
; 996.083 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.858      ;
; 996.083 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.858      ;
; 996.083 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.858      ;
; 996.083 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.858      ;
; 996.083 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.858      ;
; 996.083 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.858      ;
; 996.083 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.858      ;
; 996.083 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.858      ;
; 996.204 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.737      ;
; 996.204 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.737      ;
; 996.204 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.737      ;
; 996.204 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.737      ;
; 996.204 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.737      ;
; 996.204 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.737      ;
; 996.204 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.737      ;
; 996.204 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.737      ;
; 996.204 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.737      ;
; 996.253 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.688      ;
; 996.253 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.688      ;
; 996.253 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.688      ;
; 996.253 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.688      ;
; 996.253 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.688      ;
; 996.253 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.688      ;
; 996.253 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.688      ;
; 996.253 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.688      ;
; 996.253 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.688      ;
; 996.253 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.688      ;
; 996.253 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.688      ;
; 996.253 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.688      ;
; 996.253 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.688      ;
; 996.253 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.688      ;
; 996.253 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.688      ;
; 996.253 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.688      ;
; 996.253 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.688      ;
; 996.253 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.688      ;
; 996.299 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 3.641      ;
; 996.299 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 3.641      ;
; 996.299 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 3.641      ;
; 996.301 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.640      ;
; 996.301 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.640      ;
; 996.301 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.640      ;
; 996.301 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.640      ;
; 996.301 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.640      ;
; 996.301 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.640      ;
; 996.301 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.640      ;
; 996.301 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.640      ;
; 996.305 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 3.635      ;
; 996.305 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 3.635      ;
; 996.305 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 3.635      ;
; 996.307 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.634      ;
; 996.307 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.634      ;
; 996.307 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.634      ;
; 996.307 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.634      ;
; 996.307 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.634      ;
; 996.307 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.634      ;
; 996.307 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.634      ;
; 996.307 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.634      ;
; 996.328 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 3.612      ;
; 996.328 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 3.612      ;
; 996.328 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 3.612      ;
; 996.328 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 3.612      ;
; 996.329 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.612      ;
; 996.329 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.612      ;
; 996.329 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.612      ;
; 996.329 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.612      ;
; 996.329 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.612      ;
; 996.329 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.612      ;
; 996.329 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.612      ;
; 996.329 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.612      ;
; 996.329 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.612      ;
; 996.334 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 3.606      ;
; 996.334 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 3.606      ;
; 996.334 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 3.606      ;
; 996.334 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 3.606      ;
; 996.405 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.536      ;
; 996.405 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.536      ;
; 996.405 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.536      ;
; 996.405 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.536      ;
; 996.405 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.536      ;
; 996.405 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.536      ;
; 996.405 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.536      ;
; 996.405 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.536      ;
; 996.405 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.536      ;
; 996.426 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 3.514      ;
; 996.426 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 3.514      ;
; 996.426 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 3.514      ;
; 996.428 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.513      ;
; 996.428 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.513      ;
; 996.428 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.513      ;
; 996.428 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.513      ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                     ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; 0.311 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 0.000        ; 0.056      ; 0.511      ;
; 0.319 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 0.000        ; 0.056      ; 0.519      ;
; 0.516 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 0.000        ; 0.056      ; 0.716      ;
; 0.538 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 0.000        ; 0.056      ; 0.738      ;
; 1.140 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.595      ; 2.949      ;
; 1.141 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.595      ; 2.950      ;
; 1.141 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.595      ; 2.950      ;
; 1.193 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.595      ; 3.002      ;
; 1.194 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.595      ; 3.003      ;
; 1.194 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.595      ; 3.003      ;
; 1.205 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.013      ;
; 1.206 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.014      ;
; 1.206 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.014      ;
; 1.218 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.026      ;
; 1.240 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.048      ;
; 1.276 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.084      ;
; 1.409 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.217      ;
; 1.424 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.232      ;
; 1.431 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.239      ;
; 1.446 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.254      ;
; 1.467 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.275      ;
; 1.482 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.290      ;
; 1.487 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.295      ;
; 1.563 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.371      ;
; 1.569 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.377      ;
; 1.634 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.442      ;
; 1.668 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.476      ;
; 1.752 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.560      ;
; 1.755 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.563      ;
; 1.755 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.563      ;
; 1.875 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.683      ;
; 1.880 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.688      ;
; 1.902 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.710      ;
; 1.902 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.710      ;
; 1.912 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.720      ;
; 1.933 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.741      ;
; 1.936 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.744      ;
; 1.936 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.744      ;
; 1.938 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.746      ;
; 2.058 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.866      ;
; 2.059 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.867      ;
; 2.069 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.877      ;
; 2.116 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.924      ;
; 2.180 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.988      ;
; 2.180 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 3.988      ;
; 2.200 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 4.008      ;
; 2.293 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 4.101      ;
; 2.337 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 4.145      ;
; 2.337 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 4.145      ;
; 2.365 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 4.173      ;
; 2.423 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 4.231      ;
; 2.426 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 4.234      ;
; 2.506 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 4.314      ;
; 2.531 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 4.339      ;
; 2.561 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 4.369      ;
; 2.561 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 4.369      ;
; 2.564 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 4.372      ;
; 2.732 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 4.540      ;
; 2.733 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 4.541      ;
; 2.735 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 4.543      ;
; 2.790 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 4.598      ;
; 2.799 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 4.607      ;
; 2.799 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 4.607      ;
; 2.844 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 4.652      ;
; 3.001 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 4.809      ;
; 3.001 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 4.809      ;
; 3.003 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 4.811      ;
; 3.003 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 4.811      ;
; 3.019 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 0.000        ; 0.056      ; 3.219      ;
; 3.046 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 4.854      ;
; 3.048 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 4.856      ;
; 3.147 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 0.000        ; 0.056      ; 3.347      ;
; 3.150 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 4.958      ;
; 3.208 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 5.016      ;
; 3.352 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 5.160      ;
; 3.354 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 5.162      ;
; 3.410 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 5.218      ;
; 3.412 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.594      ; 5.220      ;
+-------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.312 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.336 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.535      ;
; 0.340 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.343 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.542      ;
; 0.356 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.555      ;
; 0.358 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.361 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.560      ;
; 0.364 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.563      ;
; 0.364 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.563      ;
; 0.365 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.564      ;
; 0.366 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.564      ;
; 0.369 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.567      ;
; 0.369 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.567      ;
; 0.379 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.578      ;
; 0.432 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.631      ;
; 0.433 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.632      ;
; 0.433 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.632      ;
; 0.449 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.647      ;
; 0.462 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.660      ;
; 0.464 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.662      ;
; 0.470 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.668      ;
; 0.482 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.681      ;
; 0.484 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.683      ;
; 0.485 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.684      ;
; 0.485 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.684      ;
; 0.485 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.683      ;
; 0.488 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.688      ;
; 0.490 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.689      ;
; 0.491 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.690      ;
; 0.495 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.694      ;
; 0.496 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.698      ;
; 0.501 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.703      ;
; 0.506 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.507 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.706      ;
; 0.509 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.707      ;
; 0.512 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.515 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.519 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.718      ;
; 0.531 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.729      ;
; 0.536 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.734      ;
; 0.541 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.739      ;
; 0.546 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.745      ;
; 0.548 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.747      ;
; 0.548 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.747      ;
; 0.548 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.747      ;
; 0.549 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.748      ;
; 0.558 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.757      ;
; 0.559 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.758      ;
; 0.564 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.763      ;
; 0.615 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.813      ;
; 0.625 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.825      ;
; 0.635 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.835      ;
; 0.648 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.847      ;
; 0.650 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.850      ;
; 0.655 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.855      ;
; 0.661 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.861      ;
; 0.679 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.879      ;
; 0.680 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.878      ;
; 0.682 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.882      ;
; 0.683 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.881      ;
; 0.687 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.887      ;
; 0.691 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.891      ;
; 0.697 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.897      ;
; 0.722 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.920      ;
; 0.732 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.932      ;
; 0.742 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.941      ;
; 0.745 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.944      ;
; 0.746 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.945      ;
; 0.748 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.947      ;
; 0.749 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.948      ;
; 0.750 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.949      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; 9.703  ; 9.887        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.CD                                           ;
; 9.703  ; 9.887        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.CI                                           ;
; 9.703  ; 9.887        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.avanzar                                      ;
; 9.703  ; 9.887        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.ocioso                                       ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]                ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]                ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout      ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                      ;
; 9.863  ; 9.863        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.CD|clk                                               ;
; 9.863  ; 9.863        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.CI|clk                                               ;
; 9.863  ; 9.863        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.avanzar|clk                                          ;
; 9.863  ; 9.863        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.ocioso|clk                                           ;
; 9.865  ; 9.865        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 9.865  ; 9.865        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 9.878  ; 9.878        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.879  ; 9.879        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]              ;
; 9.897  ; 10.113       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.CD                                           ;
; 9.897  ; 10.113       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.CI                                           ;
; 9.897  ; 10.113       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.avanzar                                      ;
; 9.897  ; 10.113       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.ocioso                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.120 ; 10.120       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]              ;
; 10.121 ; 10.121       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.CD|clk                                               ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.CI|clk                                               ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.avanzar|clk                                          ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.ocioso|clk                                           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                      ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]                ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]                ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout      ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                              ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.CD                                           ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.CI                                           ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.avanzar                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.ocioso                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                       ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.852 ; 500.036      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.852 ; 500.036      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.852 ; 500.036      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.852 ; 500.036      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.852 ; 500.036      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.852 ; 500.036      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.852 ; 500.036      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.852 ; 500.036      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.853 ; 500.037      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.853 ; 500.037      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; ADC_DOUT  ; clk        ; 1.490 ; 1.610 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clk        ; 4.731 ; 5.164 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; ADC_DOUT  ; clk        ; -0.828 ; -0.934 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clk        ; -2.680 ; -3.029 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; MD0       ; clk        ; 5.482 ; 5.522 ; Rise       ; clk                                                    ;
; MI0       ; clk        ; 5.512 ; 5.564 ; Rise       ; clk                                                    ;
; clk1M     ; clk        ; 1.173 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk1M     ; clk        ;       ; 1.177 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk40K    ; clk        ; 2.426 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ; 2.433 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ; 2.431 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; clk40K    ; clk        ;       ; 2.391 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ;       ; 2.396 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ;       ; 2.394 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; ADC_CS_N  ; clk        ; 5.036 ; 5.051 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; clk        ; 4.175 ; 4.139 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; clk        ; 3.893 ; 3.917 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; MD0       ; clk        ; 5.195 ; 5.293 ; Rise       ; clk                                                    ;
; MI0       ; clk        ; 5.171 ; 5.270 ; Rise       ; clk                                                    ;
; clk1M     ; clk        ; 0.814 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk1M     ; clk        ;       ; 0.817 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk40K    ; clk        ; 2.018 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ; 2.023 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ; 2.021 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; clk40K    ; clk        ;       ; 1.985 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ;       ; 1.987 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ;       ; 1.985 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; ADC_CS_N  ; clk        ; 4.054 ; 4.047 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; clk        ; 3.688 ; 3.653 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; clk        ; 3.417 ; 3.440 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                               ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk                                                    ; 17.144  ; 0.000         ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 997.610 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; clk                                                    ; 0.186 ; 0.000         ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk                                                    ; 9.446   ; 0.000         ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 499.783 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                     ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; 17.144 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.764      ; 3.527      ;
; 17.145 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.764      ; 3.526      ;
; 17.153 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.764      ; 3.518      ;
; 17.154 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.764      ; 3.517      ;
; 17.155 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.764      ; 3.516      ;
; 17.156 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.764      ; 3.515      ;
; 17.286 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.764      ; 3.385      ;
; 17.295 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.764      ; 3.376      ;
; 17.297 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.764      ; 3.374      ;
; 17.366 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.762      ; 3.303      ;
; 17.368 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.762      ; 3.301      ;
; 17.368 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.762      ; 3.301      ;
; 17.368 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.762      ; 3.301      ;
; 17.370 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.762      ; 3.299      ;
; 17.370 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.762      ; 3.299      ;
; 17.507 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.762      ; 3.162      ;
; 17.509 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.762      ; 3.160      ;
; 17.509 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.762      ; 3.160      ;
; 17.529 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.764      ; 3.142      ;
; 17.538 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.764      ; 3.133      ;
; 17.540 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.764      ; 3.131      ;
; 17.594 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 20.000       ; -0.037     ; 2.356      ;
; 17.648 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.762      ; 3.021      ;
; 17.650 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.762      ; 3.019      ;
; 17.650 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.762      ; 3.019      ;
; 17.680 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.764      ; 2.991      ;
; 17.686 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 20.000       ; -0.037     ; 2.264      ;
; 17.689 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.764      ; 2.982      ;
; 17.691 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.764      ; 2.980      ;
; 17.741 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.929      ;
; 17.750 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.920      ;
; 17.752 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.918      ;
; 17.798 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.762      ; 2.871      ;
; 17.800 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.762      ; 2.869      ;
; 17.800 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.762      ; 2.869      ;
; 17.864 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.762      ; 2.805      ;
; 17.869 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.801      ;
; 17.871 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.799      ;
; 17.871 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.799      ;
; 17.905 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.765      ;
; 17.914 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.756      ;
; 17.916 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.754      ;
; 17.947 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.764      ; 2.724      ;
; 17.974 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.696      ;
; 18.030 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.640      ;
; 18.032 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.638      ;
; 18.032 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.638      ;
; 18.037 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.633      ;
; 18.046 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.624      ;
; 18.048 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.622      ;
; 18.059 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.611      ;
; 18.062 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.762      ; 2.607      ;
; 18.064 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.762      ; 2.605      ;
; 18.064 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.762      ; 2.605      ;
; 18.068 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.602      ;
; 18.070 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.600      ;
; 18.082 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.764      ; 2.589      ;
; 18.123 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.547      ;
; 18.125 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.545      ;
; 18.125 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.545      ;
; 18.129 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.765      ; 2.543      ;
; 18.194 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.765      ; 2.478      ;
; 18.454 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.764      ; 2.217      ;
; 18.463 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.207      ;
; 18.465 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.764      ; 2.206      ;
; 18.474 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.763      ; 2.196      ;
; 18.569 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.764      ; 2.102      ;
; 18.580 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.764      ; 2.091      ;
; 18.626 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.762      ; 2.043      ;
; 18.626 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.762      ; 2.043      ;
; 18.634 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.765      ; 2.038      ;
; 18.634 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.765      ; 2.038      ;
; 18.658 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.765      ; 2.014      ;
; 18.658 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.765      ; 2.014      ;
; 19.400 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 20.000       ; -0.037     ; 0.550      ;
; 19.449 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 20.000       ; -0.037     ; 0.501      ;
; 19.591 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 20.000       ; -0.037     ; 0.359      ;
; 19.600 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 20.000       ; -0.037     ; 0.350      ;
; 19.600 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 20.000       ; -0.037     ; 0.350      ;
+--------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                           ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                          ; To Node                                                                                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 997.610 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.343      ;
; 997.610 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.343      ;
; 997.610 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.343      ;
; 997.610 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.343      ;
; 997.610 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.343      ;
; 997.610 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.343      ;
; 997.610 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.343      ;
; 997.610 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.343      ;
; 997.610 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.343      ;
; 997.611 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.342      ;
; 997.611 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.342      ;
; 997.611 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.342      ;
; 997.611 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.342      ;
; 997.611 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.342      ;
; 997.611 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.342      ;
; 997.611 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.342      ;
; 997.611 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.342      ;
; 997.611 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.342      ;
; 997.627 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.326      ;
; 997.627 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.326      ;
; 997.627 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.326      ;
; 997.627 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.326      ;
; 997.627 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.326      ;
; 997.627 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.326      ;
; 997.627 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.326      ;
; 997.627 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.326      ;
; 997.627 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.326      ;
; 997.629 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.324      ;
; 997.629 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.324      ;
; 997.629 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.324      ;
; 997.629 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.324      ;
; 997.629 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.324      ;
; 997.629 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.324      ;
; 997.629 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.324      ;
; 997.629 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.324      ;
; 997.629 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.324      ;
; 997.691 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.262      ;
; 997.691 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.262      ;
; 997.691 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.262      ;
; 997.691 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.262      ;
; 997.691 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.262      ;
; 997.691 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.262      ;
; 997.691 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.262      ;
; 997.691 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.262      ;
; 997.691 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.262      ;
; 997.740 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.213      ;
; 997.740 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.213      ;
; 997.740 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.213      ;
; 997.740 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.213      ;
; 997.740 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.213      ;
; 997.740 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.213      ;
; 997.740 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.213      ;
; 997.740 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.213      ;
; 997.740 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.213      ;
; 997.743 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 2.208      ;
; 997.743 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 2.208      ;
; 997.743 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 2.208      ;
; 997.743 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 2.208      ;
; 997.743 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 2.208      ;
; 997.743 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 2.208      ;
; 997.745 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.207      ;
; 997.745 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.207      ;
; 997.745 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.207      ;
; 997.745 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.207      ;
; 997.745 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.207      ;
; 997.745 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.207      ;
; 997.745 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.207      ;
; 997.745 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.207      ;
; 997.747 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.205      ;
; 997.747 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.205      ;
; 997.747 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.205      ;
; 997.747 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.205      ;
; 997.747 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.205      ;
; 997.747 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.205      ;
; 997.747 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.205      ;
; 997.747 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.205      ;
; 997.751 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.202      ;
; 997.751 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.202      ;
; 997.751 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.202      ;
; 997.751 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.202      ;
; 997.751 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.202      ;
; 997.751 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.202      ;
; 997.751 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.202      ;
; 997.751 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.202      ;
; 997.751 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.202      ;
; 997.760 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 2.191      ;
; 997.760 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 2.191      ;
; 997.760 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 2.191      ;
; 997.761 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 2.190      ;
; 997.761 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 2.190      ;
; 997.761 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 2.190      ;
; 997.761 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 2.190      ;
; 997.762 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 2.189      ;
; 997.762 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 2.189      ;
; 997.762 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 2.189      ;
; 997.764 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.188      ;
; 997.764 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.188      ;
; 997.764 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.188      ;
; 997.764 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.188      ;
; 997.764 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.188      ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                     ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; 0.186 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.307 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CD      ; clk                                                    ; clk         ; 0.000        ; 0.037      ; 0.428      ;
; 0.322 ; avanzar:inst2|state.avanzar                                   ; avanzar:inst2|state.CI      ; clk                                                    ; clk         ; 0.000        ; 0.037      ; 0.443      ;
; 0.645 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.070      ; 1.869      ;
; 0.645 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.070      ; 1.869      ;
; 0.647 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.070      ; 1.871      ;
; 0.667 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.070      ; 1.891      ;
; 0.667 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.070      ; 1.891      ;
; 0.669 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.070      ; 1.893      ;
; 0.674 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 1.897      ;
; 0.678 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 1.901      ;
; 0.685 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 1.907      ;
; 0.685 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 1.907      ;
; 0.687 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 1.909      ;
; 0.693 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 1.916      ;
; 0.777 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.000      ;
; 0.781 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.004      ;
; 0.796 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.019      ;
; 0.798 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.021      ;
; 0.802 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.025      ;
; 0.817 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.040      ;
; 0.851 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.074      ;
; 0.898 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.121      ;
; 0.904 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.127      ;
; 0.924 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 2.146      ;
; 0.955 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.178      ;
; 0.963 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.186      ;
; 0.963 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.186      ;
; 1.007 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.230      ;
; 1.010 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.233      ;
; 1.025 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.248      ;
; 1.048 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.271      ;
; 1.063 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.286      ;
; 1.094 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 2.316      ;
; 1.094 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 2.316      ;
; 1.098 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.321      ;
; 1.118 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.341      ;
; 1.118 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.341      ;
; 1.174 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.397      ;
; 1.177 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 2.399      ;
; 1.189 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.412      ;
; 1.190 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.413      ;
; 1.256 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.479      ;
; 1.256 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.479      ;
; 1.261 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.484      ;
; 1.315 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 2.537      ;
; 1.336 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.559      ;
; 1.351 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.574      ;
; 1.375 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 2.597      ;
; 1.375 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 2.597      ;
; 1.400 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.623      ;
; 1.442 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.665      ;
; 1.457 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.680      ;
; 1.458 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 2.680      ;
; 1.525 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 2.747      ;
; 1.525 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 2.747      ;
; 1.585 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 2.807      ;
; 1.586 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 2.808      ;
; 1.594 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.817      ;
; 1.609 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.832      ;
; 1.639 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.862      ;
; 1.696 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 2.918      ;
; 1.696 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 2.918      ;
; 1.768 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.991      ;
; 1.769 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.avanzar ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 2.992      ;
; 1.828 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 3.050      ;
; 1.828 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 3.050      ;
; 1.832 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 3.054      ;
; 1.832 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.068      ; 3.054      ;
; 1.859 ; avanzar:inst2|state.CI                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 0.000        ; 0.037      ; 1.980      ;
; 1.869 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 3.092      ;
; 1.884 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 3.107      ;
; 1.922 ; avanzar:inst2|state.CD                                        ; avanzar:inst2|state.avanzar ; clk                                                    ; clk         ; 0.000        ; 0.037      ; 2.043      ;
; 2.002 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 3.225      ;
; 2.006 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CD      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 3.229      ;
; 2.017 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 3.240      ;
; 2.021 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst2|state.CI      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.069      ; 3.244      ;
+-------+---------------------------------------------------------------+-----------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.187 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.202 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.204 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.208 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.216 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.222 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.342      ;
; 0.226 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.346      ;
; 0.229 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.349      ;
; 0.253 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.376      ;
; 0.264 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.274 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.395      ;
; 0.277 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.398      ;
; 0.280 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.281 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.283 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.402      ;
; 0.284 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.405      ;
; 0.285 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.406      ;
; 0.288 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.408      ;
; 0.293 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.299 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.304 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.311 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.317 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.319 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.321 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.441      ;
; 0.325 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.445      ;
; 0.331 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.451      ;
; 0.331 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.451      ;
; 0.334 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.454      ;
; 0.335 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.455      ;
; 0.336 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.456      ;
; 0.337 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.457      ;
; 0.339 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.459      ;
; 0.347 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.466      ;
; 0.351 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.472      ;
; 0.354 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.475      ;
; 0.364 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.487      ;
; 0.369 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.492      ;
; 0.372 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.492      ;
; 0.375 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.496      ;
; 0.377 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.500      ;
; 0.382 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.503      ;
; 0.385 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.508      ;
; 0.386 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.509      ;
; 0.406 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.527      ;
; 0.414 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.534      ;
; 0.417 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.539      ;
; 0.422 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.542      ;
; 0.426 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.546      ;
; 0.435 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.555      ;
; 0.445 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.568      ;
; 0.446 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.569      ;
; 0.447 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.569      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; 9.446  ; 9.630        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.CD                                           ;
; 9.446  ; 9.630        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.CI                                           ;
; 9.446  ; 9.630        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.avanzar                                      ;
; 9.446  ; 9.630        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; avanzar:inst2|state.ocioso                                       ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]                ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]                ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout      ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                      ;
; 9.625  ; 9.625        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.CD|clk                                               ;
; 9.625  ; 9.625        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.CI|clk                                               ;
; 9.625  ; 9.625        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.avanzar|clk                                          ;
; 9.625  ; 9.625        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|state.ocioso|clk                                           ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]              ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.633  ; 9.633        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 9.633  ; 9.633        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.153 ; 10.369       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.CD                                           ;
; 10.153 ; 10.369       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.CI                                           ;
; 10.153 ; 10.369       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.avanzar                                      ;
; 10.153 ; 10.369       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; avanzar:inst2|state.ocioso                                       ;
; 10.366 ; 10.366       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 10.366 ; 10.366       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]              ;
; 10.374 ; 10.374       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.CD|clk                                               ;
; 10.374 ; 10.374       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.CI|clk                                               ;
; 10.374 ; 10.374       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.avanzar|clk                                          ;
; 10.374 ; 10.374       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|state.ocioso|clk                                           ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                      ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]                ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]                ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout      ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                              ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.CD                                           ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.CI                                           ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.avanzar                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; avanzar:inst2|state.ocioso                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                       ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; ADC_DOUT  ; clk        ; 1.007 ; 1.279 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clk        ; 3.102 ; 3.725 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; ADC_DOUT  ; clk        ; -0.582 ; -0.856 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clk        ; -1.765 ; -2.403 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; MD0       ; clk        ; 3.627 ; 3.590 ; Rise       ; clk                                                    ;
; MI0       ; clk        ; 3.644 ; 3.577 ; Rise       ; clk                                                    ;
; clk1M     ; clk        ; 0.737 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk1M     ; clk        ;       ; 0.742 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk40K    ; clk        ; 1.577 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ; 1.577 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ; 1.575 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; clk40K    ; clk        ;       ; 1.625 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ;       ; 1.606 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ;       ; 1.603 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; ADC_CS_N  ; clk        ; 3.333 ; 3.192 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; clk        ; 2.680 ; 2.761 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; clk        ; 2.578 ; 2.526 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; MD0       ; clk        ; 3.415 ; 3.429 ; Rise       ; clk                                                    ;
; MI0       ; clk        ; 3.401 ; 3.430 ; Rise       ; clk                                                    ;
; clk1M     ; clk        ; 0.499 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk1M     ; clk        ;       ; 0.503 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk40K    ; clk        ; 1.308 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ; 1.304 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ; 1.302 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; clk40K    ; clk        ;       ; 1.356 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ;       ; 1.333 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ;       ; 1.330 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; ADC_CS_N  ; clk        ; 2.661 ; 2.568 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; clk        ; 2.359 ; 2.437 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; clk        ; 2.261 ; 2.212 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                   ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                        ; 15.053  ; 0.186 ; N/A      ; N/A     ; 9.446               ;
;  clk                                                    ; 15.053  ; 0.186 ; N/A      ; N/A     ; 9.446               ;
;  inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 995.682 ; 0.187 ; N/A      ; N/A     ; 499.746             ;
; Design-wide TNS                                         ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                    ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; ADC_DOUT  ; clk        ; 1.694 ; 1.783 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clk        ; 5.368 ; 5.915 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; ADC_DOUT  ; clk        ; -0.582 ; -0.856 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clk        ; -1.765 ; -2.403 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; MD0       ; clk        ; 6.141 ; 6.181 ; Rise       ; clk                                                    ;
; MI0       ; clk        ; 6.176 ; 6.194 ; Rise       ; clk                                                    ;
; clk1M     ; clk        ; 1.266 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk1M     ; clk        ;       ; 1.254 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk40K    ; clk        ; 2.668 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ; 2.691 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ; 2.689 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; clk40K    ; clk        ;       ; 2.645 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ;       ; 2.651 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ;       ; 2.649 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; ADC_CS_N  ; clk        ; 5.612 ; 5.560 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; clk        ; 4.614 ; 4.612 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; clk        ; 4.327 ; 4.339 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; MD0       ; clk        ; 3.415 ; 3.429 ; Rise       ; clk                                                    ;
; MI0       ; clk        ; 3.401 ; 3.430 ; Rise       ; clk                                                    ;
; clk1M     ; clk        ; 0.499 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk1M     ; clk        ;       ; 0.503 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0]      ;
; clk40K    ; clk        ; 1.308 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ; 1.304 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ; 1.302 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; clk40K    ; clk        ;       ; 1.356 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velD      ; clk        ;       ; 1.333 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; velI      ; clk        ;       ; 1.330 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[1]      ;
; ADC_CS_N  ; clk        ; 2.661 ; 2.568 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; clk        ; 2.359 ; 2.437 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; clk        ; 2.261 ; 2.212 ; Rise       ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ADC_SCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_DIN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; velD          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; velI          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk1M         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk40K        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MI1           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MI0           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MD1           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MD0           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DOUT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; velD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; velI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clk1M         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clk40K        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; MI1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MI0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MD1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MD0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; velD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; velI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clk1M         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clk40K        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; MI1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MI0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MD1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MD0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; velD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; velI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk1M         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk40K        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; MI1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MI0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MD1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MD0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; clk                                                    ; clk                                                    ; 7        ; 0        ; 0        ; 0        ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk                                                    ; 96       ; 0        ; 0        ; 0        ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 980      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; clk                                                    ; clk                                                    ; 7        ; 0        ; 0        ; 0        ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; clk                                                    ; 96       ; 0        ; 0        ; 0        ;
; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|inst2|altpll_component|auto_generated|pll1|clk[0] ; 980      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 41    ; 41   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Nov 28 15:49:17 2024
Info: Command: quartus_sta avanzar -c avanzar
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'avanzar.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {inst1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {inst1|altpll_component|auto_generated|pll1|clk[0]} {inst1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1250 -duty_cycle 75.00 -name {inst1|altpll_component|auto_generated|pll1|clk[1]} {inst1|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst|inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {inst|inst2|altpll_component|auto_generated|pll1|clk[0]} {inst|inst2|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 15.053
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.053         0.000 clk 
    Info (332119):   995.682         0.000 inst|inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.357         0.000 clk 
    Info (332119):     0.358         0.000 inst|inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.685
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.685         0.000 clk 
    Info (332119):   499.751         0.000 inst|inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 15.448
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.448         0.000 clk 
    Info (332119):   996.077         0.000 inst|inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.311         0.000 clk 
    Info (332119):     0.312         0.000 inst|inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.703
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.703         0.000 clk 
    Info (332119):   499.746         0.000 inst|inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 17.144
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.144         0.000 clk 
    Info (332119):   997.610         0.000 inst|inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 clk 
    Info (332119):     0.187         0.000 inst|inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.446
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.446         0.000 clk 
    Info (332119):   499.783         0.000 inst|inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4609 megabytes
    Info: Processing ended: Thu Nov 28 15:49:22 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


