==28495== Cachegrind, a cache and branch-prediction profiler
==28495== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28495== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28495== Command: ./mser .
==28495== 
--28495-- warning: L3 cache found, using its data for the LL simulation.
--28495-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28495-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==28495== 
==28495== Process terminating with default action of signal 15 (SIGTERM)
==28495==    at 0x10D300: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28495==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28495== 
==28495== I   refs:      1,894,705,145
==28495== I1  misses:            1,206
==28495== LLi misses:            1,202
==28495== I1  miss rate:          0.00%
==28495== LLi miss rate:          0.00%
==28495== 
==28495== D   refs:        786,321,646  (532,318,588 rd   + 254,003,058 wr)
==28495== D1  misses:        1,580,986  (    442,833 rd   +   1,138,153 wr)
==28495== LLd misses:        1,555,483  (    420,743 rd   +   1,134,740 wr)
==28495== D1  miss rate:           0.2% (        0.1%     +         0.4%  )
==28495== LLd miss rate:           0.2% (        0.1%     +         0.4%  )
==28495== 
==28495== LL refs:           1,582,192  (    444,039 rd   +   1,138,153 wr)
==28495== LL misses:         1,556,685  (    421,945 rd   +   1,134,740 wr)
==28495== LL miss rate:            0.1% (        0.0%     +         0.4%  )
