
WS812_firmware.elf:     file format elf32-littleriscv
WS812_firmware.elf
architecture: riscv:rv32, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000000

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x0000086a memsz 0x00001318 flags rwx

Sections:
Idx Name           Size      VMA       LMA       File off  Algn  Flags
  0 .text          00000820  00000000  00000000  00001000  2**2  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ctors         00000000  00000820  00000820  0000186c  2**2  CONTENTS
  2 .rodata        0000004a  00000820  00000820  00001820  2**2  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data          00000000  0000086c  0000086c  0000186c  2**2  CONTENTS, ALLOC, LOAD, DATA
  4 .bss           000000a8  0000086c  0000086c  0000186a  2**2  ALLOC
  5 .heap          00000000  00000914  00000914  0000186c  2**2  CONTENTS
  6 .stack         00000a00  00000918  00000918  0000186a  2**3  ALLOC
  7 .debug_info    00001297  00000000  00000000  0000186c  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_abbrev  00000734  00000000  00000000  00002b03  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_aranges 00000190  00000000  00000000  00003238  2**3  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_ranges  00000128  00000000  00000000  000033c8  2**3  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_macro   0000239e  00000000  00000000  000034f0  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_line    00001ec5  00000000  00000000  0000588e  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_str     00007aa8  00000000  00000000  00007753  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .comment       00000034  00000000  00000000  0000f1fb  2**0  CONTENTS, READONLY
 15 .debug_frame   00000454  00000000  00000000  0000f230  2**2  CONTENTS, READONLY, DEBUGGING, OCTETS
SYMBOL TABLE:
00000000 l    d  .text	00000000 .text
00000820 l    d  .ctors	00000000 .ctors
00000820 l    d  .rodata	00000000 .rodata
0000086c l    d  .data	00000000 .data
0000086c l    d  .bss	00000000 .bss
00000914 l    d  .heap	00000000 .heap
00000918 l    d  .stack	00000000 .stack
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 ./src/bsp/driver/riscv_mc/crt0.o
000000f4 l       .text	00000000 crtInit
0000006a l       .text	00000000 __handle_isr
0000005c l       .text	00000000 __handle_esr
0000006c l       .text	00000000 __handle_exit
00000110 l       .text	00000000 bss_init
0000011c l       .text	00000000 bss_loop
00000128 l       .text	00000000 bss_done
0000012a l       .text	00000000 infinitLoop
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 interrupt.c
00000000 l    df *ABS*	00000000 pic.c
00000000 l    df *ABS*	00000000 stdlib.c
000002bc l     F .text	0000001c printf_c
000002d8 l     F .text	00000038 printf_s
00000310 l     F .text	000000b0 printf_d
000003c0 l     F .text	000000ca printf_x
00000000 l    df *ABS*	00000000 main.c
00000870 l     O .bss	00000001 idx.0
00000000 l    df *ABS*	00000000 utils.c
00000292  w    F .text	0000002a putchar
0000048a  w    F .text	0000014c printf
0000106c g       .data	00000000 __global_pointer$
00000820 g       .text	00000000 _etext
00000258 g     F .text	0000003a pic_int_pending
00000820 g       .ctors	00000000 _ctors_end
00000132 g     F .text	000000be irq_callback
000001f0 g     F .text	00000040 esr_callback
00000774 g     F .text	00000048 .hidden __udivsi3
00000692 g     F .text	00000036 uartPutC
0000086c g       .bss	00000000 _bss_start
0000086c g     O .bss	00000004 pic_dev
00000914 g       .bss	00000000 _bss_end
000007bc g     F .text	00000010 .hidden __umodsi3
000008bc g     O .bss	00000058 uart_core_uart
00000000 g       .text	00000000 _ftext
00000000 g       .text	00000000 _start
00000820 g       .ctors	00000000 _ctors_start
00000a00 g       *ABS*	00000000 _STACK_SIZE
00000704 g     F .text	00000066 delayMS
000005d6 g     F .text	000000bc main
00000012 g       .text	00000000 trap_entry
00000000 g       *ABS*	00000000 _HEAP_SIZE
00000092 g     F .text	00000062 uart_putc
00000230 g     F .text	00000028 pic_int_clear
0000076c g     F .text	00000084 .hidden __divsi3
00001318 g       .stack	00000000 _stack_start
00000874 g     O .bss	00000048 int_table
000007f0 g     F .text	00000030 .hidden __modsi3
000006c8 g     F .text	0000003c uartPutS
00000820 g       .ctors	00000000 _dtors_start



Disassembly of section .text:

00000000 <_ftext>:
_ftext():
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:8
.global main
.weak   irq_callback
.weak   esr_callback

_start:
  j crtInit
   0:	0f40006f          	j	f4 <crtInit>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:9
  nop
   4:	0001                	nop
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:10
  nop
   6:	0001                	nop
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:11
  nop
   8:	0001                	nop
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:12
  nop
   a:	0001                	nop
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:13
  nop
   c:	0001                	nop
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:14
  nop
   e:	0001                	nop
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:15
  nop
  10:	0001                	nop

00000012 <trap_entry>:
trap_entry():
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:19

.global  trap_entry
trap_entry:
  sw x1,  - 1*4(sp)
  12:	fe112e23          	sw	ra,-4(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:20
  sw x5,  - 2*4(sp)
  16:	fe512c23          	sw	t0,-8(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:21
  sw x6,  - 3*4(sp)
  1a:	fe612a23          	sw	t1,-12(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:22
  sw x7,  - 4*4(sp)
  1e:	fe712823          	sw	t2,-16(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:23
  sw x10, - 5*4(sp)
  22:	fea12623          	sw	a0,-20(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:24
  sw x11, - 6*4(sp)
  26:	feb12423          	sw	a1,-24(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:25
  sw x12, - 7*4(sp)
  2a:	fec12223          	sw	a2,-28(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:26
  sw x13, - 8*4(sp)
  2e:	fed12023          	sw	a3,-32(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:27
  sw x14, - 9*4(sp)
  32:	fce12e23          	sw	a4,-36(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:28
  sw x15, -10*4(sp)
  36:	fcf12c23          	sw	a5,-40(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:29
  sw x16, -11*4(sp)
  3a:	fd012a23          	sw	a6,-44(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:30
  sw x17, -12*4(sp)
  3e:	fd112823          	sw	a7,-48(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:31
  sw x28, -13*4(sp)
  42:	fdc12623          	sw	t3,-52(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:32
  sw x29, -14*4(sp)
  46:	fdd12423          	sw	t4,-56(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:33
  sw x30, -15*4(sp)
  4a:	fde12223          	sw	t5,-60(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:34
  sw x31, -16*4(sp)
  4e:	fdf12023          	sw	t6,-64(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:35
  addi sp,sp,-16*4
  52:	7139                	addi	sp,sp,-64
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:36
  csrr a0, mcause    // load mcause value as parameter
  54:	34202573          	csrr	a0,mcause
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:37
  bltz a0, __handle_isr
  58:	00054963          	bltz	a0,6a <__handle_isr>

0000005c <__handle_esr>:
__handle_esr():
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:39
__handle_esr:
  csrr a1, mepc
  5c:	341025f3          	csrr	a1,mepc
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:40
  mv   a2, sp
  60:	860a                	mv	a2,sp
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:41
  call esr_callback
  62:	2279                	jal	1f0 <esr_callback>
  64:	34151073          	csrw	mepc,a0
  68:	a011                	j	6c <__handle_exit>

0000006a <__handle_isr>:
__handle_isr():
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:42
  csrw mepc, a0
  6a:	20e1                	jal	132 <irq_callback>

0000006c <__handle_exit>:
__handle_exit():
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:42
  6c:	50f2                	lw	ra,60(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:43
  j    __handle_exit
  6e:	52e2                	lw	t0,56(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:45
__handle_isr:
  call irq_callback
  70:	5352                	lw	t1,52(sp)
  72:	53c2                	lw	t2,48(sp)
  74:	5532                	lw	a0,44(sp)
  76:	55a2                	lw	a1,40(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:47
__handle_exit:
  lw x1 , 15*4(sp)
  78:	5612                	lw	a2,36(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:48
  lw x5,  14*4(sp)
  7a:	5682                	lw	a3,32(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:49
  lw x6,  13*4(sp)
  7c:	4772                	lw	a4,28(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:50
  lw x7,  12*4(sp)
  7e:	47e2                	lw	a5,24(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:51
  lw x10, 11*4(sp)
  80:	4852                	lw	a6,20(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:52
  lw x11, 10*4(sp)
  82:	48c2                	lw	a7,16(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:53
  lw x12,  9*4(sp)
  84:	4e32                	lw	t3,12(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:54
  lw x13,  8*4(sp)
  86:	4ea2                	lw	t4,8(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:55
  lw x14,  7*4(sp)
  88:	4f12                	lw	t5,4(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:56
  lw x15,  6*4(sp)
  8a:	4f82                	lw	t6,0(sp)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:57
  lw x16,  5*4(sp)
  8c:	6121                	addi	sp,sp,64
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:58
  lw x17,  4*4(sp)
  8e:	30200073          	mret

00000092 <uart_putc>:
uart_putc():
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/uart/uart.c:291
 * Returns 0 if no error
 ***************************************************************
*/
unsigned char uart_putc(struct uart_instance *this_uart,
			unsigned char ucChar)
{
  92:	7179                	addi	sp,sp,-48
  94:	d622                	sw	s0,44(sp)
  96:	1800                	addi	s0,sp,48
  98:	fca42e23          	sw	a0,-36(s0)
  9c:	87ae                	mv	a5,a1
  9e:	fcf40da3          	sb	a5,-37(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/uart/uart.c:294
	volatile unsigned char uiValue;
	volatile struct uart_dev *dev;
	if (NULL == this_uart) {
  a2:	fdc42783          	lw	a5,-36(s0)
  a6:	e399                	bnez	a5,ac <uart_putc+0x1a>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/uart/uart.c:295
		return 1;
  a8:	4785                	li	a5,1
  aa:	a089                	j	ec <uart_putc+0x5a>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/uart/uart.c:297
	}
	dev = (volatile struct uart_dev *) (this_uart->base);
  ac:	fdc42783          	lw	a5,-36(s0)
  b0:	43dc                	lw	a5,4(a5)
  b2:	fef42623          	sw	a5,-20(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/uart/uart.c:329
	} else
#endif
	{
		do {
			/* if uart's ready to accept character, send immediately */
			uiValue = dev->lsr;
  b6:	fec42783          	lw	a5,-20(s0)
  ba:	4bdc                	lw	a5,20(a5)
  bc:	0ff7f793          	andi	a5,a5,255
  c0:	fef405a3          	sb	a5,-21(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/uart/uart.c:330
			if (uiValue & UART_LSR_TX_RDY_MASK) {
  c4:	feb44783          	lbu	a5,-21(s0)
  c8:	0ff7f793          	andi	a5,a5,255
  cc:	0207f793          	andi	a5,a5,32
  d0:	cb81                	beqz	a5,e0 <uart_putc+0x4e>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/uart/uart.c:331
				dev->rxtx = ucChar;
  d2:	fdb44703          	lbu	a4,-37(s0)
  d6:	fec42783          	lw	a5,-20(s0)
  da:	c398                	sw	a4,0(a5)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/uart/uart.c:332
				return (0);
  dc:	4781                	li	a5,0
  de:	a039                	j	ec <uart_putc+0x5a>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/uart/uart.c:336
			}

			/* if non-blocking tx, return immediately */
			if (this_uart->blockingTx == 0)
  e0:	fdc42783          	lw	a5,-36(s0)
  e4:	01e7c783          	lbu	a5,30(a5)
  e8:	f7f9                	bnez	a5,b6 <uart_putc+0x24>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/uart/uart.c:337
				return (UART_ERR_WOULD_BLOCK);
  ea:	4785                	li	a5,1
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/uart/uart.c:344
		} while (1);
	}

	/* all done */
	return 0;
}
  ec:	853e                	mv	a0,a5
  ee:	5432                	lw	s0,44(sp)
  f0:	6145                	addi	sp,sp,48
  f2:	8082                	ret

000000f4 <crtInit>:
crtInit():
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:69
  mret
  .text


crtInit:
  la t0, trap_entry
  f4:	01200293          	li	t0,18
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:70
  csrw mtvec, t0
  f8:	30529073          	csrw	mtvec,t0
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:71
  csrwi mstatus, 0
  fc:	30005073          	csrwi	mstatus,0
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:72
  csrwi mie, 0
 100:	30405073          	csrwi	mie,0
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:76

  .option push
  .option norelax
  la gp, __global_pointer$
 104:	00001197          	auipc	gp,0x1
 108:	f6818193          	addi	gp,gp,-152 # 106c <__global_pointer$>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:78
  .option pop
  la sp, _stack_start
 10c:	2ac18113          	addi	sp,gp,684 # 1318 <_stack_start>

00000110 <bss_init>:
bss_init():
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:81

bss_init:
  la a0, _bss_start
 110:	00000517          	auipc	a0,0x0
 114:	75c50513          	addi	a0,a0,1884 # 86c <pic_dev>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:82
  la a1, _bss_end
 118:	8a818593          	addi	a1,gp,-1880 # 914 <_bss_end>

0000011c <bss_loop>:
bss_loop():
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:84
bss_loop:
  beq a0,a1,bss_done
 11c:	00b50663          	beq	a0,a1,128 <bss_done>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:85
  sw zero,0(a0)
 120:	00052023          	sw	zero,0(a0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:86
  add a0,a0,4
 124:	0511                	addi	a0,a0,4
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:87
  j bss_loop
 126:	bfdd                	j	11c <bss_loop>

00000128 <bss_done>:
bss_done():
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:111
//  li a0, 0x880     //880 enable timer + external interrupts
//  csrw mie,a0
//  li a0, 0x1808     //1808 enable interrupts
//  csrw mstatus,a0

  call main
 128:	217d                	jal	5d6 <main>

0000012a <infinitLoop>:
infinitLoop():
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:113
infinitLoop:
  j infinitLoop
 12a:	a001                	j	12a <infinitLoop>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:116

irq_callback:
  ret
 12c:	8082                	ret
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/crt0.S:119

esr_callback:
  j esr_callback
 12e:	0c20006f          	j	1f0 <esr_callback>

00000132 <irq_callback>:
irq_callback():
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:57
#include "interrupt.h"

extern struct interrupt_entry int_table[S_INT_NUM];

void irq_callback(unsigned int mcause)
{
 132:	7179                	addi	sp,sp,-48
 134:	d606                	sw	ra,44(sp)
 136:	d422                	sw	s0,40(sp)
 138:	1800                	addi	s0,sp,48
 13a:	fca42e23          	sw	a0,-36(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:59

	if ((mcause & MCAUSE_VAL_MASK) == MCAUSE_VAL_MTIP) {
 13e:	fdc42783          	lw	a5,-36(s0)
 142:	00f7f713          	andi	a4,a5,15
 146:	479d                	li	a5,7
 148:	02f71263          	bne	a4,a5,16c <irq_callback+0x3a>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:60
		if (int_table[S_INT_TIMER].isr) {
 14c:	6785                	lui	a5,0x1
 14e:	87478793          	addi	a5,a5,-1932 # 874 <int_table>
 152:	43bc                	lw	a5,64(a5)
 154:	cbc9                	beqz	a5,1e6 <irq_callback+0xb4>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:61
			int_table[S_INT_TIMER].isr(int_table[S_INT_TIMER].
 156:	6785                	lui	a5,0x1
 158:	87478793          	addi	a5,a5,-1932 # 874 <int_table>
 15c:	43b8                	lw	a4,64(a5)
 15e:	6785                	lui	a5,0x1
 160:	87478793          	addi	a5,a5,-1932 # 874 <int_table>
 164:	43fc                	lw	a5,68(a5)
 166:	853e                	mv	a0,a5
 168:	9702                	jalr	a4
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:76
				}
				pic_int_clear(idx);
			}
		}
	}
}
 16a:	a8b5                	j	1e6 <irq_callback+0xb4>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:64
	} else if ((mcause & MCAUSE_VAL_MASK) == MCASUE_VAL_MEIP) {
 16c:	fdc42783          	lw	a5,-36(s0)
 170:	00f7f713          	andi	a4,a5,15
 174:	47ad                	li	a5,11
 176:	06f71863          	bne	a4,a5,1e6 <irq_callback+0xb4>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:66
		for (idx = S_INT_PIC0; idx < S_INT_NUM; idx++) {
 17a:	fe042623          	sw	zero,-20(s0)
 17e:	a8b9                	j	1dc <irq_callback+0xaa>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:67
			if (pic_int_pending(idx)) {
 180:	fec42783          	lw	a5,-20(s0)
 184:	0ff7f793          	andi	a5,a5,255
 188:	853e                	mv	a0,a5
 18a:	20f9                	jal	258 <pic_int_pending>
 18c:	87aa                	mv	a5,a0
 18e:	c3b1                	beqz	a5,1d2 <irq_callback+0xa0>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:68
				if (int_table[idx].isr) {
 190:	6785                	lui	a5,0x1
 192:	87478713          	addi	a4,a5,-1932 # 874 <int_table>
 196:	fec42783          	lw	a5,-20(s0)
 19a:	078e                	slli	a5,a5,0x3
 19c:	97ba                	add	a5,a5,a4
 19e:	439c                	lw	a5,0(a5)
 1a0:	c39d                	beqz	a5,1c6 <irq_callback+0x94>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:69
					int_table[idx].isr(int_table[idx].
 1a2:	6785                	lui	a5,0x1
 1a4:	87478713          	addi	a4,a5,-1932 # 874 <int_table>
 1a8:	fec42783          	lw	a5,-20(s0)
 1ac:	078e                	slli	a5,a5,0x3
 1ae:	97ba                	add	a5,a5,a4
 1b0:	4394                	lw	a3,0(a5)
 1b2:	6785                	lui	a5,0x1
 1b4:	87478713          	addi	a4,a5,-1932 # 874 <int_table>
 1b8:	fec42783          	lw	a5,-20(s0)
 1bc:	078e                	slli	a5,a5,0x3
 1be:	97ba                	add	a5,a5,a4
 1c0:	43dc                	lw	a5,4(a5)
 1c2:	853e                	mv	a0,a5
 1c4:	9682                	jalr	a3
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:72
				pic_int_clear(idx);
 1c6:	fec42783          	lw	a5,-20(s0)
 1ca:	0ff7f793          	andi	a5,a5,255
 1ce:	853e                	mv	a0,a5
 1d0:	2085                	jal	230 <pic_int_clear>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:66 (discriminator 2)
		for (idx = S_INT_PIC0; idx < S_INT_NUM; idx++) {
 1d2:	fec42783          	lw	a5,-20(s0)
 1d6:	0785                	addi	a5,a5,1
 1d8:	fef42623          	sw	a5,-20(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:66 (discriminator 1)
 1dc:	fec42703          	lw	a4,-20(s0)
 1e0:	47a1                	li	a5,8
 1e2:	f8e7dfe3          	bge	a5,a4,180 <irq_callback+0x4e>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:76
}
 1e6:	0001                	nop
 1e8:	50b2                	lw	ra,44(sp)
 1ea:	5422                	lw	s0,40(sp)
 1ec:	6145                	addi	sp,sp,48
 1ee:	8082                	ret

000001f0 <esr_callback>:
esr_callback():
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:80

unsigned int esr_callback(unsigned int mcause, unsigned int mepc,
			  unsigned int sp)
{
 1f0:	1101                	addi	sp,sp,-32
 1f2:	ce06                	sw	ra,28(sp)
 1f4:	cc22                	sw	s0,24(sp)
 1f6:	1000                	addi	s0,sp,32
 1f8:	fea42623          	sw	a0,-20(s0)
 1fc:	feb42423          	sw	a1,-24(s0)
 200:	fec42223          	sw	a2,-28(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:82

	printf("Exception caught: mcause=%d ,", mcause);
 204:	fec42583          	lw	a1,-20(s0)
 208:	6785                	lui	a5,0x1
 20a:	82078513          	addi	a0,a5,-2016 # 820 <_etext>
 20e:	2cb5                	jal	48a <printf>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:83
	printf("mepc=%x, sp=%x \r\n", mepc, sp);
 210:	fe442603          	lw	a2,-28(s0)
 214:	fe842583          	lw	a1,-24(s0)
 218:	6785                	lui	a5,0x1
 21a:	84078513          	addi	a0,a5,-1984 # 840 <_etext+0x20>
 21e:	24b5                	jal	48a <printf>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:107
		break;
	}

	printf("\r\n");
#endif
	return mepc + 4;
 220:	fe842783          	lw	a5,-24(s0)
 224:	0791                	addi	a5,a5,4
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/interrupt.c:108
}
 226:	853e                	mv	a0,a5
 228:	40f2                	lw	ra,28(sp)
 22a:	4462                	lw	s0,24(sp)
 22c:	6105                	addi	sp,sp,32
 22e:	8082                	ret

00000230 <pic_int_clear>:
pic_int_clear():
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:94
	pic_dev->pic_en &= (~(1 << src));
	return 0;
}

unsigned char pic_int_clear(unsigned char src)
{
 230:	1101                	addi	sp,sp,-32
 232:	ce22                	sw	s0,28(sp)
 234:	1000                	addi	s0,sp,32
 236:	87aa                	mv	a5,a0
 238:	fef407a3          	sb	a5,-17(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:95
	pic_dev->pic_status = 1 << (src);
 23c:	fef44783          	lbu	a5,-17(s0)
 240:	4705                	li	a4,1
 242:	00f71733          	sll	a4,a4,a5
 246:	6785                	lui	a5,0x1
 248:	86c7a783          	lw	a5,-1940(a5) # 86c <pic_dev>
 24c:	c398                	sw	a4,0(a5)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:96
	return 0;
 24e:	4781                	li	a5,0
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:97
}
 250:	853e                	mv	a0,a5
 252:	4472                	lw	s0,28(sp)
 254:	6105                	addi	sp,sp,32
 256:	8082                	ret

00000258 <pic_int_pending>:
pic_int_pending():
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:100

unsigned char pic_int_pending(unsigned char src)
{
 258:	7179                	addi	sp,sp,-48
 25a:	d622                	sw	s0,44(sp)
 25c:	1800                	addi	s0,sp,48
 25e:	87aa                	mv	a5,a0
 260:	fcf40fa3          	sb	a5,-33(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:101
	unsigned int ifr = pic_dev->pic_status;
 264:	6785                	lui	a5,0x1
 266:	86c7a783          	lw	a5,-1940(a5) # 86c <pic_dev>
 26a:	439c                	lw	a5,0(a5)
 26c:	fef42623          	sw	a5,-20(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:103

	if (ifr & (1 << src)) {
 270:	fdf44783          	lbu	a5,-33(s0)
 274:	4705                	li	a4,1
 276:	00f717b3          	sll	a5,a4,a5
 27a:	873e                	mv	a4,a5
 27c:	fec42783          	lw	a5,-20(s0)
 280:	8ff9                	and	a5,a5,a4
 282:	c399                	beqz	a5,288 <pic_int_pending+0x30>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:104
		return 1;
 284:	4785                	li	a5,1
 286:	a011                	j	28a <pic_int_pending+0x32>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:107
	}

	return 0;
 288:	4781                	li	a5,0
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/pic.c:108
}
 28a:	853e                	mv	a0,a5
 28c:	5432                	lw	s0,44(sp)
 28e:	6145                	addi	sp,sp,48
 290:	8082                	ret

00000292 <putchar>:
putchar():
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:78
//struct uart_instance *g_stdio_uart = NULL;
extern struct uart_instance uart_core_uart;
#endif

int __attribute__((weak)) putchar(int c)
{
 292:	1101                	addi	sp,sp,-32
 294:	ce06                	sw	ra,28(sp)
 296:	cc22                	sw	s0,24(sp)
 298:	1000                	addi	s0,sp,32
 29a:	fea42623          	sw	a0,-20(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:81
#ifdef LSCC_STDIO_UART_APB
	//Initialize the uart driver if it is the first time this function is called
	uart_putc(&uart_core_uart, c);
 29e:	fec42783          	lw	a5,-20(s0)
 2a2:	0ff7f793          	andi	a5,a5,255
 2a6:	85be                	mv	a1,a5
 2a8:	6785                	lui	a5,0x1
 2aa:	8bc78513          	addi	a0,a5,-1860 # 8bc <uart_core_uart>
 2ae:	33d5                	jal	92 <uart_putc>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:83
#endif
	return 0;
 2b0:	4781                	li	a5,0
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:84
}
 2b2:	853e                	mv	a0,a5
 2b4:	40f2                	lw	ra,28(sp)
 2b6:	4462                	lw	s0,24(sp)
 2b8:	6105                	addi	sp,sp,32
 2ba:	8082                	ret

000002bc <printf_c>:
printf_c():
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:87

static void printf_c(int c)
{
 2bc:	1101                	addi	sp,sp,-32
 2be:	ce06                	sw	ra,28(sp)
 2c0:	cc22                	sw	s0,24(sp)
 2c2:	1000                	addi	s0,sp,32
 2c4:	fea42623          	sw	a0,-20(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:88
	putchar(c);
 2c8:	fec42503          	lw	a0,-20(s0)
 2cc:	37d9                	jal	292 <putchar>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:89
}
 2ce:	0001                	nop
 2d0:	40f2                	lw	ra,28(sp)
 2d2:	4462                	lw	s0,24(sp)
 2d4:	6105                	addi	sp,sp,32
 2d6:	8082                	ret

000002d8 <printf_s>:
printf_s():
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:92

static void printf_s(char *p)
{
 2d8:	1101                	addi	sp,sp,-32
 2da:	ce06                	sw	ra,28(sp)
 2dc:	cc22                	sw	s0,24(sp)
 2de:	1000                	addi	s0,sp,32
 2e0:	fea42623          	sw	a0,-20(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:93
	while (*p)
 2e4:	a819                	j	2fa <printf_s+0x22>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:94
		putchar(*(p++));
 2e6:	fec42783          	lw	a5,-20(s0)
 2ea:	00178713          	addi	a4,a5,1
 2ee:	fee42623          	sw	a4,-20(s0)
 2f2:	00078783          	lb	a5,0(a5)
 2f6:	853e                	mv	a0,a5
 2f8:	3f69                	jal	292 <putchar>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:93
	while (*p)
 2fa:	fec42783          	lw	a5,-20(s0)
 2fe:	00078783          	lb	a5,0(a5)
 302:	f3f5                	bnez	a5,2e6 <printf_s+0xe>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:95
}
 304:	0001                	nop
 306:	0001                	nop
 308:	40f2                	lw	ra,28(sp)
 30a:	4462                	lw	s0,24(sp)
 30c:	6105                	addi	sp,sp,32
 30e:	8082                	ret

00000310 <printf_d>:
printf_d():
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:98

static void printf_d(int val)
{
 310:	715d                	addi	sp,sp,-80
 312:	c686                	sw	ra,76(sp)
 314:	c4a2                	sw	s0,72(sp)
 316:	0880                	addi	s0,sp,80
 318:	faa42e23          	sw	a0,-68(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:100
	char buffer[32];
	char *p = buffer;
 31c:	fcc40793          	addi	a5,s0,-52
 320:	fef42623          	sw	a5,-20(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:101
	if (val < 0) {
 324:	fbc42783          	lw	a5,-68(s0)
 328:	0407db63          	bgez	a5,37e <printf_d+0x6e>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:102
		printf_c('-');
 32c:	02d00513          	li	a0,45
 330:	3771                	jal	2bc <printf_c>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:103
		val = -val;
 332:	fbc42783          	lw	a5,-68(s0)
 336:	40f007b3          	neg	a5,a5
 33a:	faf42e23          	sw	a5,-68(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:105
	}
	while (val || p == buffer) {
 33e:	a081                	j	37e <printf_d+0x6e>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:106
		*(p++) = '0' + val % 10;
 340:	fbc42783          	lw	a5,-68(s0)
 344:	45a9                	li	a1,10
 346:	853e                	mv	a0,a5
 348:	2165                	jal	7f0 <__modsi3>
 34a:	87aa                	mv	a5,a0
 34c:	0ff7f793          	andi	a5,a5,255
 350:	03078793          	addi	a5,a5,48
 354:	0ff7f693          	andi	a3,a5,255
 358:	fec42783          	lw	a5,-20(s0)
 35c:	00178713          	addi	a4,a5,1
 360:	fee42623          	sw	a4,-20(s0)
 364:	01869713          	slli	a4,a3,0x18
 368:	8761                	srai	a4,a4,0x18
 36a:	00e78023          	sb	a4,0(a5)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:107
		val = val / 10;
 36e:	fbc42783          	lw	a5,-68(s0)
 372:	45a9                	li	a1,10
 374:	853e                	mv	a0,a5
 376:	2edd                	jal	76c <__divsi3>
 378:	87aa                	mv	a5,a0
 37a:	faf42e23          	sw	a5,-68(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:105
	while (val || p == buffer) {
 37e:	fbc42783          	lw	a5,-68(s0)
 382:	ffdd                	bnez	a5,340 <printf_d+0x30>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:105 (discriminator 1)
 384:	fcc40793          	addi	a5,s0,-52
 388:	fec42703          	lw	a4,-20(s0)
 38c:	faf70ae3          	beq	a4,a5,340 <printf_d+0x30>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:109
	}
	while (p != buffer)
 390:	a821                	j	3a8 <printf_d+0x98>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:110
		printf_c(*(--p));
 392:	fec42783          	lw	a5,-20(s0)
 396:	17fd                	addi	a5,a5,-1
 398:	fef42623          	sw	a5,-20(s0)
 39c:	fec42783          	lw	a5,-20(s0)
 3a0:	00078783          	lb	a5,0(a5)
 3a4:	853e                	mv	a0,a5
 3a6:	3f19                	jal	2bc <printf_c>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:109
	while (p != buffer)
 3a8:	fcc40793          	addi	a5,s0,-52
 3ac:	fec42703          	lw	a4,-20(s0)
 3b0:	fef711e3          	bne	a4,a5,392 <printf_d+0x82>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:111
}
 3b4:	0001                	nop
 3b6:	0001                	nop
 3b8:	40b6                	lw	ra,76(sp)
 3ba:	4426                	lw	s0,72(sp)
 3bc:	6161                	addi	sp,sp,80
 3be:	8082                	ret

000003c0 <printf_x>:
printf_x():
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:114

static void printf_x(unsigned int val)
{
 3c0:	715d                	addi	sp,sp,-80
 3c2:	c686                	sw	ra,76(sp)
 3c4:	c4a2                	sw	s0,72(sp)
 3c6:	0880                	addi	s0,sp,80
 3c8:	faa42e23          	sw	a0,-68(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:116
	char buffer[32];
	char *p = buffer;
 3cc:	fcc40793          	addi	a5,s0,-52
 3d0:	fef42623          	sw	a5,-20(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:118

	while (val || p == buffer) {
 3d4:	a895                	j	448 <printf_x+0x88>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:119
		if ((val % 16) > 9) {
 3d6:	fbc42783          	lw	a5,-68(s0)
 3da:	00f7f713          	andi	a4,a5,15
 3de:	47a5                	li	a5,9
 3e0:	02e7f963          	bgeu	a5,a4,412 <printf_x+0x52>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:120
			*(p++) = 'a' + val % 16 - 10;
 3e4:	fbc42783          	lw	a5,-68(s0)
 3e8:	0ff7f793          	andi	a5,a5,255
 3ec:	8bbd                	andi	a5,a5,15
 3ee:	0ff7f793          	andi	a5,a5,255
 3f2:	05778793          	addi	a5,a5,87
 3f6:	0ff7f693          	andi	a3,a5,255
 3fa:	fec42783          	lw	a5,-20(s0)
 3fe:	00178713          	addi	a4,a5,1
 402:	fee42623          	sw	a4,-20(s0)
 406:	01869713          	slli	a4,a3,0x18
 40a:	8761                	srai	a4,a4,0x18
 40c:	00e78023          	sb	a4,0(a5)
 410:	a03d                	j	43e <printf_x+0x7e>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:122
		} else {
			*(p++) = '0' + val % 16;
 412:	fbc42783          	lw	a5,-68(s0)
 416:	0ff7f793          	andi	a5,a5,255
 41a:	8bbd                	andi	a5,a5,15
 41c:	0ff7f793          	andi	a5,a5,255
 420:	03078793          	addi	a5,a5,48
 424:	0ff7f693          	andi	a3,a5,255
 428:	fec42783          	lw	a5,-20(s0)
 42c:	00178713          	addi	a4,a5,1
 430:	fee42623          	sw	a4,-20(s0)
 434:	01869713          	slli	a4,a3,0x18
 438:	8761                	srai	a4,a4,0x18
 43a:	00e78023          	sb	a4,0(a5)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:124
		}
		val = val / 16;
 43e:	fbc42783          	lw	a5,-68(s0)
 442:	8391                	srli	a5,a5,0x4
 444:	faf42e23          	sw	a5,-68(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:118
	while (val || p == buffer) {
 448:	fbc42783          	lw	a5,-68(s0)
 44c:	f7c9                	bnez	a5,3d6 <printf_x+0x16>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:118 (discriminator 1)
 44e:	fcc40793          	addi	a5,s0,-52
 452:	fec42703          	lw	a4,-20(s0)
 456:	f8f700e3          	beq	a4,a5,3d6 <printf_x+0x16>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:126
	}
	while (p != buffer)
 45a:	a821                	j	472 <printf_x+0xb2>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:127
		printf_c(*(--p));
 45c:	fec42783          	lw	a5,-20(s0)
 460:	17fd                	addi	a5,a5,-1
 462:	fef42623          	sw	a5,-20(s0)
 466:	fec42783          	lw	a5,-20(s0)
 46a:	00078783          	lb	a5,0(a5)
 46e:	853e                	mv	a0,a5
 470:	35b1                	jal	2bc <printf_c>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:126
	while (p != buffer)
 472:	fcc40793          	addi	a5,s0,-52
 476:	fec42703          	lw	a4,-20(s0)
 47a:	fef711e3          	bne	a4,a5,45c <printf_x+0x9c>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:128
}
 47e:	0001                	nop
 480:	0001                	nop
 482:	40b6                	lw	ra,76(sp)
 484:	4426                	lw	s0,72(sp)
 486:	6161                	addi	sp,sp,80
 488:	8082                	ret

0000048a <printf>:
printf():
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:131

int __attribute__((weak)) printf(const char *format, ...)
{
 48a:	715d                	addi	sp,sp,-80
 48c:	d606                	sw	ra,44(sp)
 48e:	d422                	sw	s0,40(sp)
 490:	1800                	addi	s0,sp,48
 492:	fca42e23          	sw	a0,-36(s0)
 496:	c04c                	sw	a1,4(s0)
 498:	c410                	sw	a2,8(s0)
 49a:	c454                	sw	a3,12(s0)
 49c:	c818                	sw	a4,16(s0)
 49e:	c85c                	sw	a5,20(s0)
 4a0:	01042c23          	sw	a6,24(s0)
 4a4:	01142e23          	sw	a7,28(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:135
	int i;
	va_list ap;		// @suppress("Type cannot be resolved")

	va_start(ap, format);
 4a8:	02040793          	addi	a5,s0,32
 4ac:	fcf42c23          	sw	a5,-40(s0)
 4b0:	fd842783          	lw	a5,-40(s0)
 4b4:	1791                	addi	a5,a5,-28
 4b6:	fef42423          	sw	a5,-24(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:137

	for (i = 0; format[i]; i++)
 4ba:	fe042623          	sw	zero,-20(s0)
 4be:	a8ed                	j	5b8 <printf+0x12e>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:138
		if (format[i] == '%') {
 4c0:	fec42783          	lw	a5,-20(s0)
 4c4:	fdc42703          	lw	a4,-36(s0)
 4c8:	97ba                	add	a5,a5,a4
 4ca:	00078703          	lb	a4,0(a5)
 4ce:	02500793          	li	a5,37
 4d2:	0cf71563          	bne	a4,a5,59c <printf+0x112>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:139
			while (format[++i]) {
 4d6:	a06d                	j	580 <printf+0xf6>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:140
				if (format[i] == 'c') {
 4d8:	fec42783          	lw	a5,-20(s0)
 4dc:	fdc42703          	lw	a4,-36(s0)
 4e0:	97ba                	add	a5,a5,a4
 4e2:	00078703          	lb	a4,0(a5)
 4e6:	06300793          	li	a5,99
 4ea:	00f71c63          	bne	a4,a5,502 <printf+0x78>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:141
					printf_c(va_arg(ap, int));
 4ee:	fe842783          	lw	a5,-24(s0)
 4f2:	00478713          	addi	a4,a5,4
 4f6:	fee42423          	sw	a4,-24(s0)
 4fa:	439c                	lw	a5,0(a5)
 4fc:	853e                	mv	a0,a5
 4fe:	3b7d                	jal	2bc <printf_c>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:142
					break;
 500:	a07d                	j	5ae <printf+0x124>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:144
				}
				if (format[i] == 's') {
 502:	fec42783          	lw	a5,-20(s0)
 506:	fdc42703          	lw	a4,-36(s0)
 50a:	97ba                	add	a5,a5,a4
 50c:	00078703          	lb	a4,0(a5)
 510:	07300793          	li	a5,115
 514:	00f71c63          	bne	a4,a5,52c <printf+0xa2>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:145
					printf_s(va_arg(ap, char *));
 518:	fe842783          	lw	a5,-24(s0)
 51c:	00478713          	addi	a4,a5,4
 520:	fee42423          	sw	a4,-24(s0)
 524:	439c                	lw	a5,0(a5)
 526:	853e                	mv	a0,a5
 528:	3b45                	jal	2d8 <printf_s>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:146
					break;
 52a:	a051                	j	5ae <printf+0x124>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:148
				}
				if (format[i] == 'd') {
 52c:	fec42783          	lw	a5,-20(s0)
 530:	fdc42703          	lw	a4,-36(s0)
 534:	97ba                	add	a5,a5,a4
 536:	00078703          	lb	a4,0(a5)
 53a:	06400793          	li	a5,100
 53e:	00f71c63          	bne	a4,a5,556 <printf+0xcc>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:149
					printf_d(va_arg(ap, int));
 542:	fe842783          	lw	a5,-24(s0)
 546:	00478713          	addi	a4,a5,4
 54a:	fee42423          	sw	a4,-24(s0)
 54e:	439c                	lw	a5,0(a5)
 550:	853e                	mv	a0,a5
 552:	3b7d                	jal	310 <printf_d>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:150
					break;
 554:	a8a9                	j	5ae <printf+0x124>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:152
				}
				if (format[i] == 'x') {
 556:	fec42783          	lw	a5,-20(s0)
 55a:	fdc42703          	lw	a4,-36(s0)
 55e:	97ba                	add	a5,a5,a4
 560:	00078703          	lb	a4,0(a5)
 564:	07800793          	li	a5,120
 568:	00f71c63          	bne	a4,a5,580 <printf+0xf6>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:153
					printf_x(va_arg(ap, int));
 56c:	fe842783          	lw	a5,-24(s0)
 570:	00478713          	addi	a4,a5,4
 574:	fee42423          	sw	a4,-24(s0)
 578:	439c                	lw	a5,0(a5)
 57a:	853e                	mv	a0,a5
 57c:	3591                	jal	3c0 <printf_x>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:154
					break;
 57e:	a805                	j	5ae <printf+0x124>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:139
			while (format[++i]) {
 580:	fec42783          	lw	a5,-20(s0)
 584:	0785                	addi	a5,a5,1
 586:	fef42623          	sw	a5,-20(s0)
 58a:	fec42783          	lw	a5,-20(s0)
 58e:	fdc42703          	lw	a4,-36(s0)
 592:	97ba                	add	a5,a5,a4
 594:	00078783          	lb	a5,0(a5)
 598:	f3a1                	bnez	a5,4d8 <printf+0x4e>
 59a:	a811                	j	5ae <printf+0x124>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:158
				}
			}
		} else
			printf_c(format[i]);
 59c:	fec42783          	lw	a5,-20(s0)
 5a0:	fdc42703          	lw	a4,-36(s0)
 5a4:	97ba                	add	a5,a5,a4
 5a6:	00078783          	lb	a5,0(a5)
 5aa:	853e                	mv	a0,a5
 5ac:	3b01                	jal	2bc <printf_c>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:137 (discriminator 2)
	for (i = 0; format[i]; i++)
 5ae:	fec42783          	lw	a5,-20(s0)
 5b2:	0785                	addi	a5,a5,1
 5b4:	fef42623          	sw	a5,-20(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:137 (discriminator 1)
 5b8:	fec42783          	lw	a5,-20(s0)
 5bc:	fdc42703          	lw	a4,-36(s0)
 5c0:	97ba                	add	a5,a5,a4
 5c2:	00078783          	lb	a5,0(a5)
 5c6:	ee079de3          	bnez	a5,4c0 <printf+0x36>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:162

	va_end(ap);

	return 0;
 5ca:	4781                	li	a5,0
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/bsp/driver/riscv_mc/stdlib.c:163
}
 5cc:	853e                	mv	a0,a5
 5ce:	50b2                	lw	ra,44(sp)
 5d0:	5422                	lw	s0,40(sp)
 5d2:	6161                	addi	sp,sp,80
 5d4:	8082                	ret

000005d6 <main>:
main():
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/main.c:9
	volatile uint32_t STATUS;         // Address offset: 0x00
	volatile uint32_t CONTROL;         // Address offset: 0x04
} WS2812_TypeDef;
#define WS2812 ((WS2812_TypeDef *) WS2812_INST_BASE_ADDR)

int main(void) {
 5d6:	1101                	addi	sp,sp,-32
 5d8:	ce06                	sw	ra,28(sp)
 5da:	cc22                	sw	s0,24(sp)
 5dc:	1000                	addi	s0,sp,32
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/main.c:11
	volatile int status, control;
	status = WS2812->STATUS;
 5de:	67a5                	lui	a5,0x9
 5e0:	80078793          	addi	a5,a5,-2048 # 8800 <_stack_start+0x74e8>
 5e4:	439c                	lw	a5,0(a5)
 5e6:	fef42623          	sw	a5,-20(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/main.c:12
	control = WS2812->CONTROL;
 5ea:	67a5                	lui	a5,0x9
 5ec:	80078793          	addi	a5,a5,-2048 # 8800 <_stack_start+0x74e8>
 5f0:	43dc                	lw	a5,4(a5)
 5f2:	fef42423          	sw	a5,-24(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/main.c:14

	WS2812->CONTROL = 0x1;
 5f6:	67a5                	lui	a5,0x9
 5f8:	80078793          	addi	a5,a5,-2048 # 8800 <_stack_start+0x74e8>
 5fc:	4705                	li	a4,1
 5fe:	c3d8                	sw	a4,4(a5)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/main.c:15
	status = WS2812->STATUS;
 600:	67a5                	lui	a5,0x9
 602:	80078793          	addi	a5,a5,-2048 # 8800 <_stack_start+0x74e8>
 606:	439c                	lw	a5,0(a5)
 608:	fef42623          	sw	a5,-20(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/main.c:16
	control = WS2812->CONTROL;
 60c:	67a5                	lui	a5,0x9
 60e:	80078793          	addi	a5,a5,-2048 # 8800 <_stack_start+0x74e8>
 612:	43dc                	lw	a5,4(a5)
 614:	fef42423          	sw	a5,-24(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/main.c:18

	WS2812->CONTROL = 0x0;
 618:	67a5                	lui	a5,0x9
 61a:	80078793          	addi	a5,a5,-2048 # 8800 <_stack_start+0x74e8>
 61e:	0007a223          	sw	zero,4(a5)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/main.c:19
	status = WS2812->STATUS;
 622:	67a5                	lui	a5,0x9
 624:	80078793          	addi	a5,a5,-2048 # 8800 <_stack_start+0x74e8>
 628:	439c                	lw	a5,0(a5)
 62a:	fef42623          	sw	a5,-20(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/main.c:20
	control = WS2812->CONTROL;
 62e:	67a5                	lui	a5,0x9
 630:	80078793          	addi	a5,a5,-2048 # 8800 <_stack_start+0x74e8>
 634:	43dc                	lw	a5,4(a5)
 636:	fef42423          	sw	a5,-24(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/main.c:24


	static uint8_t idx = 0;
	DEBUG_PRINTF("Hello RISC-V world!\r\n");
 63a:	6785                	lui	a5,0x1
 63c:	85478513          	addi	a0,a5,-1964 # 854 <_etext+0x34>
 640:	2061                	jal	6c8 <uartPutS>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/main.c:25
	LED_SET(ALL_OFF);
 642:	67a1                	lui	a5,0x8
 644:	0791                	addi	a5,a5,4
 646:	0ff00713          	li	a4,255
 64a:	c398                	sw	a4,0(a5)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/main.c:30

	while (true) {
		//int control = WS2812->CONTROL;

		LED_SET(LED_ON(idx));
 64c:	6785                	lui	a5,0x1
 64e:	8707c783          	lbu	a5,-1936(a5) # 870 <idx.0>
 652:	873e                	mv	a4,a5
 654:	4785                	li	a5,1
 656:	00e797b3          	sll	a5,a5,a4
 65a:	0ff00713          	li	a4,255
 65e:	8f1d                	sub	a4,a4,a5
 660:	67a1                	lui	a5,0x8
 662:	0791                	addi	a5,a5,4
 664:	c398                	sw	a4,0(a5)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/main.c:32

		if (++idx == LED_COUNT) {
 666:	6785                	lui	a5,0x1
 668:	8707c783          	lbu	a5,-1936(a5) # 870 <idx.0>
 66c:	0785                	addi	a5,a5,1
 66e:	0ff7f713          	andi	a4,a5,255
 672:	6785                	lui	a5,0x1
 674:	86e78823          	sb	a4,-1936(a5) # 870 <idx.0>
 678:	6785                	lui	a5,0x1
 67a:	8707c703          	lbu	a4,-1936(a5) # 870 <idx.0>
 67e:	47a1                	li	a5,8
 680:	00f71563          	bne	a4,a5,68a <main+0xb4>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/main.c:33
			idx = 0;
 684:	6785                	lui	a5,0x1
 686:	86078823          	sb	zero,-1936(a5) # 870 <idx.0>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/main.c:39
		}

		if (RTL_SIM) {
			delayMS(1);
		} else {
			delayMS(500);
 68a:	1f400513          	li	a0,500
 68e:	289d                	jal	704 <delayMS>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/main.c:30
		LED_SET(LED_ON(idx));
 690:	bf75                	j	64c <main+0x76>

00000692 <uartPutC>:
uartPutC():
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/utils.c:48
#include "uart.h"
#include "sys_platform.h"

struct uart_instance uart_core_uart;

void uartPutC(uint8_t ch) {
 692:	7179                	addi	sp,sp,-48
 694:	d622                	sw	s0,44(sp)
 696:	1800                	addi	s0,sp,48
 698:	87aa                	mv	a5,a0
 69a:	fcf40fa3          	sb	a5,-33(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/utils.c:49
	uart_p base = (uart_p) UART0_INST_BASE_ADDR;
 69e:	67a1                	lui	a5,0x8
 6a0:	40078793          	addi	a5,a5,1024 # 8400 <_stack_start+0x70e8>
 6a4:	fef42623          	sw	a5,-20(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/utils.c:52

	do {
		if (base->lsr & UART_LSR_TX_RDY_MASK) {
 6a8:	fec42783          	lw	a5,-20(s0)
 6ac:	4bdc                	lw	a5,20(a5)
 6ae:	0207f793          	andi	a5,a5,32
 6b2:	dbfd                	beqz	a5,6a8 <uartPutC+0x16>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/utils.c:53
			base->rxtx = ch;
 6b4:	fdf44703          	lbu	a4,-33(s0)
 6b8:	fec42783          	lw	a5,-20(s0)
 6bc:	c398                	sw	a4,0(a5)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/utils.c:54
			break;
 6be:	0001                	nop
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/utils.c:57
		}
	} while (true);
}
 6c0:	0001                	nop
 6c2:	5432                	lw	s0,44(sp)
 6c4:	6145                	addi	sp,sp,48
 6c6:	8082                	ret

000006c8 <uartPutS>:
uartPutS():
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/utils.c:59

void uartPutS(char *s) {
 6c8:	1101                	addi	sp,sp,-32
 6ca:	ce06                	sw	ra,28(sp)
 6cc:	cc22                	sw	s0,24(sp)
 6ce:	1000                	addi	s0,sp,32
 6d0:	fea42623          	sw	a0,-20(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/utils.c:60
	while(*s != '\0') {
 6d4:	a829                	j	6ee <uartPutS+0x26>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/utils.c:61
		uartPutC(*s++);
 6d6:	fec42783          	lw	a5,-20(s0)
 6da:	00178713          	addi	a4,a5,1
 6de:	fee42623          	sw	a4,-20(s0)
 6e2:	00078783          	lb	a5,0(a5)
 6e6:	0ff7f793          	andi	a5,a5,255
 6ea:	853e                	mv	a0,a5
 6ec:	375d                	jal	692 <uartPutC>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/utils.c:60
	while(*s != '\0') {
 6ee:	fec42783          	lw	a5,-20(s0)
 6f2:	00078783          	lb	a5,0(a5)
 6f6:	f3e5                	bnez	a5,6d6 <uartPutS+0xe>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/utils.c:63
	}
}
 6f8:	0001                	nop
 6fa:	0001                	nop
 6fc:	40f2                	lw	ra,28(sp)
 6fe:	4462                	lw	s0,24(sp)
 700:	6105                	addi	sp,sp,32
 702:	8082                	ret

00000704 <delayMS>:
delayMS():
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/utils.c:65

void delayMS(uint32_t ms) {
 704:	7179                	addi	sp,sp,-48
 706:	d622                	sw	s0,44(sp)
 708:	1800                	addi	s0,sp,48
 70a:	fca42e23          	sw	a0,-36(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/utils.c:67
	uint32_t val, count;
	timer_p base = (timer_p) TIMER0_INST_BASE_ADDR;
 70e:	77c1                	lui	a5,0xffff0
 710:	40078793          	addi	a5,a5,1024 # ffff0400 <_stack_start+0xfffef0e8>
 714:	fef42623          	sw	a5,-20(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/utils.c:69

	count = 1 + ms * SYSCLK_KHZ;	// to avoid overflow, dont allow delay too long time
 718:	fdc42703          	lw	a4,-36(s0)
 71c:	87ba                	mv	a5,a4
 71e:	078a                	slli	a5,a5,0x2
 720:	97ba                	add	a5,a5,a4
 722:	00479693          	slli	a3,a5,0x4
 726:	97b6                	add	a5,a5,a3
 728:	078a                	slli	a5,a5,0x2
 72a:	97ba                	add	a5,a5,a4
 72c:	00679713          	slli	a4,a5,0x6
 730:	97ba                	add	a5,a5,a4
 732:	0786                	slli	a5,a5,0x1
 734:	0785                	addi	a5,a5,1
 736:	fef42423          	sw	a5,-24(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/utils.c:71

	base->cnt_l = 1;
 73a:	fec42783          	lw	a5,-20(s0)
 73e:	4705                	li	a4,1
 740:	c398                	sw	a4,0(a5)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/utils.c:72
	base->cnt_h = 0;
 742:	fec42783          	lw	a5,-20(s0)
 746:	0007a223          	sw	zero,4(a5)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/utils.c:77 (discriminator 1)
//	base->cmp_l = count + 1;
//	base->cmp_h = 0;

	do {
		val = base->cnt_l;
 74a:	fec42783          	lw	a5,-20(s0)
 74e:	439c                	lw	a5,0(a5)
 750:	fef42223          	sw	a5,-28(s0)
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/utils.c:78 (discriminator 1)
	} while (val < count);
 754:	fe442703          	lw	a4,-28(s0)
 758:	fe842783          	lw	a5,-24(s0)
 75c:	fef767e3          	bltu	a4,a5,74a <delayMS+0x46>
D:\docs\FPGA\SOC_IP\WS812_firmware\Debug/../src/utils.c:79
}
 760:	0001                	nop
 762:	0001                	nop
 764:	5432                	lw	s0,44(sp)
 766:	6145                	addi	sp,sp,48
 768:	8082                	ret
	...

0000076c <__divsi3>:
__divsi3():
 76c:	06054063          	bltz	a0,7cc <__umodsi3+0x10>
 770:	0605c663          	bltz	a1,7dc <__umodsi3+0x20>

00000774 <__udivsi3>:
 774:	00058613          	mv	a2,a1
 778:	00050593          	mv	a1,a0
 77c:	fff00513          	li	a0,-1
 780:	02060c63          	beqz	a2,7b8 <__udivsi3+0x44>
 784:	00100693          	li	a3,1
 788:	00b67a63          	bgeu	a2,a1,79c <__udivsi3+0x28>
 78c:	00c05863          	blez	a2,79c <__udivsi3+0x28>
 790:	00161613          	slli	a2,a2,0x1
 794:	00169693          	slli	a3,a3,0x1
 798:	feb66ae3          	bltu	a2,a1,78c <__udivsi3+0x18>
 79c:	00000513          	li	a0,0
 7a0:	00c5e663          	bltu	a1,a2,7ac <__udivsi3+0x38>
 7a4:	40c585b3          	sub	a1,a1,a2
 7a8:	00d56533          	or	a0,a0,a3
 7ac:	0016d693          	srli	a3,a3,0x1
 7b0:	00165613          	srli	a2,a2,0x1
 7b4:	fe0696e3          	bnez	a3,7a0 <__udivsi3+0x2c>
 7b8:	00008067          	ret

000007bc <__umodsi3>:
 7bc:	00008293          	mv	t0,ra
 7c0:	fb5ff0ef          	jal	ra,774 <__udivsi3>
 7c4:	00058513          	mv	a0,a1
 7c8:	00028067          	jr	t0
 7cc:	40a00533          	neg	a0,a0
 7d0:	00b04863          	bgtz	a1,7e0 <__umodsi3+0x24>
 7d4:	40b005b3          	neg	a1,a1
 7d8:	f9dff06f          	j	774 <__udivsi3>
 7dc:	40b005b3          	neg	a1,a1
 7e0:	00008293          	mv	t0,ra
 7e4:	f91ff0ef          	jal	ra,774 <__udivsi3>
 7e8:	40a00533          	neg	a0,a0
 7ec:	00028067          	jr	t0

000007f0 <__modsi3>:
__modsi3():
 7f0:	00008293          	mv	t0,ra
 7f4:	0005ca63          	bltz	a1,808 <__modsi3+0x18>
 7f8:	00054c63          	bltz	a0,810 <__modsi3+0x20>
 7fc:	f79ff0ef          	jal	ra,774 <__udivsi3>
 800:	00058513          	mv	a0,a1
 804:	00028067          	jr	t0
 808:	40b005b3          	neg	a1,a1
 80c:	fe0558e3          	bgez	a0,7fc <__modsi3+0xc>
 810:	40a00533          	neg	a0,a0
 814:	f61ff0ef          	jal	ra,774 <__udivsi3>
 818:	40b00533          	neg	a0,a1
 81c:	00028067          	jr	t0
