// Seed: 3427435177
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output reg id_1;
  always @(posedge id_2) id_1 <= -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output reg id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_2,
      id_9,
      id_16,
      id_16,
      id_10,
      id_3
  );
  tri id_17 = -1;
  always_comb @(posedge !-1 or posedge id_7) begin : LABEL_0
    id_2 <= -1 - 1;
  end
endmodule
