<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/stm32l4/chip/stm32l4_i2c.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_8ce54e226c5314579e49ed5618227fd4.html">stm32l4</a></li><li class="navelem"><a class="el" href="dir_47b894b297e28b947191678d9b2adac8.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32l4_i2c.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/stm32l4/chip/stm32l4_i2c.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2009, 2011, 2013 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_STM32L4_CHIP_STM32L4_I2C_H</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_STM32L4_CHIP_STM32L4_I2C_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* Register Offsets *****************************************************************/</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define STM32L4_I2C_CR1_OFFSET      0x0000 </span><span class="comment">/* Control register 1 (32-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_I2C_CR2_OFFSET      0x0004 </span><span class="comment">/* Control register 2 (32-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_I2C_OAR1_OFFSET     0x0008 </span><span class="comment">/* Own address register 1 (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_I2C_OAR2_OFFSET     0x000c </span><span class="comment">/* Own address register 2 (16-bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_I2C_TIMINGR_OFFSET  0x0010 </span><span class="comment">/* Timing register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_I2C_TIMEOUTR_OFFSET 0x0014 </span><span class="comment">/* Timeout register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_I2C_ISR_OFFSET      0x0018 </span><span class="comment">/* Interrupt and Status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_I2C_ICR_OFFSET      0x001c </span><span class="comment">/* Interrupt clear register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_I2C_PECR_OFFSET     0x0020 </span><span class="comment">/* Packet error checking register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_I2C_RXDR_OFFSET     0x0024 </span><span class="comment">/* Receive data register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_I2C_TXDR_OFFSET     0x0028 </span><span class="comment">/* Transmit data register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/* Register Addresses ***************************************************************/</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#if STM32L4_NI2C &gt; 0</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C1_CR1          (STM32L4_I2C1_BASE+STM32L4_I2C_CR1_OFFSET)</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C1_CR2          (STM32L4_I2C1_BASE+STM32L4_I2C_CR2_OFFSET)</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C1_OAR1         (STM32L4_I2C1_BASE+STM32L4_I2C_OAR1_OFFSET)</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C1_OAR2         (STM32L4_I2C1_BASE+STM32L4_I2C_OAR2_OFFSET)</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C1_TIMINGR      (STM32L4_I2C1_BASE+STM32L4_I2C_TIMINGR_OFFSET)</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C1_TIMEOUTR     (STM32L4_I2C1_BASE+STM32L4_I2C_TIMEOUTR_OFFSET)</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C1_ISR          (STM32L4_I2C1_BASE+STM32L4_I2C_ISR_OFFSET)</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C1_ICR          (STM32L4_I2C1_BASE+STM32L4_I2C_ICR_OFFSET)</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C1_PECR         (STM32L4_I2C1_BASE+STM32L4_I2C_PECR_OFFSET)</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C1_RXDR         (STM32L4_I2C1_BASE+STM32L4_I2C_RXDR_OFFSET)</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C1_TXDR         (STM32L4_I2C1_BASE+STM32L4_I2C_TXDR_OFFSET)</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#if STM32L4_NI2C &gt; 1</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C2_CR1          (STM32L4_I2C2_BASE+STM32L4_I2C_CR1_OFFSET)</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C2_CR2          (STM32L4_I2C2_BASE+STM32L4_I2C_CR2_OFFSET)</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C2_OAR1         (STM32L4_I2C2_BASE+STM32L4_I2C_OAR1_OFFSET)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C2_OAR2         (STM32L4_I2C2_BASE+STM32L4_I2C_OAR2_OFFSET)</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C2_TIMINGR      (STM32L4_I2C2_BASE+STM32L4_I2C_TIMINGR_OFFSET)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C2_TIMEOUTR     (STM32L4_I2C2_BASE+STM32L4_I2C_TIMEOUTR_OFFSET)</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C2_ISR          (STM32L4_I2C2_BASE+STM32L4_I2C_ISR_OFFSET)</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C2_ICR          (STM32L4_I2C2_BASE+STM32L4_I2C_ICR_OFFSET)</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C2_PECR         (STM32L4_I2C2_BASE+STM32L4_I2C_PECR_OFFSET)</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C2_RXDR         (STM32L4_I2C2_BASE+STM32L4_I2C_RXDR_OFFSET)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C2_TXDR         (STM32L4_I2C2_BASE+STM32L4_I2C_TXDR_OFFSET)</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#if STM32L4_NI2C &gt; 2</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C3_CR1          (STM32L4_I2C3_BASE+STM32L4_I2C_CR1_OFFSET)</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C3_CR2          (STM32L4_I2C3_BASE+STM32L4_I2C_CR2_OFFSET)</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C3_OAR1         (STM32L4_I2C3_BASE+STM32L4_I2C_OAR1_OFFSET)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C3_OAR2         (STM32L4_I2C3_BASE+STM32L4_I2C_OAR2_OFFSET)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C3_TIMINGR      (STM32L4_I2C3_BASE+STM32L4_I2C_TIMINGR_OFFSET)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C3_TIMEOUTR     (STM32L4_I2C3_BASE+STM32L4_I2C_TIMEOUTR_OFFSET)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C3_ISR          (STM32L4_I2C3_BASE+STM32L4_I2C_ISR_OFFSET)</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C3_ICR          (STM32L4_I2C3_BASE+STM32L4_I2C_ICR_OFFSET)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C3_PECR         (STM32L4_I2C3_BASE+STM32L4_I2C_PECR_OFFSET)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C3_RXDR         (STM32L4_I2C3_BASE+STM32L4_I2C_RXDR_OFFSET)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C3_TXDR         (STM32L4_I2C3_BASE+STM32L4_I2C_TXDR_OFFSET)</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#if STM32L4_NI2C &gt; 3</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C4_CR1          (STM32L4_I2C4_BASE+STM32L4_I2C_CR1_OFFSET)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C4_CR2          (STM32L4_I2C4_BASE+STM32L4_I2C_CR2_OFFSET)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C4_OAR1         (STM32L4_I2C4_BASE+STM32L4_I2C_OAR1_OFFSET)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C4_OAR2         (STM32L4_I2C4_BASE+STM32L4_I2C_OAR2_OFFSET)</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C4_TIMINGR      (STM32L4_I2C4_BASE+STM32L4_I2C_TIMINGR_OFFSET)</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C4_TIMEOUTR     (STM32L4_I2C4_BASE+STM32L4_I2C_TIMEOUTR_OFFSET)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C4_ISR          (STM32L4_I2C4_BASE+STM32L4_I2C_ISR_OFFSET)</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C4_ICR          (STM32L4_I2C4_BASE+STM32L4_I2C_ICR_OFFSET)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C4_PECR         (STM32L4_I2C4_BASE+STM32L4_I2C_PECR_OFFSET)</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C4_RXDR         (STM32L4_I2C4_BASE+STM32L4_I2C_RXDR_OFFSET)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STM32L4_I2C4_TXDR         (STM32L4_I2C4_BASE+STM32L4_I2C_TXDR_OFFSET)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/* Register Bitfield Definitions ****************************************************/</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/* Control register 1 */</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define I2C_CR1_PE                (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Peripheral Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR1_TXIE              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  TX Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR1_RXIE              (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  RX Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR1_ADDRIE            (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Address match interrupt enable (slave) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR1_NACKIE            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Not acknowledge received interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR1_STOPIE            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  STOP detection interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR1_TCIE              (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Transfer Complete interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR1_ERRIE             (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Error interrupts enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR1_DNF_SHIFT         (8)       </span><span class="comment">/* Bits 8-11: Digital noise filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR1_DNF_MASK          (15 &lt;&lt; I2C_CR1_DNF_SHIFT)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define I2C_CR1_DNF_DISABLE     (0 &lt;&lt; I2C_CR1_DNF_SHIFT)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define I2C_CR1_DNF(n)          ((n) &lt;&lt; I2C_CR1_DNF_SHIFT) </span><span class="comment">/* Up to n * Ti2cclk, n=1..15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR1_ANFOFF            (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Analog noise filter OFF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR1_TXDMAEN           (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: DMA transmission requests enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR1_RXDMAEN           (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: DMA reception requests enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR1_SBC               (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Slave byte control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR1_NOSTRETCH         (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Clock stretching disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR1_WUPEN             (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Wakeup from STOP enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR1_GCEN              (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: General call enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR1_SMBHEN            (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: SMBus Host address enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR1_SMBDEN            (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: SMBus Device Default address enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR1_ALERTEN           (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: SMBus alert enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR1_PECEN             (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: PEC enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/* Control register 2 */</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define I2C_CR2_SADD10_SHIFT      (0)       </span><span class="comment">/* Bits 0-9: Slave 10-bit address (master) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR2_SADD10_MASK       (0x3ff &lt;&lt; I2C_CR2_SADD10_SHIFT)</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR2_SADD7_SHIFT       (1)       </span><span class="comment">/* Bits 1-7: Slave 7-bit address (master) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR2_SADD7_MASK        (0x7f &lt;&lt; I2C_CR2_SADD7_SHIFT)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR2_RD_WRN            (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Transfer direction (master) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR2_ADD10             (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: 10-bit addressing mode (master) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR2_HEAD10R           (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: 10-bit address header only read direction (master) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR2_START             (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Start generation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR2_STOP              (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Stop generation (master) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR2_NACK              (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: NACK generation (slave) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR2_NBYTES_SHIFT      (16)      </span><span class="comment">/* Bits 16-23: Number of bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR2_NBYTES_MASK       (0xff &lt;&lt; I2C_CR2_NBYTES_SHIFT)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR2_RELOAD            (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: NBYTES reload mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR2_AUTOEND           (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Automatic end mode (master) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_CR2_PECBYTE           (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: Packet error checking byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">/* Own address register 1 */</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1_10_SHIFT     (0)       </span><span class="comment">/* Bits 0-9: 10-bit interface address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_OAR1_OA1_10_MASK      (0x3ff &lt;&lt; I2C_OAR1_OA1_10_SHIFT)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_OAR1_OA1_7_SHIFT      (1)       </span><span class="comment">/* Bits 1-7: 7-bit interface address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_OAR1_OA1_7_MASK       (0x7f &lt;&lt; I2C_OAR1_OA1_7_SHIFT)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_OAR1_OA1MODE          (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Own Address 1 10-bit mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_OAR1_OA1EN            (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Own Address 1 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/* Own address register 2 */</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2_SHIFT        (1)       </span><span class="comment">/* Bits 1-7: 7-bit interface address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_OAR2_OA2_MASK         (0x7f &lt;&lt; I2C_OAR2_OA2_SHIFT)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_OAR2_OA2MSK_SHIFT     (8)       </span><span class="comment">/* Bits 8-10: Own Address 2 masks */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_OAR2_OA2MSK_MASK      (7 &lt;&lt; I2C_OAR2_OA2MSK_SHIFT)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define I2C_OAR2_OA2MSK_NONE    (0 &lt;&lt; I2C_OAR2_OA2MSK_SHIFT) </span><span class="comment">/* No mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define I2C_OAR2_OA2MSK_2_7     (1 &lt;&lt; I2C_OAR2_OA2MSK_SHIFT) </span><span class="comment">/* Only OA2[7:2] are compared */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define I2C_OAR2_OA2MSK_3_7     (2 &lt;&lt; I2C_OAR2_OA2MSK_SHIFT) </span><span class="comment">/* Only OA2[7:3] are compared */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define I2C_OAR2_OA2MSK_4_7     (3 &lt;&lt; I2C_OAR2_OA2MSK_SHIFT) </span><span class="comment">/* Only OA2[7:4] are compared */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define I2C_OAR2_OA2MSK_5_7     (4 &lt;&lt; I2C_OAR2_OA2MSK_SHIFT) </span><span class="comment">/* Only OA2[7:5] are compared */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define I2C_OAR2_OA2MSK_6_7     (5 &lt;&lt; I2C_OAR2_OA2MSK_SHIFT) </span><span class="comment">/* Only OA2[7:6] are compared */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define I2C_OAR2_OA2MSK_7       (6 &lt;&lt; I2C_OAR2_OA2MSK_SHIFT) </span><span class="comment">/* Only OA2[7] is compared */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define I2C_OAR2_OA2MSK_ALL     (7 &lt;&lt; I2C_OAR2_OA2MSK_SHIFT) </span><span class="comment">/* All 7-bit addresses acknowledged */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_OAR2_OA2EN            (1 &lt;&lt; 15)  </span><span class="comment">/* Bit 15: Own Address 2 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/* Timing register */</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLL_SHIFT    (0)        </span><span class="comment">/* Bits 0-7: SCL low period (master) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_TIMINGR_SCLL_MASK     (0xff &lt;&lt; I2C_TIMINGR_SCLL_SHIFT)</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define I2C_TIMINGR_SCLL(n)     (((n)-1) &lt;&lt; I2C_TIMINGR_SCLL_SHIFT) </span><span class="comment">/* tSCLL = n x tPRESC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLH_SHIFT    (8)        </span><span class="comment">/* Bits 8-15: SCL high period (master) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_TIMINGR_SCLH_MASK     (0xff &lt;&lt; I2C_TIMINGR_SCLH_SHIFT)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define I2C_TIMINGR_SCLH(n)     (((n)-1) &lt;&lt; I2C_TIMINGR_SCLH_SHIFT) </span><span class="comment">/* tSCLH = n x tPRESC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SDADEL_SHIFT  (16)        </span><span class="comment">/* Bits 16-19: Data hold time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_TIMINGR_SDADEL_MASK   (15 &lt;&lt; I2C_TIMINGR_SDADEL_SHIFT)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define I2C_TIMINGR_SDADEL(n)   ((n) &lt;&lt; I2C_TIMINGR_SDADEL_SHIFT) </span><span class="comment">/* tSDADEL= n x tPRESC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLDEL_SHIFT  (20)        </span><span class="comment">/* Bits 20-23: Data setup time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_TIMINGR_SCLDEL_MASK   (15 &lt;&lt; I2C_TIMINGR_SCLDEL_SHIFT)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define I2C_TIMINGR_SCLDEL(n)   (((n)-1) &lt;&lt; I2C_TIMINGR_SCLDEL_SHIFT) </span><span class="comment">/* tSCLDEL = n x tPRESC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_PRESC_SHIFT   (28)        </span><span class="comment">/* Bits 28-31: Timing prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_TIMINGR_PRESC_MASK    (15 &lt;&lt; I2C_TIMINGR_PRESC_SHIFT)</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define I2C_TIMINGR_PRESC(n)    (((n)-1) &lt;&lt; I2C_TIMINGR_PRESC_SHIFT) </span><span class="comment">/* tPRESC = n x tI2CCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/* Timeout register */</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_A_SHIFT      (0)       </span><span class="comment">/* Bits 0-11: Bus Timeout A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_TIMEOUTR_A_MASK       (0x0fff &lt;&lt; I2C_TIMEOUTR_A_SHIFT)</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define I2C_TIMEOUTR_A(n)       ((n) &lt;&lt; I2C_TIMEOUTR_A_SHIFT)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_TIMEOUTR_TIDLE        (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Idle clock timeout detection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN     (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Clock timeout enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_TIMEOUTR_B_SHIFT      (16)      </span><span class="comment">/* Bits 16-27: Bus Timeout B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_TIMEOUTR_B_MASK       (0x0fff &lt;&lt; I2C_TIMEOUTR_B_SHIFT)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define I2C_TIMEOUTR_B(n)       ((n) &lt;&lt; I2C_TIMEOUTR_B_SHIFT)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN       (1 &lt;&lt; 31) </span><span class="comment">/* Bits 31: Extended clock timeout enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">/* Interrupt and Status register and interrupt clear register */</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/* Common interrupt bits */</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define I2C_INT_ADDR              (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Address matched (slave) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_INT_NACK              (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Not Acknowledge received flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_INT_STOP              (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Stop detection flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_INT_BERR              (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Bus error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_INT_ARLO              (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Arbitration lost */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_INT_OVR               (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Overrun/Underrun (slave) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_INT_PECERR            (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: PEC Error in reception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_INT_TIMEOUT           (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Timeout or tLOW detection flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_INT_ALERT             (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: SMBus alert */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">/* Fields unique to the Interrupt and Status register */</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define I2C_ISR_TXE               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Transmit data register empty (transmitters) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_ISR_TXIS              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Transmit interrupt status (transmitters) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_ISR_RXNE              (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Receive data register not empty (receivers) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_ISR_TC                (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Transfer Complete (master) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_ISR_TCR               (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Transfer Complete Reload */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_ISR_BUSY              (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Bus busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_ISR_DIR               (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Transfer direction (slave) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_ISR_ADDCODE_SHIFT     (17)      </span><span class="comment">/* Bits 17-23: Address match code (slave) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C_ISR_ADDCODE_MASK      (0x7f &lt;&lt; I2C_ISR_ADDCODE_SHIFT)</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define I2C_ISR_ERRORMASK (I2C_INT_BERR | I2C_INT_ARLO | I2C_INT_OVR | I2C_INT_PECERR | I2C_INT_TIMEOUT)</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define I2C_ICR_CLEARMASK (I2C_INT_ADDR | I2C_INT_NACK | I2C_INT_STOP | I2C_INT_BERR | I2C_INT_ARLO \</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">                           | I2C_INT_OVR | I2C_INT_PECERR | I2C_INT_TIMEOUT | I2C_INT_ALERT)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">/* Packet error checking register */</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define I2C_PECR_MASK             (0xff)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">/* Receive data register */</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define I2C_RXDR_MASK             (0xff)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">/* Transmit data register */</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define I2C_TXDR_MASK             (0xff)</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_STM32L4_CHIP_STM32L4_I2C_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
