
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/mainuser/Desktop/School/CST345/CST345_lab02_laptop/pa.fromHdl.tcl
# create_project -name CST345_lab02_laptop -dir "C:/Users/mainuser/Desktop/School/CST345/CST345_lab02_laptop/planAhead_run_1" -part xc6slx16csg324-3
create_project: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 360.063 ; gain = 34.102
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Lab02_Toplevel.ucf" [current_fileset -constrset]
Adding file 'C:/Users/mainuser/Desktop/School/CST345/CST345_lab02_laptop/Lab02_Toplevel.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {../CST345_Lab02/Mux_disp.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../CST345_Lab02/Flipflop4bit.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../CST345_Lab02/Clock_Divider.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../CST345_Lab02/Lab02_Toplevel.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top Lab02_Toplevel $srcset
# add_files [list {Lab02_Toplevel.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/mainuser/Desktop/School/CST345/CST345_Lab02/Mux_disp.v" into library work
Analyzing Verilog file "C:/Users/mainuser/Desktop/School/CST345/CST345_Lab02/Flipflop4bit.v" into library work
Analyzing Verilog file "C:/Users/mainuser/Desktop/School/CST345/CST345_Lab02/Clock_Divider.v" into library work
Analyzing Verilog file "C:/Users/mainuser/Desktop/School/CST345/CST345_Lab02/Lab02_Toplevel.v" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/mainuser/Desktop/School/CST345/CST345_lab02_laptop/Lab02_Toplevel.ucf]
Finished Parsing UCF File [C:/Users/mainuser/Desktop/School/CST345/CST345_lab02_laptop/Lab02_Toplevel.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 606235f7
open_rtl_design: Time (s): elapsed = 00:00:21 . Memory (MB): peak = 465.871 ; gain = 92.805
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  {switches[1]}]]
startgroup
set_property package_pin T17 [get_ports a]
endgroup
set_property package_pin "" [get_ports [list  an1]]
set_property package_pin "" [get_ports [list  an4]]
startgroup
set_property package_pin T18 [get_ports b]
endgroup
startgroup
set_property package_pin U17 [get_ports c]
endgroup
set_property package_pin "" [get_ports [list  d]]
set_property package_pin "" [get_ports [list  dp]]
set_property package_pin "" [get_ports [list  d]]
set_property package_pin "" [get_ports [list  clk]]
startgroup
set_property package_pin U18 [get_ports d]
endgroup
startgroup
set_property package_pin M14 [get_ports e]
endgroup
startgroup
set_property package_pin N14 [get_ports f]
endgroup
startgroup
set_property package_pin N14 [get_ports f]
endgroup
startgroup
set_property package_pin L14 [get_ports g]
endgroup
startgroup
set_property package_pin M13 [get_ports dp]
endgroup
set_property package_pin "" [get_ports [list  an1]]
set_property package_pin "" [get_ports [list  {switches[0]}]]
startgroup
set_property package_pin T10 [get_ports {switches[0]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {switches[1]}]
endgroup
set_property package_pin "" [get_ports [list  {switches[3]}]]
startgroup
set_property package_pin V9 [get_ports {switches[2]}]
endgroup
startgroup
set_property package_pin M8 [get_ports {switches[3]}]
endgroup
startgroup
set_property package_pin N8 [get_ports {switches[4]}]
endgroup
set_property package_pin "" [get_ports [list  MiddleButton]]
startgroup
set_property package_pin C4 [get_ports LeftButton]
endgroup
startgroup
set_property package_pin C9 [get_ports DownButton]
endgroup
startgroup
set_property package_pin B8 [get_ports MiddleButton]
endgroup
startgroup
set_property package_pin A9 [get_ports UpButton]
endgroup
startgroup
set_property package_pin D9 [get_ports RightButton]
endgroup
startgroup
set_property package_pin A8 [get_ports UpButton]
endgroup
set_property package_pin "" [get_ports [list  clk]]
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
startgroup
set_property package_pin N16 [get_ports an1]
endgroup
startgroup
set_property package_pin N15 [get_ports an2]
endgroup
set_property package_pin "" [get_ports [list  an3]]
startgroup
set_property package_pin P18 [get_ports an3]
endgroup
startgroup
set_property package_pin P17 [get_ports an4]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Jan 28 19:09:00 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
