

================================================================
== Vitis HLS Report for 'sobel_hls'
================================================================
* Date:           Thu Nov  7 18:22:54 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.654 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   195625|   195625|  1.956 ms|  1.956 ms|  195626|  195626|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%frame = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 9 'alloca' 'frame' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%frame_1 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 10 'alloca' 'frame_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%frame_2 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 11 'alloca' 'frame_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%frame_3 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 12 'alloca' 'frame_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%frame_4 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 13 'alloca' 'frame_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%frame_5 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 14 'alloca' 'frame_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%frame_6 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 15 'alloca' 'frame_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%frame_7 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 16 'alloca' 'frame_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%frame_8 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 17 'alloca' 'frame_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%frame_9 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 18 'alloca' 'frame_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%frame_10 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 19 'alloca' 'frame_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%frame_11 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 20 'alloca' 'frame_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%frame_12 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 21 'alloca' 'frame_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%frame_13 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 22 'alloca' 'frame_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%frame_14 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 23 'alloca' 'frame_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%frame_15 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 24 'alloca' 'frame_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%frame_16 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 25 'alloca' 'frame_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%frame_17 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 26 'alloca' 'frame_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%frame_18 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 27 'alloca' 'frame_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%frame_19 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 28 'alloca' 'frame_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%frame_20 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 29 'alloca' 'frame_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%frame_21 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 30 'alloca' 'frame_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%frame_22 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 31 'alloca' 'frame_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%frame_23 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 32 'alloca' 'frame_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%frame_24 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 33 'alloca' 'frame_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%frame_25 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 34 'alloca' 'frame_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%frame_26 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 35 'alloca' 'frame_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%frame_27 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 36 'alloca' 'frame_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%frame_28 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 37 'alloca' 'frame_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%frame_29 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 38 'alloca' 'frame_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%frame_30 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 39 'alloca' 'frame_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%frame_31 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 40 'alloca' 'frame_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%frame_32 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 41 'alloca' 'frame_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%frame_33 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 42 'alloca' 'frame_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%frame_34 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 43 'alloca' 'frame_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%frame_35 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 44 'alloca' 'frame_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%frame_36 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 45 'alloca' 'frame_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%frame_37 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 46 'alloca' 'frame_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%frame_38 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 47 'alloca' 'frame_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%frame_39 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 48 'alloca' 'frame_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%frame_40 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 49 'alloca' 'frame_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%frame_41 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 50 'alloca' 'frame_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%frame_42 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 51 'alloca' 'frame_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%frame_43 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 52 'alloca' 'frame_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%frame_44 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 53 'alloca' 'frame_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%frame_45 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 54 'alloca' 'frame_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%frame_46 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 55 'alloca' 'frame_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%frame_47 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 56 'alloca' 'frame_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%output = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 57 'alloca' 'output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%output_1 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 58 'alloca' 'output_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%output_2 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 59 'alloca' 'output_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%output_3 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 60 'alloca' 'output_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%output_4 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 61 'alloca' 'output_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%output_5 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 62 'alloca' 'output_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%output_6 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 63 'alloca' 'output_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%output_7 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 64 'alloca' 'output_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%output_8 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 65 'alloca' 'output_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%output_9 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 66 'alloca' 'output_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%output_10 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 67 'alloca' 'output_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%output_11 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 68 'alloca' 'output_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%output_12 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 69 'alloca' 'output_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%output_13 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 70 'alloca' 'output_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%output_14 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 71 'alloca' 'output_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%output_15 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 72 'alloca' 'output_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 73 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 74 [2/2] (1.00ns)   --->   "%call_ln0 = call void @sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2, i8 %frame, i8 %frame_1, i8 %frame_2, i8 %frame_3, i8 %frame_4, i8 %frame_5, i8 %frame_6, i8 %frame_7, i8 %frame_8, i8 %frame_9, i8 %frame_10, i8 %frame_11, i8 %frame_12, i8 %frame_13, i8 %frame_14, i8 %frame_15, i8 %frame_16, i8 %frame_17, i8 %frame_18, i8 %frame_19, i8 %frame_20, i8 %frame_21, i8 %frame_22, i8 %frame_23, i8 %frame_24, i8 %frame_25, i8 %frame_26, i8 %frame_27, i8 %frame_28, i8 %frame_29, i8 %frame_30, i8 %frame_31, i8 %frame_32, i8 %frame_33, i8 %frame_34, i8 %frame_35, i8 %frame_36, i8 %frame_37, i8 %frame_38, i8 %frame_39, i8 %frame_40, i8 %frame_41, i8 %frame_42, i8 %frame_43, i8 %frame_44, i8 %frame_45, i8 %frame_46, i8 %frame_47, i32 %S_AXIS_V_data_V, i4 %S_AXIS_V_keep_V, i4 %S_AXIS_V_strb_V, i1 %S_AXIS_V_last_V"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2, i8 %frame, i8 %frame_1, i8 %frame_2, i8 %frame_3, i8 %frame_4, i8 %frame_5, i8 %frame_6, i8 %frame_7, i8 %frame_8, i8 %frame_9, i8 %frame_10, i8 %frame_11, i8 %frame_12, i8 %frame_13, i8 %frame_14, i8 %frame_15, i8 %frame_16, i8 %frame_17, i8 %frame_18, i8 %frame_19, i8 %frame_20, i8 %frame_21, i8 %frame_22, i8 %frame_23, i8 %frame_24, i8 %frame_25, i8 %frame_26, i8 %frame_27, i8 %frame_28, i8 %frame_29, i8 %frame_30, i8 %frame_31, i8 %frame_32, i8 %frame_33, i8 %frame_34, i8 %frame_35, i8 %frame_36, i8 %frame_37, i8 %frame_38, i8 %frame_39, i8 %frame_40, i8 %frame_41, i8 %frame_42, i8 %frame_43, i8 %frame_44, i8 %frame_45, i8 %frame_46, i8 %frame_47, i32 %S_AXIS_V_data_V, i4 %S_AXIS_V_keep_V, i4 %S_AXIS_V_strb_V, i1 %S_AXIS_V_last_V"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%empty_19 = wait i32 @_ssdm_op_Wait"   --->   Operation 76 'wait' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4, i8 %output_15, i8 %output_14, i8 %output_13, i8 %output_12, i8 %output_11, i8 %output_10, i8 %output_9, i8 %output_8, i8 %output_7, i8 %output_6, i8 %output_5, i8 %output_4, i8 %output_3, i8 %output_2, i8 %output_1, i8 %output, i8 %frame, i8 %frame_1, i8 %frame_2, i8 %frame_3, i8 %frame_4, i8 %frame_5, i8 %frame_6, i8 %frame_7, i8 %frame_8, i8 %frame_9, i8 %frame_10, i8 %frame_11, i8 %frame_12, i8 %frame_13, i8 %frame_14, i8 %frame_15, i8 %frame_16, i8 %frame_17, i8 %frame_18, i8 %frame_19, i8 %frame_20, i8 %frame_21, i8 %frame_22, i8 %frame_23, i8 %frame_24, i8 %frame_25, i8 %frame_26, i8 %frame_27, i8 %frame_28, i8 %frame_29, i8 %frame_30, i8 %frame_31, i8 %frame_32, i8 %frame_33, i8 %frame_34, i8 %frame_35, i8 %frame_36, i8 %frame_37, i8 %frame_38, i8 %frame_39, i8 %frame_40, i8 %frame_41, i8 %frame_42, i8 %frame_43, i8 %frame_44, i8 %frame_45, i8 %frame_46, i8 %frame_47"   --->   Operation 77 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4, i8 %output_15, i8 %output_14, i8 %output_13, i8 %output_12, i8 %output_11, i8 %output_10, i8 %output_9, i8 %output_8, i8 %output_7, i8 %output_6, i8 %output_5, i8 %output_4, i8 %output_3, i8 %output_2, i8 %output_1, i8 %output, i8 %frame, i8 %frame_1, i8 %frame_2, i8 %frame_3, i8 %frame_4, i8 %frame_5, i8 %frame_6, i8 %frame_7, i8 %frame_8, i8 %frame_9, i8 %frame_10, i8 %frame_11, i8 %frame_12, i8 %frame_13, i8 %frame_14, i8 %frame_15, i8 %frame_16, i8 %frame_17, i8 %frame_18, i8 %frame_19, i8 %frame_20, i8 %frame_21, i8 %frame_22, i8 %frame_23, i8 %frame_24, i8 %frame_25, i8 %frame_26, i8 %frame_27, i8 %frame_28, i8 %frame_29, i8 %frame_30, i8 %frame_31, i8 %frame_32, i8 %frame_33, i8 %frame_34, i8 %frame_35, i8 %frame_36, i8 %frame_37, i8 %frame_38, i8 %frame_39, i8 %frame_40, i8 %frame_41, i8 %frame_42, i8 %frame_43, i8 %frame_44, i8 %frame_45, i8 %frame_46, i8 %frame_47"   --->   Operation 78 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%empty_20 = wait i32 @_ssdm_op_Wait"   --->   Operation 79 'wait' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8, i8 %output, i8 %output_1, i8 %output_2, i8 %output_3, i8 %output_4, i8 %output_5, i8 %output_6, i8 %output_7, i8 %output_8, i8 %output_9, i8 %output_10, i8 %output_11, i8 %output_12, i8 %output_13, i8 %output_14, i8 %output_15, i32 %M_AXIS_V_data_V, i4 %M_AXIS_V_keep_V, i4 %M_AXIS_V_strb_V, i1 %M_AXIS_V_last_V"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.72>
ST_7 : Operation 81 [1/2] (2.72ns)   --->   "%call_ln0 = call void @sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8, i8 %output, i8 %output_1, i8 %output_2, i8 %output_3, i8 %output_4, i8 %output_5, i8 %output_6, i8 %output_7, i8 %output_8, i8 %output_9, i8 %output_10, i8 %output_11, i8 %output_12, i8 %output_13, i8 %output_14, i8 %output_15, i32 %M_AXIS_V_data_V, i4 %M_AXIS_V_keep_V, i4 %M_AXIS_V_strb_V, i1 %M_AXIS_V_last_V"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:12]   --->   Operation 82 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln12 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:12]   --->   Operation 83 'specinterface' 'specinterface_ln12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %S_AXIS_V_data_V, i4 %S_AXIS_V_keep_V, i4 %S_AXIS_V_strb_V, i1 %S_AXIS_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %S_AXIS_V_data_V"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %S_AXIS_V_keep_V"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %S_AXIS_V_strb_V"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %S_AXIS_V_last_V"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_AXIS_V_data_V, i4 %M_AXIS_V_keep_V, i4 %M_AXIS_V_strb_V, i1 %M_AXIS_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_AXIS_V_data_V"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %M_AXIS_V_keep_V"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %M_AXIS_V_strb_V"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %M_AXIS_V_last_V"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln32 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %M_AXIS_V_data_V, i4 %M_AXIS_V_keep_V, i4 %M_AXIS_V_strb_V, i1 0, i1 %M_AXIS_V_last_V, i1 0, i1 0, void @empty_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 94 'specaxissidechannel' 'specaxissidechannel_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln32 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %S_AXIS_V_data_V, i4 %S_AXIS_V_keep_V, i4 %S_AXIS_V_strb_V, i1 0, i1 %S_AXIS_V_last_V, i1 0, i1 0, void @empty_3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:32]   --->   Operation 95 'specaxissidechannel' 'specaxissidechannel_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:62]   --->   Operation 96 'ret' 'ret_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 1.000ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2' [88]  (1.000 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 2.726ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8' [92]  (2.726 ns)

 <State 8>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
