# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1538 \
    name C_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_4 \
    op interface \
    ports { C_4_address0 { O 7 vector } C_4_ce0 { O 1 bit } C_4_we0 { O 1 bit } C_4_d0 { O 24 vector } C_4_address1 { O 7 vector } C_4_ce1 { O 1 bit } C_4_we1 { O 1 bit } C_4_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1539 \
    name C_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_8 \
    op interface \
    ports { C_8_address0 { O 7 vector } C_8_ce0 { O 1 bit } C_8_we0 { O 1 bit } C_8_d0 { O 24 vector } C_8_address1 { O 7 vector } C_8_ce1 { O 1 bit } C_8_we1 { O 1 bit } C_8_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1540 \
    name C_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_12 \
    op interface \
    ports { C_12_address0 { O 7 vector } C_12_ce0 { O 1 bit } C_12_we0 { O 1 bit } C_12_d0 { O 24 vector } C_12_address1 { O 7 vector } C_12_ce1 { O 1 bit } C_12_we1 { O 1 bit } C_12_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1541 \
    name C_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_16 \
    op interface \
    ports { C_16_address0 { O 7 vector } C_16_ce0 { O 1 bit } C_16_we0 { O 1 bit } C_16_d0 { O 24 vector } C_16_address1 { O 7 vector } C_16_ce1 { O 1 bit } C_16_we1 { O 1 bit } C_16_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1542 \
    name C_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_20 \
    op interface \
    ports { C_20_address0 { O 7 vector } C_20_ce0 { O 1 bit } C_20_we0 { O 1 bit } C_20_d0 { O 24 vector } C_20_address1 { O 7 vector } C_20_ce1 { O 1 bit } C_20_we1 { O 1 bit } C_20_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1543 \
    name C_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_24 \
    op interface \
    ports { C_24_address0 { O 7 vector } C_24_ce0 { O 1 bit } C_24_we0 { O 1 bit } C_24_d0 { O 24 vector } C_24_address1 { O 7 vector } C_24_ce1 { O 1 bit } C_24_we1 { O 1 bit } C_24_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1544 \
    name C_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_28 \
    op interface \
    ports { C_28_address0 { O 7 vector } C_28_ce0 { O 1 bit } C_28_we0 { O 1 bit } C_28_d0 { O 24 vector } C_28_address1 { O 7 vector } C_28_ce1 { O 1 bit } C_28_we1 { O 1 bit } C_28_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1545 \
    name C_32 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_32 \
    op interface \
    ports { C_32_address0 { O 7 vector } C_32_ce0 { O 1 bit } C_32_we0 { O 1 bit } C_32_d0 { O 24 vector } C_32_address1 { O 7 vector } C_32_ce1 { O 1 bit } C_32_we1 { O 1 bit } C_32_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1546 \
    name C_36 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_36 \
    op interface \
    ports { C_36_address0 { O 7 vector } C_36_ce0 { O 1 bit } C_36_we0 { O 1 bit } C_36_d0 { O 24 vector } C_36_address1 { O 7 vector } C_36_ce1 { O 1 bit } C_36_we1 { O 1 bit } C_36_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1547 \
    name C_40 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_40 \
    op interface \
    ports { C_40_address0 { O 7 vector } C_40_ce0 { O 1 bit } C_40_we0 { O 1 bit } C_40_d0 { O 24 vector } C_40_address1 { O 7 vector } C_40_ce1 { O 1 bit } C_40_we1 { O 1 bit } C_40_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1548 \
    name C_44 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_44 \
    op interface \
    ports { C_44_address0 { O 7 vector } C_44_ce0 { O 1 bit } C_44_we0 { O 1 bit } C_44_d0 { O 24 vector } C_44_address1 { O 7 vector } C_44_ce1 { O 1 bit } C_44_we1 { O 1 bit } C_44_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1549 \
    name C_48 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_48 \
    op interface \
    ports { C_48_address0 { O 7 vector } C_48_ce0 { O 1 bit } C_48_we0 { O 1 bit } C_48_d0 { O 24 vector } C_48_address1 { O 7 vector } C_48_ce1 { O 1 bit } C_48_we1 { O 1 bit } C_48_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_48'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1550 \
    name C_52 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_52 \
    op interface \
    ports { C_52_address0 { O 7 vector } C_52_ce0 { O 1 bit } C_52_we0 { O 1 bit } C_52_d0 { O 24 vector } C_52_address1 { O 7 vector } C_52_ce1 { O 1 bit } C_52_we1 { O 1 bit } C_52_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1551 \
    name C_56 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_56 \
    op interface \
    ports { C_56_address0 { O 7 vector } C_56_ce0 { O 1 bit } C_56_we0 { O 1 bit } C_56_d0 { O 24 vector } C_56_address1 { O 7 vector } C_56_ce1 { O 1 bit } C_56_we1 { O 1 bit } C_56_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1552 \
    name C_60 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_60 \
    op interface \
    ports { C_60_address0 { O 7 vector } C_60_ce0 { O 1 bit } C_60_we0 { O 1 bit } C_60_d0 { O 24 vector } C_60_address1 { O 7 vector } C_60_ce1 { O 1 bit } C_60_we1 { O 1 bit } C_60_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1553 \
    name C_64 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_64 \
    op interface \
    ports { C_64_address0 { O 7 vector } C_64_ce0 { O 1 bit } C_64_we0 { O 1 bit } C_64_d0 { O 24 vector } C_64_address1 { O 7 vector } C_64_ce1 { O 1 bit } C_64_we1 { O 1 bit } C_64_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_64'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1554 \
    name C_68 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_68 \
    op interface \
    ports { C_68_address0 { O 7 vector } C_68_ce0 { O 1 bit } C_68_we0 { O 1 bit } C_68_d0 { O 24 vector } C_68_address1 { O 7 vector } C_68_ce1 { O 1 bit } C_68_we1 { O 1 bit } C_68_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_68'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1555 \
    name C_72 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_72 \
    op interface \
    ports { C_72_address0 { O 7 vector } C_72_ce0 { O 1 bit } C_72_we0 { O 1 bit } C_72_d0 { O 24 vector } C_72_address1 { O 7 vector } C_72_ce1 { O 1 bit } C_72_we1 { O 1 bit } C_72_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_72'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1556 \
    name C_76 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_76 \
    op interface \
    ports { C_76_address0 { O 7 vector } C_76_ce0 { O 1 bit } C_76_we0 { O 1 bit } C_76_d0 { O 24 vector } C_76_address1 { O 7 vector } C_76_ce1 { O 1 bit } C_76_we1 { O 1 bit } C_76_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_76'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1557 \
    name C_80 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_80 \
    op interface \
    ports { C_80_address0 { O 7 vector } C_80_ce0 { O 1 bit } C_80_we0 { O 1 bit } C_80_d0 { O 24 vector } C_80_address1 { O 7 vector } C_80_ce1 { O 1 bit } C_80_we1 { O 1 bit } C_80_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_80'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1558 \
    name C_84 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_84 \
    op interface \
    ports { C_84_address0 { O 7 vector } C_84_ce0 { O 1 bit } C_84_we0 { O 1 bit } C_84_d0 { O 24 vector } C_84_address1 { O 7 vector } C_84_ce1 { O 1 bit } C_84_we1 { O 1 bit } C_84_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_84'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1559 \
    name C_88 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_88 \
    op interface \
    ports { C_88_address0 { O 7 vector } C_88_ce0 { O 1 bit } C_88_we0 { O 1 bit } C_88_d0 { O 24 vector } C_88_address1 { O 7 vector } C_88_ce1 { O 1 bit } C_88_we1 { O 1 bit } C_88_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_88'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1560 \
    name C_92 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_92 \
    op interface \
    ports { C_92_address0 { O 7 vector } C_92_ce0 { O 1 bit } C_92_we0 { O 1 bit } C_92_d0 { O 24 vector } C_92_address1 { O 7 vector } C_92_ce1 { O 1 bit } C_92_we1 { O 1 bit } C_92_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_92'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1561 \
    name C_96 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_96 \
    op interface \
    ports { C_96_address0 { O 7 vector } C_96_ce0 { O 1 bit } C_96_we0 { O 1 bit } C_96_d0 { O 24 vector } C_96_address1 { O 7 vector } C_96_ce1 { O 1 bit } C_96_we1 { O 1 bit } C_96_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_96'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1562 \
    name C_100 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_100 \
    op interface \
    ports { C_100_address0 { O 7 vector } C_100_ce0 { O 1 bit } C_100_we0 { O 1 bit } C_100_d0 { O 24 vector } C_100_address1 { O 7 vector } C_100_ce1 { O 1 bit } C_100_we1 { O 1 bit } C_100_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_100'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1563 \
    name C_104 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_104 \
    op interface \
    ports { C_104_address0 { O 7 vector } C_104_ce0 { O 1 bit } C_104_we0 { O 1 bit } C_104_d0 { O 24 vector } C_104_address1 { O 7 vector } C_104_ce1 { O 1 bit } C_104_we1 { O 1 bit } C_104_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_104'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1564 \
    name C_108 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_108 \
    op interface \
    ports { C_108_address0 { O 7 vector } C_108_ce0 { O 1 bit } C_108_we0 { O 1 bit } C_108_d0 { O 24 vector } C_108_address1 { O 7 vector } C_108_ce1 { O 1 bit } C_108_we1 { O 1 bit } C_108_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_108'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1565 \
    name C_112 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_112 \
    op interface \
    ports { C_112_address0 { O 7 vector } C_112_ce0 { O 1 bit } C_112_we0 { O 1 bit } C_112_d0 { O 24 vector } C_112_address1 { O 7 vector } C_112_ce1 { O 1 bit } C_112_we1 { O 1 bit } C_112_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_112'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1566 \
    name C_116 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_116 \
    op interface \
    ports { C_116_address0 { O 7 vector } C_116_ce0 { O 1 bit } C_116_we0 { O 1 bit } C_116_d0 { O 24 vector } C_116_address1 { O 7 vector } C_116_ce1 { O 1 bit } C_116_we1 { O 1 bit } C_116_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_116'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1567 \
    name C_120 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_120 \
    op interface \
    ports { C_120_address0 { O 7 vector } C_120_ce0 { O 1 bit } C_120_we0 { O 1 bit } C_120_d0 { O 24 vector } C_120_address1 { O 7 vector } C_120_ce1 { O 1 bit } C_120_we1 { O 1 bit } C_120_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_120'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1568 \
    name C_124 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_124 \
    op interface \
    ports { C_124_address0 { O 7 vector } C_124_ce0 { O 1 bit } C_124_we0 { O 1 bit } C_124_d0 { O 24 vector } C_124_address1 { O 7 vector } C_124_ce1 { O 1 bit } C_124_we1 { O 1 bit } C_124_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_124'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1569 \
    name C_128 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_128 \
    op interface \
    ports { C_128_address0 { O 7 vector } C_128_ce0 { O 1 bit } C_128_we0 { O 1 bit } C_128_d0 { O 24 vector } C_128_address1 { O 7 vector } C_128_ce1 { O 1 bit } C_128_we1 { O 1 bit } C_128_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_128'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1570 \
    name tmp_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_3 \
    op interface \
    ports { tmp_3_address0 { O 7 vector } tmp_3_ce0 { O 1 bit } tmp_3_q0 { I 24 vector } tmp_3_address1 { O 7 vector } tmp_3_ce1 { O 1 bit } tmp_3_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1571 \
    name tmp_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_7 \
    op interface \
    ports { tmp_7_address0 { O 7 vector } tmp_7_ce0 { O 1 bit } tmp_7_q0 { I 24 vector } tmp_7_address1 { O 7 vector } tmp_7_ce1 { O 1 bit } tmp_7_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1572 \
    name tmp_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_11 \
    op interface \
    ports { tmp_11_address0 { O 7 vector } tmp_11_ce0 { O 1 bit } tmp_11_q0 { I 24 vector } tmp_11_address1 { O 7 vector } tmp_11_ce1 { O 1 bit } tmp_11_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1573 \
    name tmp_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_15 \
    op interface \
    ports { tmp_15_address0 { O 7 vector } tmp_15_ce0 { O 1 bit } tmp_15_q0 { I 24 vector } tmp_15_address1 { O 7 vector } tmp_15_ce1 { O 1 bit } tmp_15_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1574 \
    name tmp_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_19 \
    op interface \
    ports { tmp_19_address0 { O 7 vector } tmp_19_ce0 { O 1 bit } tmp_19_q0 { I 24 vector } tmp_19_address1 { O 7 vector } tmp_19_ce1 { O 1 bit } tmp_19_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1575 \
    name tmp_23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_23 \
    op interface \
    ports { tmp_23_address0 { O 7 vector } tmp_23_ce0 { O 1 bit } tmp_23_q0 { I 24 vector } tmp_23_address1 { O 7 vector } tmp_23_ce1 { O 1 bit } tmp_23_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1576 \
    name tmp_27 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_27 \
    op interface \
    ports { tmp_27_address0 { O 7 vector } tmp_27_ce0 { O 1 bit } tmp_27_q0 { I 24 vector } tmp_27_address1 { O 7 vector } tmp_27_ce1 { O 1 bit } tmp_27_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1577 \
    name tmp_31 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_31 \
    op interface \
    ports { tmp_31_address0 { O 7 vector } tmp_31_ce0 { O 1 bit } tmp_31_q0 { I 24 vector } tmp_31_address1 { O 7 vector } tmp_31_ce1 { O 1 bit } tmp_31_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1578 \
    name tmp_35 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_35 \
    op interface \
    ports { tmp_35_address0 { O 7 vector } tmp_35_ce0 { O 1 bit } tmp_35_q0 { I 24 vector } tmp_35_address1 { O 7 vector } tmp_35_ce1 { O 1 bit } tmp_35_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1579 \
    name tmp_39 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_39 \
    op interface \
    ports { tmp_39_address0 { O 7 vector } tmp_39_ce0 { O 1 bit } tmp_39_q0 { I 24 vector } tmp_39_address1 { O 7 vector } tmp_39_ce1 { O 1 bit } tmp_39_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1580 \
    name tmp_43 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_43 \
    op interface \
    ports { tmp_43_address0 { O 7 vector } tmp_43_ce0 { O 1 bit } tmp_43_q0 { I 24 vector } tmp_43_address1 { O 7 vector } tmp_43_ce1 { O 1 bit } tmp_43_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1581 \
    name tmp_47 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_47 \
    op interface \
    ports { tmp_47_address0 { O 7 vector } tmp_47_ce0 { O 1 bit } tmp_47_q0 { I 24 vector } tmp_47_address1 { O 7 vector } tmp_47_ce1 { O 1 bit } tmp_47_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1582 \
    name tmp_51 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_51 \
    op interface \
    ports { tmp_51_address0 { O 7 vector } tmp_51_ce0 { O 1 bit } tmp_51_q0 { I 24 vector } tmp_51_address1 { O 7 vector } tmp_51_ce1 { O 1 bit } tmp_51_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1583 \
    name tmp_55 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_55 \
    op interface \
    ports { tmp_55_address0 { O 7 vector } tmp_55_ce0 { O 1 bit } tmp_55_q0 { I 24 vector } tmp_55_address1 { O 7 vector } tmp_55_ce1 { O 1 bit } tmp_55_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1584 \
    name tmp_59 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_59 \
    op interface \
    ports { tmp_59_address0 { O 7 vector } tmp_59_ce0 { O 1 bit } tmp_59_q0 { I 24 vector } tmp_59_address1 { O 7 vector } tmp_59_ce1 { O 1 bit } tmp_59_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1585 \
    name tmp_63 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_63 \
    op interface \
    ports { tmp_63_address0 { O 7 vector } tmp_63_ce0 { O 1 bit } tmp_63_q0 { I 24 vector } tmp_63_address1 { O 7 vector } tmp_63_ce1 { O 1 bit } tmp_63_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_63'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1586 \
    name tmp_67 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_67 \
    op interface \
    ports { tmp_67_address0 { O 7 vector } tmp_67_ce0 { O 1 bit } tmp_67_q0 { I 24 vector } tmp_67_address1 { O 7 vector } tmp_67_ce1 { O 1 bit } tmp_67_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_67'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1587 \
    name tmp_71 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_71 \
    op interface \
    ports { tmp_71_address0 { O 7 vector } tmp_71_ce0 { O 1 bit } tmp_71_q0 { I 24 vector } tmp_71_address1 { O 7 vector } tmp_71_ce1 { O 1 bit } tmp_71_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_71'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1588 \
    name tmp_75 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_75 \
    op interface \
    ports { tmp_75_address0 { O 7 vector } tmp_75_ce0 { O 1 bit } tmp_75_q0 { I 24 vector } tmp_75_address1 { O 7 vector } tmp_75_ce1 { O 1 bit } tmp_75_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_75'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1589 \
    name tmp_79 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_79 \
    op interface \
    ports { tmp_79_address0 { O 7 vector } tmp_79_ce0 { O 1 bit } tmp_79_q0 { I 24 vector } tmp_79_address1 { O 7 vector } tmp_79_ce1 { O 1 bit } tmp_79_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_79'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1590 \
    name tmp_83 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_83 \
    op interface \
    ports { tmp_83_address0 { O 7 vector } tmp_83_ce0 { O 1 bit } tmp_83_q0 { I 24 vector } tmp_83_address1 { O 7 vector } tmp_83_ce1 { O 1 bit } tmp_83_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_83'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1591 \
    name tmp_87 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_87 \
    op interface \
    ports { tmp_87_address0 { O 7 vector } tmp_87_ce0 { O 1 bit } tmp_87_q0 { I 24 vector } tmp_87_address1 { O 7 vector } tmp_87_ce1 { O 1 bit } tmp_87_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_87'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1592 \
    name tmp_91 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_91 \
    op interface \
    ports { tmp_91_address0 { O 7 vector } tmp_91_ce0 { O 1 bit } tmp_91_q0 { I 24 vector } tmp_91_address1 { O 7 vector } tmp_91_ce1 { O 1 bit } tmp_91_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_91'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1593 \
    name tmp_95 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_95 \
    op interface \
    ports { tmp_95_address0 { O 7 vector } tmp_95_ce0 { O 1 bit } tmp_95_q0 { I 24 vector } tmp_95_address1 { O 7 vector } tmp_95_ce1 { O 1 bit } tmp_95_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_95'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1594 \
    name tmp_99 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_99 \
    op interface \
    ports { tmp_99_address0 { O 7 vector } tmp_99_ce0 { O 1 bit } tmp_99_q0 { I 24 vector } tmp_99_address1 { O 7 vector } tmp_99_ce1 { O 1 bit } tmp_99_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_99'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1595 \
    name tmp_103 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_103 \
    op interface \
    ports { tmp_103_address0 { O 7 vector } tmp_103_ce0 { O 1 bit } tmp_103_q0 { I 24 vector } tmp_103_address1 { O 7 vector } tmp_103_ce1 { O 1 bit } tmp_103_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_103'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1596 \
    name tmp_107 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_107 \
    op interface \
    ports { tmp_107_address0 { O 7 vector } tmp_107_ce0 { O 1 bit } tmp_107_q0 { I 24 vector } tmp_107_address1 { O 7 vector } tmp_107_ce1 { O 1 bit } tmp_107_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_107'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1597 \
    name tmp_111 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_111 \
    op interface \
    ports { tmp_111_address0 { O 7 vector } tmp_111_ce0 { O 1 bit } tmp_111_q0 { I 24 vector } tmp_111_address1 { O 7 vector } tmp_111_ce1 { O 1 bit } tmp_111_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_111'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1598 \
    name tmp_115 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_115 \
    op interface \
    ports { tmp_115_address0 { O 7 vector } tmp_115_ce0 { O 1 bit } tmp_115_q0 { I 24 vector } tmp_115_address1 { O 7 vector } tmp_115_ce1 { O 1 bit } tmp_115_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_115'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1599 \
    name tmp_119 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_119 \
    op interface \
    ports { tmp_119_address0 { O 7 vector } tmp_119_ce0 { O 1 bit } tmp_119_q0 { I 24 vector } tmp_119_address1 { O 7 vector } tmp_119_ce1 { O 1 bit } tmp_119_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_119'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1600 \
    name tmp_123 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_123 \
    op interface \
    ports { tmp_123_address0 { O 7 vector } tmp_123_ce0 { O 1 bit } tmp_123_q0 { I 24 vector } tmp_123_address1 { O 7 vector } tmp_123_ce1 { O 1 bit } tmp_123_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_123'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1601 \
    name tmp_127 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_127 \
    op interface \
    ports { tmp_127_address0 { O 7 vector } tmp_127_ce0 { O 1 bit } tmp_127_q0 { I 24 vector } tmp_127_address1 { O 7 vector } tmp_127_ce1 { O 1 bit } tmp_127_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_127'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1537 \
    name empty_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_empty_17 \
    op interface \
    ports { empty_17 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1602 \
    name empty \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_empty \
    op interface \
    ports { empty { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1603 \
    name conv7_i_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv7_i_3 \
    op interface \
    ports { conv7_i_3 { I 17 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName top_kernel_flow_control_loop_pipe_sequential_init_U
set CompName top_kernel_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix top_kernel_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


