{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649095817015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649095817018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  4 12:10:16 2022 " "Processing started: Mon Apr  4 12:10:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649095817018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1649095817018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta filter_design -c filter_design " "Command: quartus_sta filter_design -c filter_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1649095817018 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1649095817042 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1649095817282 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1649095817282 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649095817303 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649095817303 ""}
{ "Info" "ISTA_SDC_FOUND" "filter_design.sdc " "Reading SDC File: 'filter_design.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1649095818121 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "filter_design.sdc 49 EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[0\] register " "Ignored filter at filter_design.sdc(49): EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[0\] could not be matched with a register" {  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649095818153 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock filter_design.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at filter_design.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{system_clk\} -source \[get_ports \{clock_50\}\] -divide_by 2 -master_clock \{input_clock\} \[get_registers \{EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[0\]\}\]  " "create_generated_clock -name \{system_clk\} -source \[get_ports \{clock_50\}\] -divide_by 2 -master_clock \{input_clock\} \[get_registers \{EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[0\]\}\] " {  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649095818153 ""}  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649095818153 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "filter_design.sdc 50 EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[4\] register " "Ignored filter at filter_design.sdc(50): EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[4\] could not be matched with a register" {  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649095818154 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock filter_design.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at filter_design.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{symbol_clk\} -source \[get_ports \{clock_50\}\] -divide_by 32 -master_clock \{input_clock\} \[get_registers \{EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[4\]\}\] " "create_generated_clock -name \{symbol_clk\} -source \[get_ports \{clock_50\}\] -divide_by 32 -master_clock \{input_clock\} \[get_registers \{EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[4\]\}\]" {  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649095818154 ""}  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649095818154 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "filter_design.sdc 51 EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[2\] register " "Ignored filter at filter_design.sdc(51): EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[2\] could not be matched with a register" {  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649095818154 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock filter_design.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at filter_design.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{sample_clk\} -source \[get_ports \{clock_50\}\] -divide_by 8 -master_clock \{input_clock\} \[get_registers \{EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[2\]\}\] " "create_generated_clock -name \{sample_clk\} -source \[get_ports \{clock_50\}\] -divide_by 8 -master_clock \{input_clock\} \[get_registers \{EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[2\]\}\]" {  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649095818154 ""}  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649095818154 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1649095818154 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "filter_design.sdc 94 altera_reserved_tdi port " "Ignored filter at filter_design.sdc(94): altera_reserved_tdi could not be matched with a port" {  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649095818154 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "filter_design.sdc 94 altera_reserved_tms port " "Ignored filter at filter_design.sdc(94): altera_reserved_tms could not be matched with a port" {  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649095818154 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path filter_design.sdc 94 Argument <from> is an empty collection " "Ignored set_false_path at filter_design.sdc(94): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{altera_reserved_tdi altera_reserved_tms\}\] " "set_false_path -from \[get_ports \{altera_reserved_tdi altera_reserved_tms\}\]" {  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649095818154 ""}  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649095818154 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "filter_design.sdc 95 altera_reserved_tdo port " "Ignored filter at filter_design.sdc(95): altera_reserved_tdo could not be matched with a port" {  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1649095818155 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path filter_design.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at filter_design.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_ports \{altera_reserved_tdo\}\] " "set_false_path -to \[get_ports \{altera_reserved_tdo\}\]" {  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649095818155 ""}  } { { "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/filter_design.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1649095818155 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649095818247 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1649095818249 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1649095818284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.560 " "Worst-case setup slack is 18.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095818431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095818431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.560               0.000 input_clock  " "   18.560               0.000 input_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095818431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.492               0.000 clk_en:EN_clk\|sys_clk  " "   24.492               0.000 clk_en:EN_clk\|sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095818431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649095818431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095818463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095818463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk_en:EN_clk\|sys_clk  " "    0.402               0.000 clk_en:EN_clk\|sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095818463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.892               0.000 input_clock  " "    0.892               0.000 input_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095818463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649095818463 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649095818472 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649095818480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.720 " "Worst-case minimum pulse width slack is 9.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095818493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095818493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.720               0.000 input_clock  " "    9.720               0.000 input_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095818493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.786               0.000 clk_en:EN_clk\|sys_clk  " "   19.786               0.000 clk_en:EN_clk\|sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095818493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649095818493 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649095818788 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 32 " "Number of Synchronizer Chains Found: 32" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649095818788 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649095818788 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649095818788 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.949 ns " "Worst Case Available Settling Time: 38.949 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649095818788 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649095818788 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649095818788 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649095818801 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1649095818827 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1649095819691 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649095820046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.713 " "Worst-case setup slack is 18.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095820143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095820143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.713               0.000 input_clock  " "   18.713               0.000 input_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095820143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.844               0.000 clk_en:EN_clk\|sys_clk  " "   25.844               0.000 clk_en:EN_clk\|sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095820143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649095820143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095820178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095820178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clk_en:EN_clk\|sys_clk  " "    0.353               0.000 clk_en:EN_clk\|sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095820178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 input_clock  " "    0.800               0.000 input_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095820178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649095820178 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649095820187 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649095820197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.724 " "Worst-case minimum pulse width slack is 9.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095820209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095820209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.724               0.000 input_clock  " "    9.724               0.000 input_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095820209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.778               0.000 clk_en:EN_clk\|sys_clk  " "   19.778               0.000 clk_en:EN_clk\|sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095820209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649095820209 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649095820506 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 32 " "Number of Synchronizer Chains Found: 32" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649095820506 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649095820506 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649095820506 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.043 ns " "Worst Case Available Settling Time: 39.043 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649095820506 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649095820506 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649095820506 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649095820520 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649095820794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 19.345 " "Worst-case setup slack is 19.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095820834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095820834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.345               0.000 input_clock  " "   19.345               0.000 input_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095820834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.965               0.000 clk_en:EN_clk\|sys_clk  " "   31.965               0.000 clk_en:EN_clk\|sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095820834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649095820834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095820869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095820869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk_en:EN_clk\|sys_clk  " "    0.181               0.000 clk_en:EN_clk\|sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095820869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 input_clock  " "    0.362               0.000 input_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095820869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649095820869 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649095820879 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649095820888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.457 " "Worst-case minimum pulse width slack is 9.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095820900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095820900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.457               0.000 input_clock  " "    9.457               0.000 input_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095820900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.767               0.000 clk_en:EN_clk\|sys_clk  " "   19.767               0.000 clk_en:EN_clk\|sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649095820900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649095820900 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649095821183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 32 " "Number of Synchronizer Chains Found: 32" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649095821183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649095821183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649095821183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.506 ns " "Worst Case Available Settling Time: 39.506 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649095821183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649095821183 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649095821183 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649095821552 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649095821561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 12 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "986 " "Peak virtual memory: 986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649095821725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  4 12:10:21 2022 " "Processing ended: Mon Apr  4 12:10:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649095821725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649095821725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649095821725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1649095821725 ""}
