0.6
2017.4
Dec 15 2017
21:07:18
D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/BRAM0.vhd,1611665650,vhdl,,,,bram0,,,,,,,,
D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/BRAM1.vhd,1611665003,vhdl,,,,bram1,,,,,,,,
D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/final/final.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/final/final.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.vhdl,1611660033,vhdl,,,,fifo_generator_0;fifo_generator_0_blk_mem_gen_generic_cstr;fifo_generator_0_blk_mem_gen_prim_width;fifo_generator_0_blk_mem_gen_prim_wrapper;fifo_generator_0_blk_mem_gen_top;fifo_generator_0_blk_mem_gen_v8_4_1;fifo_generator_0_blk_mem_gen_v8_4_1_synth;fifo_generator_0_dc_ss;fifo_generator_0_fifo_generator_ramfifo;fifo_generator_0_fifo_generator_top;fifo_generator_0_fifo_generator_v13_2_1;fifo_generator_0_fifo_generator_v13_2_1_synth;fifo_generator_0_memory;fifo_generator_0_rd_bin_cntr;fifo_generator_0_rd_logic;fifo_generator_0_rd_status_flags_ss;fifo_generator_0_updn_cntr;fifo_generator_0_wr_bin_cntr;fifo_generator_0_wr_logic;fifo_generator_0_wr_status_flags_ss,,,,,,,,
D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/kcpsm6.vhd,1400661852,vhdl,,,,kcpsm6,,,,,,,,
D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/kcpsm6_2.vhd,1610111536,vhdl,,,,kcpsm6_2,,,,,,,,
D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/sim_top.vhd,1611660700,vhdl,,,,sim_top,,,,,,,,
D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/top.vhd,1611659029,vhdl,,,,top,,,,,,,,
D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/top_2.vhd,1611661822,vhdl,,,,top_2,,,,,,,,
D:/7.dönem dersler/EMBEDDED SYSTEM/project/finalproje/GomuluProje/vhdl/top_all.vhd,1611660547,vhdl,,,,top_all,,,,,,,,
