// Seed: 379435427
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  integer id_5;
  assign id_5 = ~id_3 != id_3;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input wire id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri id_5,
    output tri id_6,
    output supply1 id_7
);
  reg id_9, id_10;
  wire id_11;
  always id_9 <= #1 1;
  assign id_11 = 1;
  module_0(
      id_11, id_11, id_11, id_11
  );
endmodule
