// Seed: 117813158
module module_0 (
    input wor id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wire id_3
);
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input tri0 id_2,
    input wand id_3,
    output tri1 id_4,
    output wire id_5,
    input supply0 id_6,
    id_44,
    input tri0 id_7,
    input tri1 id_8,
    input wand id_9,
    output tri0 id_10,
    input tri0 id_11,
    input tri0 id_12,
    output wor id_13,
    input tri id_14,
    input tri0 id_15,
    input tri id_16,
    input supply1 id_17,
    input supply1 id_18,
    output uwire id_19,
    input tri1 id_20,
    input supply1 id_21,
    input tri1 id_22,
    output supply0 id_23,
    output supply1 id_24,
    input supply0 id_25,
    input supply0 id_26,
    input uwire id_27,
    input tri id_28,
    output wor id_29,
    output wand id_30,
    input supply0 id_31,
    output wor id_32,
    output wand id_33,
    id_45,
    input supply1 id_34,
    input tri1 id_35,
    input uwire id_36,
    output wand id_37,
    input tri1 id_38,
    output wor void id_39,
    output uwire id_40,
    input tri0 id_41,
    input wor id_42
);
  assign id_39 = id_35;
  module_0 modCall_1 (
      id_35,
      id_9,
      id_37,
      id_20
  );
  assign modCall_1.id_1 = 0;
  assign id_33 = id_21;
endmodule
