{
    "@graph": [
        {
            "@id": "gnd:1142391205",
            "sameAs": "Li, Suny"
        },
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A1014965802",
            "@type": "bibo:Book",
            "P1053": "1 Online-Ressource",
            "description": "Campusweiter Zugriff (Universit\u00e4t Hannover) - Vervielf\u00e4ltigungen (z.B. Kopien, Downloads) sind nur von einzelnen Kapiteln oder Seiten und nur zum eigenen wissenschaftlichen Gebrauch erlaubt. Keine Weitergabe an Dritte. Kein systematisches Downloaden durch Robots.",
            "identifier": [
                "(isbn13)9781119045991",
                "(isbn)1119045991",
                "(isbn13)9781119046011",
                "(firstid)GBV:1014965802",
                "(ppn)1014965802",
                "(isbn)1119046017",
                "(doi)10.1002/9781119045991",
                "(isbn)1119046009",
                "(isbn13)9781119046004"
            ],
            "publisher": "Publishing House of Electronics Industry/Wiley",
            "subject": [
                "(classificationName=bk, id=10641853X)53.55 - Mikroelektronik",
                "(classificationName=loc)TK7874",
                "(classificationName=linseach:mapping)elt",
                "TECHNOLOGY & ENGINEERING ; Mechanical",
                "Multichip modules (Microelectronics) ; Design and construction",
                "Integrated circuits ; Design and construction",
                "(classificationName=ddc)621.3815",
                "Multichip modules (Microelectronics)",
                "Integrated circuits"
            ],
            "title": "SiP-system in package design and simulation : Mentor EE Flow Advanced Design Guide",
            "abstract": [
                "An advanced reference documenting, in detail, every step of a real System-in-Package (SiP) design flow Written by an engineer at the leading edge of SiP design and implementation, this book demonstrates how to design SiPs using Mentor EE Flow. Key topics covered include wire bonding, die stacks, cavity, flip chip and RDL (redistribution layer), Embedded Passive, RF design, concurrent design, Xtreme design, 3D real-time DRC (design rule checking), and SiP manufacture. Extensively illustrated throughout, System in Package Design and Simulation covers an array of issues of vital concern for SiP design and fabrication electronics engineers, as well as SiP users, including: -Cavity and sacked dies design -FlipChip and RDL design -Routing and coppering -3D Real-Time DRC check -SiP simulation technology -Mentor SiP Design and Simulation Platform Designed to function equally well as a reference, tutorial, and self-study, System in Package Design and Simulation is an indispensable working resource for every SiP designer, especially those who use Mentor design tools",
                "SiP design and simulation platform -- Basic knowledge of package -- SiP production process -- New package technologies -- SiP design and simulation flow -- Central library -- Schematic input -- Multi-board project management and schematic concurrent design -- Layout creation and setting -- Constraint rules management -- Wire bond design -- Cavity and chip stack design -- FlipChip and RDL design -- Route and plane -- Embedded passives design -- RF circuit design -- Layout concurrent design -- 3D real-time DRC -- Design review -- Manufacture data output -- SiP simulation technology"
            ],
            "contributor": "Technische Informationsbibliothek (TIB)",
            "creator": "gnd:1142391205",
            "isPartOf": [
                "(collectioncode)ZDB-35-UBC",
                "(collectioncode)ZDB-35-WIC"
            ],
            "issued": "2017",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "isLike": "doi:10.1002/9781119045991",
            "P60163": "Singapore"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "sameAs": "http://www.w3.org/2002/07/owl#sameAs",
        "license": "http://purl.org/dc/terms/license",
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "abstract": "http://purl.org/dc/terms/abstract",
        "issued": "http://purl.org/dc/terms/issued",
        "title": "http://purl.org/dc/elements/1.1/title",
        "creator": {
            "@id": "http://purl.org/dc/terms/creator",
            "@type": "@id"
        },
        "isLike": {
            "@id": "http://umbel.org/umbel#isLike",
            "@type": "@id"
        },
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "description": "http://purl.org/dc/elements/1.1/description",
        "contributor": "http://purl.org/dc/terms/contributor",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}