{
    "_NumofBit": 6,
    "_CDAC_Folding": false,
    "_Driver_CommonCentroidPlacementIfCDACFolded": false,
    "_Driver_DecimationIfDriverPlacedInCommonCentroid": false,
    "_Driver_DecimationFactor": [
        2,
        0,
        0,
        0,
        0,
        0,
        0
    ],
    "_SpaceBtwBootSWPosNeg": 200,
    "_Test_distance": 330,
    "_Routing_width": 50,
    "_Routing_distance": 80,
    "_SARLogic_YWidthOfCLKSrc": 100,
    "_SARLogic_SpaceBtwCLKSrcAndCLKSamp": 100,
    "_SARLogic_YWidthOfCLKSamp": 100,
    "_SARLogic_YWidthOfCompOut": 100,
    "_SARLogic_SpaceBtwCompOutAndCLKDout": 100,
    "_SARLogic_YWidthOfCLKDout": 100,
    "_SARLogic_DFF_Pbody_NumCont": 2,
    "_SARLogic_DFF_Nbody_NumCont": 2,
    "_SARLogic_DFF_PMOSXvt2NMOSXvt": 1150,
    "_SARLogic_DFF_XvtTop2Pbody": null,
    "_SARLogic_DFF_Xvtdown2Nbody": null,
    "_SARLogic_Mst_Xgate1_NMOS_NumberofGate": 1,
    "_SARLogic_Mst_Xgate1_NMOS_ChannelWidth": 400,
    "_SARLogic_Mst_Xgate1_NMOS_ChannelLength": 30,
    "_SARLogic_Mst_Xgate1_NMOS_XVT": "SLVT",
    "_SARLogic_Mst_Xgate1_NMOS_POGate_Comb_length": 100,
    "_SARLogic_Mst_Xgate1_PMOS_NumberofGate": 1,
    "_SARLogic_Mst_Xgate1_PMOS_ChannelWidth": 800,
    "_SARLogic_Mst_Xgate1_PMOS_ChannelLength": 30,
    "_SARLogic_Mst_Xgate1_PMOS_XVT": "SLVT",
    "_SARLogic_Mst_Xgate1_PMOS_POGate_Comb_length": 100,
    "_SARLogic_Mst_Xgate2_NMOS_NumberofGate": 1,
    "_SARLogic_Mst_Xgate2_NMOS_ChannelWidth": 400,
    "_SARLogic_Mst_Xgate2_NMOS_ChannelLength": 30,
    "_SARLogic_Mst_Xgate2_NMOS_XVT": "SLVT",
    "_SARLogic_Mst_Xgate2_NMOS_POGate_Comb_length": 100,
    "_SARLogic_Mst_Xgate2_PMOS_NumberofGate": 1,
    "_SARLogic_Mst_Xgate2_PMOS_ChannelWidth": 800,
    "_SARLogic_Mst_Xgate2_PMOS_ChannelLength": 30,
    "_SARLogic_Mst_Xgate2_PMOS_XVT": "SLVT",
    "_SARLogic_Mst_Xgate2_PMOS_POGate_Comb_length": 100,
    "_SARLogic_Mst_Nor1_NMOS_XVT": "SLVT",
    "_SARLogic_Mst_Nor1_NMOSA_NumberofGate": 4,
    "_SARLogic_Mst_Nor1_NMOSA_ChannelWidth": 400,
    "_SARLogic_Mst_Nor1_NMOSA_ChannelLength": 30,
    "_SARLogic_Mst_Nor1_NMOSA_POGate_Comb_length": 100,
    "_SARLogic_Mst_Nor1_NMOSB_NumberofGate": 4,
    "_SARLogic_Mst_Nor1_NMOSB_ChannelWidth": 400,
    "_SARLogic_Mst_Nor1_NMOSB_ChannelLength": 30,
    "_SARLogic_Mst_Nor1_NMOSB_POGate_Comb_length": 100,
    "_SARLogic_Mst_Nor1_PMOS_XVT": "SLVT",
    "_SARLogic_Mst_Nor1_PMOSA_NumberofGate": 8,
    "_SARLogic_Mst_Nor1_PMOSA_ChannelWidth": 800,
    "_SARLogic_Mst_Nor1_PMOSA_ChannelLength": 30,
    "_SARLogic_Mst_Nor1_PMOSA_POGate_Comb_length": 100,
    "_SARLogic_Mst_Nor1_PMOSB_NumberofGate": 8,
    "_SARLogic_Mst_Nor1_PMOSB_ChannelWidth": 800,
    "_SARLogic_Mst_Nor1_PMOSB_ChannelLength": 30,
    "_SARLogic_Mst_Nor1_PMOSB_POGate_Comb_length": 100,
    "_SARLogic_Mst_Nor2_NMOS_XVT": "SLVT",
    "_SARLogic_Mst_Nor2_NMOSA_NumberofGate": 1,
    "_SARLogic_Mst_Nor2_NMOSA_ChannelWidth": 400,
    "_SARLogic_Mst_Nor2_NMOSA_ChannelLength": 30,
    "_SARLogic_Mst_Nor2_NMOSA_POGate_Comb_length": 100,
    "_SARLogic_Mst_Nor2_NMOSB_NumberofGate": 1,
    "_SARLogic_Mst_Nor2_NMOSB_ChannelWidth": 400,
    "_SARLogic_Mst_Nor2_NMOSB_ChannelLength": 30,
    "_SARLogic_Mst_Nor2_NMOSB_POGate_Comb_length": 100,
    "_SARLogic_Mst_Nor2_PMOS_XVT": "SLVT",
    "_SARLogic_Mst_Nor2_PMOSA_NumberofGate": 2,
    "_SARLogic_Mst_Nor2_PMOSA_ChannelWidth": 800,
    "_SARLogic_Mst_Nor2_PMOSA_ChannelLength": 30,
    "_SARLogic_Mst_Nor2_PMOSA_POGate_Comb_length": 100,
    "_SARLogic_Mst_Nor2_PMOSB_NumberofGate": 2,
    "_SARLogic_Mst_Nor2_PMOSB_ChannelWidth": 800,
    "_SARLogic_Mst_Nor2_PMOSB_ChannelLength": 30,
    "_SARLogic_Mst_Nor2_PMOSB_POGate_Comb_length": 100,
    "_SARLogic_Mst_Inv1_NMOS_NumberofGate": 1,
    "_SARLogic_Mst_Inv1_NMOS_ChannelWidth": 400,
    "_SARLogic_Mst_Inv1_NMOS_ChannelLength": 30,
    "_SARLogic_Mst_Inv1_NMOS_XVT": "SLVT",
    "_SARLogic_Mst_Inv1_NMOS_POGate_Comb_length": 100,
    "_SARLogic_Mst_Inv1_PMOS_NumberofGate": 1,
    "_SARLogic_Mst_Inv1_PMOS_ChannelWidth": 800,
    "_SARLogic_Mst_Inv1_PMOS_ChannelLength": 30,
    "_SARLogic_Mst_Inv1_PMOS_XVT": "SLVT",
    "_SARLogic_Mst_Inv1_PMOS_POGate_Comb_length": 100,
    "_SARLogic_Mst_Inv2_NMOS_NumberofGate": 2,
    "_SARLogic_Mst_Inv2_NMOS_ChannelWidth": 400,
    "_SARLogic_Mst_Inv2_NMOS_ChannelLength": 30,
    "_SARLogic_Mst_Inv2_NMOS_XVT": "SLVT",
    "_SARLogic_Mst_Inv2_NMOS_POGate_Comb_length": 100,
    "_SARLogic_Mst_Inv2_PMOS_NumberofGate": 2,
    "_SARLogic_Mst_Inv2_PMOS_ChannelWidth": 800,
    "_SARLogic_Mst_Inv2_PMOS_ChannelLength": 30,
    "_SARLogic_Mst_Inv2_PMOS_XVT": "SLVT",
    "_SARLogic_Mst_Inv2_PMOS_POGate_Comb_length": 100,
    "_SARLogic_Mst_Inv3_NMOS_NumberofGate": 2,
    "_SARLogic_Mst_Inv3_NMOS_ChannelWidth": 400,
    "_SARLogic_Mst_Inv3_NMOS_ChannelLength": 30,
    "_SARLogic_Mst_Inv3_NMOS_XVT": "SLVT",
    "_SARLogic_Mst_Inv3_NMOS_POGate_Comb_length": 100,
    "_SARLogic_Mst_Inv3_PMOS_NumberofGate": 2,
    "_SARLogic_Mst_Inv3_PMOS_ChannelWidth": 800,
    "_SARLogic_Mst_Inv3_PMOS_ChannelLength": 30,
    "_SARLogic_Mst_Inv3_PMOS_XVT": "SLVT",
    "_SARLogic_Mst_Inv3_PMOS_POGate_Comb_length": 100,
    "_SARLogic_Slv_Xgate1_NMOS_NumberofGate": 3,
    "_SARLogic_Slv_Xgate1_NMOS_ChannelWidth": 400,
    "_SARLogic_Slv_Xgate1_NMOS_ChannelLength": 30,
    "_SARLogic_Slv_Xgate1_NMOS_XVT": "SLVT",
    "_SARLogic_Slv_Xgate1_NMOS_POGate_Comb_length": 100,
    "_SARLogic_Slv_Xgate1_PMOS_NumberofGate": 3,
    "_SARLogic_Slv_Xgate1_PMOS_ChannelWidth": 800,
    "_SARLogic_Slv_Xgate1_PMOS_ChannelLength": 30,
    "_SARLogic_Slv_Xgate1_PMOS_XVT": "SLVT",
    "_SARLogic_Slv_Xgate1_PMOS_POGate_Comb_length": 100,
    "_SARLogic_Slv_Xgate2_NMOS_NumberofGate": 2,
    "_SARLogic_Slv_Xgate2_NMOS_ChannelWidth": 400,
    "_SARLogic_Slv_Xgate2_NMOS_ChannelLength": 30,
    "_SARLogic_Slv_Xgate2_NMOS_XVT": "SLVT",
    "_SARLogic_Slv_Xgate2_NMOS_POGate_Comb_length": 100,
    "_SARLogic_Slv_Xgate2_PMOS_NumberofGate": 2,
    "_SARLogic_Slv_Xgate2_PMOS_ChannelWidth": 800,
    "_SARLogic_Slv_Xgate2_PMOS_ChannelLength": 30,
    "_SARLogic_Slv_Xgate2_PMOS_XVT": "SLVT",
    "_SARLogic_Slv_Xgate2_PMOS_POGate_Comb_length": 100,
    "_SARLogic_Slv_Nor1_NMOS_XVT": "SLVT",
    "_SARLogic_Slv_Nor1_NMOSA_NumberofGate": 6,
    "_SARLogic_Slv_Nor1_NMOSA_ChannelWidth": 400,
    "_SARLogic_Slv_Nor1_NMOSA_ChannelLength": 30,
    "_SARLogic_Slv_Nor1_NMOSA_POGate_Comb_length": 100,
    "_SARLogic_Slv_Nor1_NMOSB_NumberofGate": 6,
    "_SARLogic_Slv_Nor1_NMOSB_ChannelWidth": 400,
    "_SARLogic_Slv_Nor1_NMOSB_ChannelLength": 30,
    "_SARLogic_Slv_Nor1_NMOSB_POGate_Comb_length": 100,
    "_SARLogic_Slv_Nor1_PMOS_XVT": "SLVT",
    "_SARLogic_Slv_Nor1_PMOSA_NumberofGate": 12,
    "_SARLogic_Slv_Nor1_PMOSA_ChannelWidth": 800,
    "_SARLogic_Slv_Nor1_PMOSA_ChannelLength": 30,
    "_SARLogic_Slv_Nor1_PMOSA_POGate_Comb_length": 100,
    "_SARLogic_Slv_Nor1_PMOSB_NumberofGate": 12,
    "_SARLogic_Slv_Nor1_PMOSB_ChannelWidth": 800,
    "_SARLogic_Slv_Nor1_PMOSB_ChannelLength": 30,
    "_SARLogic_Slv_Nor1_PMOSB_POGate_Comb_length": 100,
    "_SARLogic_Slv_Nor2_NMOS_XVT": "SLVT",
    "_SARLogic_Slv_Nor2_NMOSA_NumberofGate": 2,
    "_SARLogic_Slv_Nor2_NMOSA_ChannelWidth": 400,
    "_SARLogic_Slv_Nor2_NMOSA_ChannelLength": 30,
    "_SARLogic_Slv_Nor2_NMOSA_POGate_Comb_length": 100,
    "_SARLogic_Slv_Nor2_NMOSB_NumberofGate": 2,
    "_SARLogic_Slv_Nor2_NMOSB_ChannelWidth": 400,
    "_SARLogic_Slv_Nor2_NMOSB_ChannelLength": 30,
    "_SARLogic_Slv_Nor2_NMOSB_POGate_Comb_length": 100,
    "_SARLogic_Slv_Nor2_PMOS_XVT": "SLVT",
    "_SARLogic_Slv_Nor2_PMOSA_NumberofGate": 4,
    "_SARLogic_Slv_Nor2_PMOSA_ChannelWidth": 800,
    "_SARLogic_Slv_Nor2_PMOSA_ChannelLength": 30,
    "_SARLogic_Slv_Nor2_PMOSA_POGate_Comb_length": 100,
    "_SARLogic_Slv_Nor2_PMOSB_NumberofGate": 4,
    "_SARLogic_Slv_Nor2_PMOSB_ChannelWidth": 800,
    "_SARLogic_Slv_Nor2_PMOSB_ChannelLength": 30,
    "_SARLogic_Slv_Nor2_PMOSB_POGate_Comb_length": 100,
    "_SARLogic_Slv_Inv1_NMOS_NumberofGate": 1,
    "_SARLogic_Slv_Inv1_NMOS_ChannelWidth": 400,
    "_SARLogic_Slv_Inv1_NMOS_ChannelLength": 30,
    "_SARLogic_Slv_Inv1_NMOS_XVT": "SLVT",
    "_SARLogic_Slv_Inv1_NMOS_POGate_Comb_length": 100,
    "_SARLogic_Slv_Inv1_PMOS_NumberofGate": 1,
    "_SARLogic_Slv_Inv1_PMOS_ChannelWidth": 800,
    "_SARLogic_Slv_Inv1_PMOS_ChannelLength": 30,
    "_SARLogic_Slv_Inv1_PMOS_XVT": "SLVT",
    "_SARLogic_Slv_Inv1_PMOS_POGate_Comb_length": 100,
    "_SARLogic_Slv_Inv2_NMOS_NumberofGate": 2,
    "_SARLogic_Slv_Inv2_NMOS_ChannelWidth": 400,
    "_SARLogic_Slv_Inv2_NMOS_ChannelLength": 30,
    "_SARLogic_Slv_Inv2_NMOS_XVT": "SLVT",
    "_SARLogic_Slv_Inv2_NMOS_POGate_Comb_length": 100,
    "_SARLogic_Slv_Inv2_PMOS_NumberofGate": 2,
    "_SARLogic_Slv_Inv2_PMOS_ChannelWidth": 800,
    "_SARLogic_Slv_Inv2_PMOS_ChannelLength": 30,
    "_SARLogic_Slv_Inv2_PMOS_XVT": "SLVT",
    "_SARLogic_Slv_Inv2_PMOS_POGate_Comb_length": 100,
    "_SARLogic_Slv_Inv3_NMOS_NumberofGate": 4,
    "_SARLogic_Slv_Inv3_NMOS_ChannelWidth": 400,
    "_SARLogic_Slv_Inv3_NMOS_ChannelLength": 30,
    "_SARLogic_Slv_Inv3_NMOS_XVT": "SLVT",
    "_SARLogic_Slv_Inv3_NMOS_POGate_Comb_length": 100,
    "_SARLogic_Slv_Inv3_PMOS_NumberofGate": 4,
    "_SARLogic_Slv_Inv3_PMOS_ChannelWidth": 800,
    "_SARLogic_Slv_Inv3_PMOS_ChannelLength": 30,
    "_SARLogic_Slv_Inv3_PMOS_XVT": "SLVT",
    "_SARLogic_Slv_Inv3_PMOS_POGate_Comb_length": 100,
    "_SARLogic_CLKBufTreeTop_NumOfStage": 4,
    "_SARLogic_CLKBufTreeTop_CLKSampBuf_SizeByStage": [
        1,
        1,
        1,
        1
    ],
    "_SARLogic_CLKBufTreeTop_CLKSrcBuf_SizeByStage": [
        1,
        1,
        1,
        1
    ],
    "_SARLogic_CLKBufTreeTop_XOffSet": 0,
    "_SARLogic_CLKBufTreeTop_Inv_NMOS_ChannelWidth": 400,
    "_SARLogic_CLKBufTreeTop_Inv_NMOS_ChannelLength": 30,
    "_SARLogic_CLKBufTreeTop_Inv_NMOS_NumberofGate": 1,
    "_SARLogic_CLKBufTreeTop_Inv_NMOS_XVT": "SLVT",
    "_SARLogic_CLKBufTreeTop_Inv_NMOS_POGate_Comb_length": 100,
    "_SARLogic_CLKBufTreeTop_Inv_PMOS_ChannelWidth": 800,
    "_SARLogic_CLKBufTreeTop_Inv_PMOS_ChannelLength": 30,
    "_SARLogic_CLKBufTreeTop_Inv_PMOS_NumberofGate": 1,
    "_SARLogic_CLKBufTreeTop_Inv_PMOS_XVT": "SLVT",
    "_SARLogic_CLKBufTreeTop_Inv_PMOS_POGate_Comb_length": 100,
    "_SARLogic_CLKBufTreeTop_NMOS_Pbody_NumCont": 2,
    "_SARLogic_CLKBufTreeTop_NMOS_Pbody_XvtTop2Pbody": null,
    "_SARLogic_CLKBufTreeTop_PMOS_Nbody_NumCont": 2,
    "_SARLogic_CLKBufTreeTop_PMOS_Nbody_Xvtdown2Nbody": null,
    "_SARLogic_CLKBufTreeTop_PMOSXvt2NMOSXvt": 446,
    "_SARLogic_CLKBufTreeBot_NumOfStage": 4,
    "_SARLogic_CLKBufTreeBot_CompOutBuf_SizeByStage": [
        1,
        1,
        1,
        1
    ],
    "_SARLogic_CLKBufTreeBot_CLKDoutBuf_SizeByStage": [
        1,
        1,
        1,
        1
    ],
    "_SARLogic_CLKBufTreeBot_XOffSet": 0,
    "_SARLogic_CLKBufTreeBot_Inv_NMOS_ChannelWidth": 400,
    "_SARLogic_CLKBufTreeBot_Inv_NMOS_ChannelLength": 30,
    "_SARLogic_CLKBufTreeBot_Inv_NMOS_NumberofGate": 1,
    "_SARLogic_CLKBufTreeBot_Inv_NMOS_XVT": "SLVT",
    "_SARLogic_CLKBufTreeBot_Inv_NMOS_POGate_Comb_length": 100,
    "_SARLogic_CLKBufTreeBot_Inv_PMOS_ChannelWidth": 800,
    "_SARLogic_CLKBufTreeBot_Inv_PMOS_ChannelLength": 30,
    "_SARLogic_CLKBufTreeBot_Inv_PMOS_NumberofGate": 1,
    "_SARLogic_CLKBufTreeBot_Inv_PMOS_XVT": "SLVT",
    "_SARLogic_CLKBufTreeBot_Inv_PMOS_POGate_Comb_length": 100,
    "_SARLogic_CLKBufTreeBot_NMOS_Pbody_NumCont": 2,
    "_SARLogic_CLKBufTreeBot_NMOS_Pbody_XvtTop2Pbody": null,
    "_SARLogic_CLKBufTreeBot_PMOS_Nbody_NumCont": 2,
    "_SARLogic_CLKBufTreeBot_PMOS_Nbody_Xvtdown2Nbody": null,
    "_SARLogic_CLKBufTreeBot_PMOSXvt2NMOSXvt": 446,
    "_CDACPreDriver_Pbody_NumCont": 2,
    "_CDACPreDriver_Nbody_NumCont": 2,
    "_CDACPreDriver_PMOSXvt2NMOSXvt": 500,
    "_CDACPreDriver_XvtTop2Pbody": null,
    "_CDACPreDriver_Xvtdown2Nbody": null,
    "_CDACPreDriver_NumberofGate": [
        1,
        1
    ],
    "_CDACPreDriver_ChannelLength": 30,
    "_CDACPreDriver_XVT": "SLVT",
    "_CDACPreDriver_Inv_NMOS_ChannelWidth": 400,
    "_CDACPreDriver_Inv_NMOS_POGate_Comb_length": 100,
    "_CDACPreDriver_Inv_PMOS_ChannelWidth": 800,
    "_CDACPreDriver_Inv_PMOS_POGate_Comb_length": 100,
    "_CLKDout_XVT_Common": "SLVT",
    "_CLKDout_Inv_NMOS_ChannelWidth": 400,
    "_CLKDout_Inv_NMOS_ChannelLength": 30,
    "_CLKDout_Inv_NMOS_NumberofGate": 1,
    "_CLKDout_Inv_NMOS_POGate_Comb_length": 100,
    "_CLKDout_Inv_PMOS_ChannelWidth": 800,
    "_CLKDout_Inv_PMOS_ChannelLength": 30,
    "_CLKDout_Inv_PMOS_NumberofGate": 1,
    "_CLKDout_Inv_PMOS_POGate_Comb_length": 100,
    "_CLKDout_AND_NAND_NMOS_ChannelWidth": 400,
    "_CLKDout_AND_NAND_NMOS_ChannelLength": 30,
    "_CLKDout_AND_NAND_NMOS_NumberofGate": 2,
    "_CLKDout_AND_NAND_PMOS_ChannelWidth": 800,
    "_CLKDout_AND_NAND_PMOS_ChannelLength": 30,
    "_CLKDout_AND_NAND_PMOS_NumberofGate": 1,
    "_CLKDout_AND_Inv_NMOS_ChannelWidth": 400,
    "_CLKDout_AND_Inv_NMOS_ChannelLength": 30,
    "_CLKDout_AND_Inv_NMOS_NumberofGate": 1,
    "_CLKDout_AND_Inv_NMOS_POGate_Comb_length": 100,
    "_CLKDout_AND_Inv_PMOS_ChannelWidth": 800,
    "_CLKDout_AND_Inv_PMOS_ChannelLength": 30,
    "_CLKDout_AND_Inv_PMOS_NumberofGate": 1,
    "_CLKDout_AND_Inv_PMOS_POGate_Comb_length": 100,
    "_Comp_SALatch_CLKinputPMOSFinger1": 6,
    "_Comp_SALatch_CLKinputPMOSFinger2": 6,
    "_Comp_SALatch_PMOSFinger": 6,
    "_Comp_SALatch_PMOSChannelWidth": 350,
    "_Comp_SALatch_DATAinputNMOSFinger": 3,
    "_Comp_SALatch_NMOSFinger": 3,
    "_Comp_SALatch_CLKinputNMOSFinger": 3,
    "_Comp_SALatch_NMOSChannelWidth": 350,
    "_Comp_SALatch_CLKinputNMOSChannelWidth": 350,
    "_Comp_SALatch_ChannelLength": 30,
    "_Comp_SALatch_Dummy": true,
    "_Comp_SALatch_XVT": "HVT",
    "_Comp_SALatch_GuardringWidth": 150,
    "_Comp_SALatch_Guardring": true,
    "_Comp_SALatch_SlicerGuardringWidth": 150,
    "_Comp_SALatch_SlicerGuardring": null,
    "_Comp_SALatch_NumSupplyCOY": null,
    "_Comp_SALatch_NumSupplyCOX": null,
    "_Comp_SALatch_SupplyMet1XWidth": null,
    "_Comp_SALatch_SupplyMet1YWidth": null,
    "_Comp_SALatch_VDD2VSSHeight": null,
    "_Comp_SALatch_NumVIAPoly2Met1COX": null,
    "_Comp_SALatch_NumVIAPoly2Met1COY": null,
    "_Comp_SALatch_NumVIAMet12COX": null,
    "_Comp_SALatch_NumVIAMet12COY": null,
    "_Comp_SALatch_PowerLine": false,
    "_Comp_SAOutBuf_Inv1_NMOS_ChannelWidth": 400,
    "_Comp_SAOutBuf_Inv1_NMOS_ChannelLength": 30,
    "_Comp_SAOutBuf_Inv1_NMOS_NumberofGate": 1,
    "_Comp_SAOutBuf_Inv1_NMOS_XVT": "SLVT",
    "_Comp_SAOutBuf_Inv1_NMOS_POGate_Comb_length": 100,
    "_Comp_SAOutBuf_Inv1_PMOS_ChannelWidth": 800,
    "_Comp_SAOutBuf_Inv1_PMOS_ChannelLength": 30,
    "_Comp_SAOutBuf_Inv1_PMOS_NumberofGate": 1,
    "_Comp_SAOutBuf_Inv1_PMOS_XVT": "SLVT",
    "_Comp_SAOutBuf_Inv1_PMOS_POGate_Comb_length": 100,
    "_Comp_SAOutBuf_Inv2_NMOS_ChannelWidth": 400,
    "_Comp_SAOutBuf_Inv2_NMOS_ChannelLength": 30,
    "_Comp_SAOutBuf_Inv2_NMOS_NumberofGate": 1,
    "_Comp_SAOutBuf_Inv2_NMOS_XVT": "SLVT",
    "_Comp_SAOutBuf_Inv2_NMOS_POGate_Comb_length": 100,
    "_Comp_SAOutBuf_Inv2_PMOS_ChannelWidth": 800,
    "_Comp_SAOutBuf_Inv2_PMOS_ChannelLength": 30,
    "_Comp_SAOutBuf_Inv2_PMOS_NumberofGate": 1,
    "_Comp_SAOutBuf_Inv2_PMOS_XVT": "SLVT",
    "_Comp_SAOutBuf_Inv2_PMOS_POGate_Comb_length": 100,
    "_Comp_SRLatch_NAND_NMOS_ChannelWidth": 400,
    "_Comp_SRLatch_NAND_NMOS_ChannelLength": 30,
    "_Comp_SRLatch_NAND_NMOS_NumberofGate": 2,
    "_Comp_SRLatch_NAND_NMOS_XVT": "SLVT",
    "_Comp_SRLatch_NAND_NMOS_POGate_Comb_length": 100,
    "_Comp_SRLatch_NAND_PMOS_ChannelWidth": 800,
    "_Comp_SRLatch_NAND_PMOS_ChannelLength": 30,
    "_Comp_SRLatch_NAND_PMOS_NumberofGate": 1,
    "_Comp_SRLatch_NAND_PMOS_XVT": "SLVT",
    "_Comp_SRLatch_NAND_PMOS_POGate_Comb_length": 100,
    "_Comp_CLKSamp_Inv_NMOS_ChannelWidth": 400,
    "_Comp_CLKSamp_Inv_NMOS_ChannelLength": 30,
    "_Comp_CLKSamp_Inv_NMOS_NumberofGate": 1,
    "_Comp_CLKSamp_Inv_NMOS_XVT": "SLVT",
    "_Comp_CLKSamp_Inv_NMOS_POGate_Comb_length": 100,
    "_Comp_CLKSamp_Inv_PMOS_ChannelWidth": 800,
    "_Comp_CLKSamp_Inv_PMOS_ChannelLength": 30,
    "_Comp_CLKSamp_Inv_PMOS_NumberofGate": 1,
    "_Comp_CLKSamp_Inv_PMOS_XVT": "SLVT",
    "_Comp_CLKSamp_Inv_PMOS_POGate_Comb_length": 100,
    "_Comp_CLKSrc_Inv_NMOS_ChannelWidth": 400,
    "_Comp_CLKSrc_Inv_NMOS_ChannelLength": 30,
    "_Comp_CLKSrc_Inv_NMOS_NumberofGate": 1,
    "_Comp_CLKSrc_Inv_NMOS_XVT": "SLVT",
    "_Comp_CLKSrc_Inv_NMOS_POGate_Comb_length": 100,
    "_Comp_CLKSrc_Inv_PMOS_ChannelWidth": 800,
    "_Comp_CLKSrc_Inv_PMOS_ChannelLength": 30,
    "_Comp_CLKSrc_Inv_PMOS_NumberofGate": 1,
    "_Comp_CLKSrc_Inv_PMOS_XVT": "SLVT",
    "_Comp_CLKSrc_Inv_PMOS_POGate_Comb_length": 100,
    "_Comp_AND_NAND_NMOS_ChannelWidth": 400,
    "_Comp_AND_NAND_NMOS_ChannelLength": 30,
    "_Comp_AND_NAND_NMOS_NumberofGate": 2,
    "_Comp_AND_NAND_NMOS_XVT": "SLVT",
    "_Comp_AND_NAND_PMOS_ChannelWidth": 800,
    "_Comp_AND_NAND_PMOS_ChannelLength": 30,
    "_Comp_AND_NAND_PMOS_NumberofGate": 1,
    "_Comp_AND_NAND_PMOS_XVT": "SLVT",
    "_Comp_AND_Inv_NMOS_ChannelWidth": 400,
    "_Comp_AND_Inv_NMOS_ChannelLength": 30,
    "_Comp_AND_Inv_NMOS_NumberofGate": 1,
    "_Comp_AND_Inv_NMOS_XVT": "SLVT",
    "_Comp_AND_Inv_NMOS_POGate_Comb_length": 100,
    "_Comp_AND_Inv_PMOS_ChannelWidth": 800,
    "_Comp_AND_Inv_PMOS_ChannelLength": 30,
    "_Comp_AND_Inv_PMOS_NumberofGate": 1,
    "_Comp_AND_Inv_PMOS_XVT": "SLVT",
    "_Comp_AND_Inv_PMOS_POGate_Comb_length": 100,
    "_Comp_CLKBuf_Inv1_NMOS_ChannelWidth": 400,
    "_Comp_CLKBuf_Inv1_NMOS_ChannelLength": 30,
    "_Comp_CLKBuf_Inv1_NMOS_NumberofGate": 2,
    "_Comp_CLKBuf_Inv1_NMOS_XVT": "SLVT",
    "_Comp_CLKBuf_Inv1_NMOS_POGate_Comb_length": 100,
    "_Comp_CLKBuf_Inv1_PMOS_ChannelWidth": 800,
    "_Comp_CLKBuf_Inv1_PMOS_ChannelLength": 30,
    "_Comp_CLKBuf_Inv1_PMOS_NumberofGate": 2,
    "_Comp_CLKBuf_Inv1_PMOS_XVT": "SLVT",
    "_Comp_CLKBuf_Inv1_PMOS_POGate_Comb_length": 100,
    "_Comp_CLKBuf_Inv2_NMOS_ChannelWidth": 400,
    "_Comp_CLKBuf_Inv2_NMOS_ChannelLength": 30,
    "_Comp_CLKBuf_Inv2_NMOS_NumberofGate": 4,
    "_Comp_CLKBuf_Inv2_NMOS_XVT": "SLVT",
    "_Comp_CLKBuf_Inv2_NMOS_POGate_Comb_length": 100,
    "_Comp_CLKBuf_Inv2_PMOS_ChannelWidth": 800,
    "_Comp_CLKBuf_Inv2_PMOS_ChannelLength": 30,
    "_Comp_CLKBuf_Inv2_PMOS_NumberofGate": 4,
    "_Comp_CLKBuf_Inv2_PMOS_XVT": "SLVT",
    "_Comp_CLKBuf_Inv2_PMOS_POGate_Comb_length": 100,
    "_Comp_BufSR_NMOS_Pbody_NumCont": 2,
    "_Comp_BufSR_NMOS_Pbody_XvtTop2Pbody": 600,
    "_Comp_BufSR_PMOS_Nbody_NumCont": 2,
    "_Comp_BufSR_PMOS_Nbody_Xvtdown2Nbody": 1000,
    "_Comp_BufSR_PMOSXvt2NMOSXvt": 1000,
    "_Comp_CLKInLogic_NMOS_Pbody_Xvtdown2Pbody": 1000,
    "_Comp_CLKInLogic_PMOS_Nbody_NumCont": 2,
    "_Comp_CLKInLogic_PMOS_Nbody_Xvtdown2Nbody": 1000,
    "_Comp_CLKInLogic_PMOSXvt2NMOSXvt": 1000,
    "_Buf_CLKSamp_Pbody_NumCont": 2,
    "_Buf_CLKSamp_Nbody_NumCont": 2,
    "_Buf_CLKSamp_PMOSXvt2NMOSXvt": 500,
    "_Buf_CLKSamp_XvtTop2Pbody": null,
    "_Buf_CLKSamp_Xvtdown2Nbody": null,
    "_Buf_CLKSamp_NumberofGate": [
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1
    ],
    "_Buf_CLKSamp_ChannelLength": 30,
    "_Buf_CLKSamp_XVT": "SLVT",
    "_Buf_CLKSamp_Inv_NMOS_ChannelWidth": 400,
    "_Buf_CLKSamp_Inv_NMOS_POGate_Comb_length": 100,
    "_Buf_CLKSamp_Inv_PMOS_ChannelWidth": 800,
    "_Buf_CLKSamp_Inv_PMOS_POGate_Comb_length": 100,
    "_Buf_CLKSrc_Pbody_NumCont": 2,
    "_Buf_CLKSrc_Nbody_NumCont": 2,
    "_Buf_CLKSrc_PMOSXvt2NMOSXvt": 500,
    "_Buf_CLKSrc_XvtTop2Pbody": null,
    "_Buf_CLKSrc_Xvtdown2Nbody": null,
    "_Buf_CLKSrc_NumberofGate": [
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1
    ],
    "_Buf_CLKSrc_ChannelLength": 30,
    "_Buf_CLKSrc_XVT": "SLVT",
    "_Buf_CLKSrc_Inv_NMOS_ChannelWidth": 400,
    "_Buf_CLKSrc_Inv_NMOS_POGate_Comb_length": 100,
    "_Buf_CLKSrc_Inv_PMOS_ChannelWidth": 800,
    "_Buf_CLKSrc_Inv_PMOS_POGate_Comb_length": 100,
    "_Buf_CompOut_Pbody_NumCont": 2,
    "_Buf_CompOut_Nbody_NumCont": 2,
    "_Buf_CompOut_PMOSXvt2NMOSXvt": 500,
    "_Buf_CompOut_XvtTop2Pbody": null,
    "_Buf_CompOut_Xvtdown2Nbody": null,
    "_Buf_CompOut_NumberofGate": [
        1,
        1
    ],
    "_Buf_CompOut_ChannelLength": 30,
    "_Buf_CompOut_XVT": "SLVT",
    "_Buf_CompOut_Inv_NMOS_ChannelWidth": 400,
    "_Buf_CompOut_Inv_NMOS_POGate_Comb_length": 100,
    "_Buf_CompOut_Inv_PMOS_ChannelWidth": 800,
    "_Buf_CompOut_Inv_PMOS_POGate_Comb_length": 100,
    "_CDAC_LayoutOption": [
        5,
        6
    ],
    "_CDAC_ShieldingLayer": 4,
    "_CDAC_MetalWidth": 50,
    "_CDAC_MetalLength": 2920,
    "_CDAC_MetalSpacing": 50,
    "_CDAC_NumOfElement": 2,
    "_CDAC_ConnectLength": 400,
    "_CDAC_ExtendLength": 400,
    "_CDAC_DummyCap_TopBottomShort": null,
    "_CDAC_NumOfDummyCaps": 10,
    "_CDAC_CapArrayWDrivingNodeDistance": 2000,
    "_CDAC_DriveNodeDistance": 279,
    "_CDAC_YWidth_Bottom_Hrz": 50,
    "_Driver_SizeByBit": [
        1,
        1,
        1,
        1,
        1,
        1
    ],
    "_Driver_NMOS_NumberofGate": 1,
    "_Driver_NMOS_ChannelWidth": 400,
    "_Driver_NMOS_Channellength": 30,
    "_Driver_NMOS_XVT": "SLVT",
    "_Driver_PMOS_NumberofGate": 1,
    "_Driver_PMOS_ChannelWidth": 800,
    "_Driver_PMOS_Channellength": 30,
    "_Driver_PMOS_XVT": "SLVT",
    "_Samp_Tr1Tr2_Tr1_NMOSNumberofGate": 1,
    "_Samp_Tr1Tr2_Tr1_NMOSChannelWidth": 100,
    "_Samp_Tr1Tr2_Tr1_NMOSChannellength": 30,
    "_Samp_Tr1Tr2_Tr1_GateSpacing": 222,
    "_Samp_Tr1Tr2_Tr1_SDWidth": null,
    "_Samp_Tr1Tr2_Tr1_XVT": "HVT",
    "_Samp_Tr1Tr2_Tr1_PCCrit": true,
    "_Samp_Tr1Tr2_Tr1_Source_Via_TF": false,
    "_Samp_Tr1Tr2_Tr1_Drain_Via_TF": false,
    "_Samp_Tr1Tr2_Tr1_NMOSDummy": true,
    "_Samp_Tr1Tr2_Tr1_NMOSDummy_length": null,
    "_Samp_Tr1Tr2_Tr1_NMOSDummy_placement": null,
    "_Samp_Tr1Tr2_Tr2_NMOSNumberofGate": 2,
    "_Samp_Tr1Tr2_Tr2_NMOSChannelWidth": 100,
    "_Samp_Tr1Tr2_Tr2_NMOSChannellength": 30,
    "_Samp_Tr1Tr2_Tr2_GateSpacing": 100,
    "_Samp_Tr1Tr2_Tr2_SDWidth": null,
    "_Samp_Tr1Tr2_Tr2_XVT": "SLVT",
    "_Samp_Tr1Tr2_Tr2_PCCrit": true,
    "_Samp_Tr1Tr2_Tr2_Source_Via_TF": true,
    "_Samp_Tr1Tr2_Tr2_Drain_Via_TF": true,
    "_Samp_Tr1Tr2_Tr2_NMOSDummy": true,
    "_Samp_Tr1Tr2_Tr2_NMOSDummy_length": null,
    "_Samp_Tr1Tr2_Tr2_NMOSDummy_placement": null,
    "_Samp_Tr1Tr2_Inputnode_Metal_layer": 6,
    "_Samp_Tr1Tr2_Inputnode_width": 600,
    "_Samp_Tr1Tr2_Outputnode_Metal_layer": 6,
    "_Samp_Tr1Tr2_Outputnode_width": 600,
    "_Samp_Tr1Tr2_NwellWidth": 850,
    "_Samp_Tr4_NMOSNumberofGate": 2,
    "_Samp_Tr4_NMOSChannelWidth": 100,
    "_Samp_Tr4_NMOSChannellength": 30,
    "_Samp_Tr4_GateSpacing": null,
    "_Samp_Tr4_SDWidth": null,
    "_Samp_Tr4_XVT": "RVT",
    "_Samp_Tr4_PCCrit": true,
    "_Samp_Tr4_Source_Via_TF": true,
    "_Samp_Tr4_Drain_Via_TF": true,
    "_Samp_Tr4_NMOSDummy": true,
    "_Samp_Tr4_NMOSDummy_length": null,
    "_Samp_Tr4_NMOSDummy_placement": null,
    "_Samp_Tr5_PMOSNumberofGate": 1,
    "_Samp_Tr5_PMOSChannelWidth": 200,
    "_Samp_Tr5_PMOSChannellength": 30,
    "_Samp_Tr5_GateSpacing": null,
    "_Samp_Tr5_SDWidth": null,
    "_Samp_Tr5_XVT": "SLVT",
    "_Samp_Tr5_PCCrit": null,
    "_Samp_Tr5_Source_Via_TF": true,
    "_Samp_Tr5_Drain_Via_TF": true,
    "_Samp_Tr5_PMOSDummy": true,
    "_Samp_Tr5_PMOSDummy_length": null,
    "_Samp_Tr5_PMOSDummy_placement": "Up",
    "_Samp_Tr7_PMOSNumberofGate": 1,
    "_Samp_Tr7_PMOSChannelWidth": 200,
    "_Samp_Tr7_PMOSChannellength": 30,
    "_Samp_Tr7_GateSpacing": null,
    "_Samp_Tr7_SDWidth": null,
    "_Samp_Tr7_XVT": "SLVT",
    "_Samp_Tr7_PCCrit": null,
    "_Samp_Tr7_Source_Via_TF": true,
    "_Samp_Tr7_Drain_Via_TF": true,
    "_Samp_Tr7_PMOSDummy": true,
    "_Samp_Tr7_PMOSDummy_length": null,
    "_Samp_Tr7_PMOSDummy_placement": "Up",
    "_Samp_Tr9_PMOSNumberofGate": 1,
    "_Samp_Tr9_PMOSChannelWidth": 200,
    "_Samp_Tr9_PMOSChannellength": 30,
    "_Samp_Tr9_GateSpacing": null,
    "_Samp_Tr9_SDWidth": null,
    "_Samp_Tr9_XVT": "SLVT",
    "_Samp_Tr9_PCCrit": null,
    "_Samp_Tr9_Source_Via_TF": true,
    "_Samp_Tr9_Drain_Via_TF": true,
    "_Samp_Tr9_PMOSDummy": true,
    "_Samp_Tr9_PMOSDummy_length": null,
    "_Samp_Tr9_PMOSDummy_placement": "Dn",
    "_Samp_Tr8_NMOSNumberofGate": 2,
    "_Samp_Tr8_NMOSChannelWidth": 100,
    "_Samp_Tr8_NMOSChannellength": 30,
    "_Samp_Tr8_GateSpacing": null,
    "_Samp_Tr8_SDWidth": null,
    "_Samp_Tr8_XVT": "RVT",
    "_Samp_Tr8_PCCrit": true,
    "_Samp_Tr8_Source_Via_TF": true,
    "_Samp_Tr8_Drain_Via_TF": true,
    "_Samp_Tr8_NMOSDummy": true,
    "_Samp_Tr8_NMOSDummy_length": null,
    "_Samp_Tr8_NMOSDummy_placement": null,
    "_Samp_Tr6_NMOSNumberofGate": 2,
    "_Samp_Tr6_NMOSChannelWidth": 100,
    "_Samp_Tr6_NMOSChannellength": 30,
    "_Samp_Tr6_GateSpacing": null,
    "_Samp_Tr6_SDWidth": null,
    "_Samp_Tr6_XVT": "SLVT",
    "_Samp_Tr6_PCCrit": true,
    "_Samp_Tr6_Source_Via_TF": false,
    "_Samp_Tr6_Drain_Via_TF": false,
    "_Samp_Tr6_NMOSDummy": true,
    "_Samp_Tr6_NMOSDummy_length": null,
    "_Samp_Tr6_NMOSDummy_placement": "Dn",
    "_Samp_Tr6_Vp_node_width": 280,
    "_Samp_Tr6_Vp_node_metal_Layer": 3,
    "_Samp_Tr6_NwellWidth": 850,
    "_Samp_Tr11_PMOSNumberofGate": 2,
    "_Samp_Tr11_PMOSChannelWidth": 200,
    "_Samp_Tr11_PMOSChannellength": 30,
    "_Samp_Tr11_GateSpacing": null,
    "_Samp_Tr11_SDWidth": null,
    "_Samp_Tr11_XVT": "SLVT",
    "_Samp_Tr11_PCCrit": null,
    "_Samp_Tr11_Source_Via_TF": true,
    "_Samp_Tr11_Drain_Via_TF": true,
    "_Samp_Tr11_PMOSDummy": true,
    "_Samp_Tr11_PMOSDummy_length": null,
    "_Samp_Tr11_PMOSDummy_placement": "Up",
    "_Samp_Tr11_Guardring_NumCont": 3,
    "_Samp_Tie4N_NMOSNumberofGate": 2,
    "_Samp_Tie4N_NMOSChannelWidth": 100,
    "_Samp_Tie4N_NMOSChannellength": 30,
    "_Samp_Tie4N_GateSpacing": null,
    "_Samp_Tie4N_SDWidth": null,
    "_Samp_Tie4N_XVT": "SLVT",
    "_Samp_Tie4N_PCCrit": true,
    "_Samp_Tie4N_Source_Via_TF": true,
    "_Samp_Tie4N_Drain_Via_TF": false,
    "_Samp_Tie4N_NMOSDummy": true,
    "_Samp_Tie4N_NMOSDummy_length": null,
    "_Samp_Tie4N_NMOSDummy_placement": "Dn",
    "_Samp_Tie4P_PMOSNumberofGate": 2,
    "_Samp_Tie4P_PMOSChannelWidth": 200,
    "_Samp_Tie4P_PMOSChannellength": 30,
    "_Samp_Tie4P_GateSpacing": null,
    "_Samp_Tie4P_SDWidth": null,
    "_Samp_Tie4P_XVT": "SLVT",
    "_Samp_Tie4P_PCCrit": true,
    "_Samp_Tie4P_Source_Via_TF": false,
    "_Samp_Tie4P_Drain_Via_TF": true,
    "_Samp_Tie4P_PMOSDummy": true,
    "_Samp_Tie4P_PMOSDummy_length": null,
    "_Samp_Tie4P_PMOSDummy_placement": "Up",
    "_Samp_Tie4_NBodyCOX": 15,
    "_Samp_Tie4_NBodyCOY": 3,
    "_Samp_Tie4_PBodyCOX": 15,
    "_Samp_Tie4_PBodyCOY": 3,
    "_Samp_Tie8N_NMOSNumberofGate": 2,
    "_Samp_Tie8N_NMOSChannelWidth": 100,
    "_Samp_Tie8N_NMOSChannellength": 30,
    "_Samp_Tie8N_GateSpacing": null,
    "_Samp_Tie8N_SDWidth": null,
    "_Samp_Tie8N_XVT": "SLVT",
    "_Samp_Tie8N_PCCrit": true,
    "_Samp_Tie8N_Source_Via_TF": true,
    "_Samp_Tie8N_Drain_Via_TF": false,
    "_Samp_Tie8N_NMOSDummy": true,
    "_Samp_Tie8N_NMOSDummy_length": null,
    "_Samp_Tie8N_NMOSDummy_placement": "Dn",
    "_Samp_Tie8P_PMOSNumberofGate": 2,
    "_Samp_Tie8P_PMOSChannelWidth": 200,
    "_Samp_Tie8P_PMOSChannellength": 30,
    "_Samp_Tie8P_GateSpacing": null,
    "_Samp_Tie8P_SDWidth": null,
    "_Samp_Tie8P_XVT": "SLVT",
    "_Samp_Tie8P_PCCrit": true,
    "_Samp_Tie8P_Source_Via_TF": false,
    "_Samp_Tie8P_Drain_Via_TF": true,
    "_Samp_Tie8P_PMOSDummy": true,
    "_Samp_Tie8P_PMOSDummy_length": null,
    "_Samp_Tie8P_PMOSDummy_placement": "Up",
    "_Samp_Tie8_NBodyCOX": 15,
    "_Samp_Tie8_NBodyCOY": 3,
    "_Samp_Tie8_PBodyCOX": 15,
    "_Samp_Tie8_PBodyCOY": 3,
    "_Samp_Tr12_NMOSNumberofGate": 2,
    "_Samp_Tr12_NMOSChannelWidth": 100,
    "_Samp_Tr12_NMOSChannellength": 30,
    "_Samp_Tr12_GateSpacing": null,
    "_Samp_Tr12_SDWidth": null,
    "_Samp_Tr12_XVT": "SLVT",
    "_Samp_Tr12_PCCrit": true,
    "_Samp_Tr12_Source_Via_TF": true,
    "_Samp_Tr12_Drain_Via_TF": true,
    "_Samp_Tr12_NMOSDummy": true,
    "_Samp_Tr12_NMOSDummy_length": null,
    "_Samp_Tr12_NMOSDummy_placement": null,
    "_Samp_Tr3_NMOSNumberofGate": 2,
    "_Samp_Tr3_NMOSChannelWidth": 100,
    "_Samp_Tr3_NMOSChannellength": 30,
    "_Samp_Tr3_GateSpacing": null,
    "_Samp_Tr3_SDWidth": null,
    "_Samp_Tr3_XVT": "RVT",
    "_Samp_Tr3_PCCrit": true,
    "_Samp_Tr3_Source_Via_TF": true,
    "_Samp_Tr3_Drain_Via_TF": true,
    "_Samp_Tr3_NMOSDummy": true,
    "_Samp_Tr3_NMOSDummy_length": null,
    "_Samp_Tr3_NMOSDummy_placement": null,
    "_Samp_Tr10_NMOSNumberofGate": 2,
    "_Samp_Tr10_NMOSChannelWidth": 100,
    "_Samp_Tr10_NMOSChannellength": 30,
    "_Samp_Tr10_GateSpacing": null,
    "_Samp_Tr10_SDWidth": null,
    "_Samp_Tr10_XVT": "RVT",
    "_Samp_Tr10_PCCrit": true,
    "_Samp_Tr10_Source_Via_TF": true,
    "_Samp_Tr10_Drain_Via_TF": true,
    "_Samp_Tr10_NMOSDummy": true,
    "_Samp_Tr10_NMOSDummy_length": null,
    "_Samp_Tr10_NMOSDummy_placement": null,
    "_Samp_Tr12Tr3Tr10_Guardring_NumCont": 3,
    "_Samp_HDVNCAP_Length": 5000,
    "_Samp_HDVNCAP_LayoutOption": [
        3,
        4,
        5,
        6
    ],
    "_Samp_HDVNCAP_NumFigPair": 25,
    "_Samp_HDVNCAP_Array": 3,
    "_Samp_HDVNCAP_Cbot_Ctop_metalwidth": 190,
    "_CLKBInv_NMOS_NumberofGate": 32,
    "_CLKBInv_NMOS_ChannelWidth": 400,
    "_CLKBInv_NMOS_ChannelLength": 30,
    "_CLKBInv_NMOS_XVT": "SLVT",
    "_CLKBInv_NMOS_POGate_Comb_length": null,
    "_CLKBInv_PMOS_NumberofGate": 32,
    "_CLKBInv_Inv_PMOS_ChannelWidth": 800,
    "_CLKBInv_PMOS_ChannelLength": 30,
    "_CLKBInv_PMOS_XVT": "SLVT",
    "_CLKBInv_PMOS_POGate_Comb_length": null,
    "_CLKBInv_Pbody_NumCont": 2,
    "_CLKBInv_XvtTop2Pbody": null,
    "_CLKBInv_Nbody_NumCont": 2,
    "_CLKBInv_Xvtdown2Nbody": null,
    "_CLKBInv_PMOSXvt2NMOSXvt": 500
}