{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677886706557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677886706566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 03 17:38:26 2023 " "Processing started: Fri Mar 03 17:38:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677886706566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677886706566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off conta3display -c conta3display " "Command: quartus_map --read_settings_files=on --write_settings_files=off conta3display -c conta3display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677886706566 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677886707071 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677886707071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arq_contador " "Found design unit 1: contador-arq_contador" {  } { { "contador.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/practica1/ejercicio3/contador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677886719828 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/practica1/ejercicio3/contador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677886719828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677886719828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont-arq_cont " "Found design unit 1: cont-arq_cont" {  } { { "cont.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/practica1/ejercicio3/cont.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677886719828 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont " "Found entity 1: cont" {  } { { "cont.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/practica1/ejercicio3/cont.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677886719828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677886719828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divf-arq_divf " "Found design unit 1: divf-arq_divf" {  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/practica1/ejercicio3/divf.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677886719828 ""} { "Info" "ISGN_ENTITY_NAME" "1 divf " "Found entity 1: divf" {  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/practica1/ejercicio3/divf.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677886719828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677886719828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conta2display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conta2display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta2display-arq_conta2display " "Found design unit 1: conta2display-arq_conta2display" {  } { { "conta2display.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/practica1/ejercicio3/conta2display.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677886719828 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta2display " "Found entity 1: conta2display" {  } { { "conta2display.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/practica1/ejercicio3/conta2display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677886719828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677886719828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ss7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ss7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ss7-arq_ss7 " "Found design unit 1: ss7-arq_ss7" {  } { { "ss7.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/practica1/ejercicio3/ss7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677886719843 ""} { "Info" "ISGN_ENTITY_NAME" "1 ss7 " "Found entity 1: ss7" {  } { { "ss7.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/practica1/ejercicio3/ss7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677886719843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677886719843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/conta3display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/conta3display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta3display-arq_conta3display " "Found design unit 1: conta3display-arq_conta3display" {  } { { "output_files/conta3display.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/practica1/ejercicio3/output_files/conta3display.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677886719847 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta3display " "Found entity 1: conta3display" {  } { { "output_files/conta3display.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/practica1/ejercicio3/output_files/conta3display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677886719847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677886719847 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "conta3display " "Elaborating entity \"conta3display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677886719894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "conta2display conta2display:u4 A:arq_conta2display " "Elaborating entity \"conta2display\" using architecture \"A:arq_conta2display\" for hierarchy \"conta2display:u4\"" {  } { { "output_files/conta3display.vhd" "u4" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/practica1/ejercicio3/output_files/conta3display.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677886719894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "contador conta2display:u4\|contador:u4 A:arq_contador " "Elaborating entity \"contador\" using architecture \"A:arq_contador\" for hierarchy \"conta2display:u4\|contador:u4\"" {  } { { "conta2display.vhd" "u4" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/practica1/ejercicio3/conta2display.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677886719894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divf conta2display:u4\|contador:u4\|divf:u1 A:arq_divf " "Elaborating entity \"divf\" using architecture \"A:arq_divf\" for hierarchy \"conta2display:u4\|contador:u4\|divf:u1\"" {  } { { "contador.vhd" "u1" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/practica1/ejercicio3/contador.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677886719894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cont conta2display:u4\|contador:u4\|cont:u2 A:arq_cont " "Elaborating entity \"cont\" using architecture \"A:arq_cont\" for hierarchy \"conta2display:u4\|contador:u4\|cont:u2\"" {  } { { "contador.vhd" "u2" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/practica1/ejercicio3/contador.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677886719912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ss7 conta2display:u4\|contador:u4\|ss7:u3 A:arq_ss7 " "Elaborating entity \"ss7\" using architecture \"A:arq_ss7\" for hierarchy \"conta2display:u4\|contador:u4\|ss7:u3\"" {  } { { "contador.vhd" "u3" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/practica1/ejercicio3/contador.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677886719914 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677886720531 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677886720996 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677886720996 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "230 " "Implemented 230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677886721048 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677886721048 ""} { "Info" "ICUT_CUT_TM_LCELLS" "207 " "Implemented 207 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677886721048 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677886721048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677886721059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 03 17:38:41 2023 " "Processing ended: Fri Mar 03 17:38:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677886721059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677886721059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677886721059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677886721059 ""}
