v 20150930 2
C 37600 38200 0 0 0 title-A-cibolo.sym
{
T 58500 38200 5 10 1 1 0 0 1
file=micropulser.sch
T 62600 37900 5 10 1 1 0 0 1
drawn-by=John Griessen
T 50800 38000 5 18 1 1 0 0 1
title=Culture Shock Micropulser PCB
T 58700 37900 5 10 1 1 0 0 1
first-pagenum=1
T 59400 37900 5 10 1 1 0 0 1
last-pagenum=1
T 62600 38200 5 10 1 1 0 0 1
rev=2017-02-13
T 64400 43400 5 18 1 1 270 0 1
title2=Culture Shock Micropulser PCB
}
N 44800 51400 44800 54600 4
N 45700 51400 45700 52000 4
{
T 45650 51900 5 10 1 1 90 6 1
netname=PB9
}
C 44900 53900 1 270 0 capacitor-1.sym
{
T 45600 53700 5 10 0 0 270 0 1
device=CAPACITOR
T 45800 53700 5 10 0 0 270 0 1
symversion=0.1
T 44800 53600 5 10 1 1 0 0 1
refdes=C1
}
N 45100 51400 45100 53000 4
N 47600 44700 47600 44500 4
N 45400 51400 45400 52000 4
{
T 45350 51900 5 10 1 1 90 6 1
netname=PB8
}
N 42400 50200 43100 50200 4
N 44800 54300 50600 54300 4
N 50600 44700 50600 54300 4
N 50600 49300 49300 49300 4
C 49700 48800 1 0 0 capacitor-1.sym
{
T 49900 49500 5 10 0 0 0 0 1
device=CAPACITOR
T 49900 49700 5 10 0 0 0 0 1
symversion=0.1
T 50200 48700 5 10 1 1 180 0 1
refdes=C3
T 49700 48800 5 10 0 0 0 0 1
footprint=1206.fp
}
N 49700 49000 49300 49000 4
N 45100 53900 45100 54300 4
C 47800 43600 1 90 0 capacitor-1.sym
{
T 47100 43800 5 10 0 0 90 0 1
device=CAPACITOR
T 46900 43800 5 10 0 0 90 0 1
symversion=0.1
T 47500 44300 5 10 1 1 180 0 1
refdes=C4
}
C 41900 47300 1 0 0 capacitor-1.sym
{
T 42100 48000 5 10 0 0 0 0 1
device=CAPACITOR
T 42100 48200 5 10 0 0 0 0 1
symversion=0.1
T 42200 47700 5 10 1 1 180 0 1
refdes=C5
T 41900 47300 5 10 0 0 0 0 1
footprint=1206.fp
}
N 43100 47500 42800 47500 4
N 40100 46900 40100 51400 4
N 41900 47200 43100 47200 4
N 44800 51400 40100 51400 4
N 42300 49600 43100 49600 4
N 41700 49300 43100 49300 4
C 42300 48500 1 0 0 crystal-2.sym
{
T 42400 49200 5 10 0 0 0 0 1
device=CRYSTAL
T 42226 48844 5 10 1 1 180 0 1
refdes=X1
T 41900 48500 5 10 1 1 0 0 1
value=12MHz
T 42300 48500 5 10 0 0 0 0 1
footprint=1812.fp
}
N 41900 46900 41900 47500 4
N 45100 53000 45600 53000 4
N 42300 49000 42300 48700 4
C 41200 48700 1 0 0 capacitor-1.sym
{
T 41400 49400 5 10 0 0 0 0 1
device=CAPACITOR
T 41400 49600 5 10 0 0 0 0 1
symversion=0.1
T 41500 48900 5 10 1 1 180 0 1
refdes=C6
T 41700 49000 5 10 1 1 0 0 1
value=20 pF
T 41200 48700 5 10 0 0 0 0 1
footprint=0805.fp
}
N 41800 48400 43100 48400 4
N 42900 48400 42900 48700 4
N 43100 48700 43100 49000 4
N 43100 49000 42100 49000 4
C 40900 48300 1 0 0 capacitor-1.sym
{
T 41100 49000 5 10 0 0 0 0 1
device=CAPACITOR
T 41100 49200 5 10 0 0 0 0 1
symversion=0.1
T 41200 48400 5 10 1 1 180 0 1
refdes=C7
T 40800 48600 5 10 1 1 0 0 1
value=20 pF
T 40900 48300 5 10 0 0 0 0 1
footprint=0805.fp
}
N 43100 48100 40800 48100 4
{
T 43000 48150 5 10 1 1 0 6 1
netname=NRESET
}
N 41800 48400 41800 48500 4
N 40900 48500 40600 48500 4
N 40600 48500 40600 49800 4
N 40600 48900 41200 48900 4
C 46800 43600 1 270 0 capacitor-1.sym
{
T 47500 43400 5 10 0 0 270 0 1
device=CAPACITOR
T 47700 43400 5 10 0 0 270 0 1
symversion=0.1
T 47300 43000 5 10 1 1 180 0 1
refdes=C2
T 46700 42900 5 10 1 1 90 0 1
value=4.7 uF
}
N 47000 44700 47000 43600 4
N 47300 44700 47300 43600 4
N 47300 43600 47600 43600 4
N 50600 44700 47600 44700 4
N 47000 42700 47000 42400 4
N 46000 51400 46000 54100 4
T 46900 53600 9 12 1 0 0 0 1
BOOT0
N 45600 54100 46700 54100 4
C 45700 53200 1 90 0 resistor-1.sym
{
T 45300 53500 5 10 0 0 90 0 1
device=RESISTOR
T 45500 54000 5 10 1 1 180 0 1
refdes=R5
T 45900 53400 5 10 1 1 90 0 1
value=100K
}
N 45600 53000 45600 53200 4
C 41600 49700 1 0 0 crystal-1.sym
{
T 41800 50200 5 10 0 0 0 0 1
device=CRYSTAL
T 41800 50000 5 10 1 1 0 0 1
refdes=X2
T 41800 50400 5 10 0 0 0 0 1
symversion=0.1
T 41700 49500 5 10 1 1 0 0 1
value=32.78
T 41600 49700 5 10 0 0 0 0 1
footprint=2412.fp
}
N 42300 49300 42300 49800 4
N 41500 49800 41600 49800 4
C 40800 49100 1 0 0 capacitor-1.sym
{
T 41000 49800 5 10 0 0 0 0 1
device=CAPACITOR
T 41000 50000 5 10 0 0 0 0 1
symversion=0.1
T 41100 49200 5 10 1 1 180 0 1
refdes=C8
T 40700 49400 5 10 1 1 0 0 1
value=9 pF
T 40800 49100 5 10 0 0 0 0 1
footprint=0805.fp
}
C 40600 49600 1 0 0 capacitor-1.sym
{
T 40800 50300 5 10 0 0 0 0 1
device=CAPACITOR
T 40800 50500 5 10 0 0 0 0 1
symversion=0.1
T 40900 49700 5 10 1 1 180 0 1
refdes=C9
T 40500 49900 5 10 1 1 0 0 1
value=9 pF
T 40600 49600 5 10 0 0 0 0 1
footprint=0805.fp
}
N 40600 49300 40800 49300 4
C 62600 46300 1 0 1 ffc-zif-20.sym
{
T 62500 52900 5 10 1 1 0 6 1
refdes=J1
}
N 43100 46600 42200 46600 4
{
T 42900 46650 5 10 1 1 0 6 1
netname=PA1
}
N 43100 46900 42200 46900 4
{
T 42900 46950 5 10 1 1 0 6 1
netname=PA0
}
N 43100 46300 42200 46300 4
{
T 42900 46350 5 10 1 1 0 6 1
netname=PA2
}
N 43100 46000 42200 46000 4
{
T 42900 46050 5 10 1 1 0 6 1
netname=PA3
}
N 43100 45700 42200 45700 4
{
T 42900 45750 5 10 1 1 0 6 1
netname=PA4
}
N 43100 45400 42200 45400 4
{
T 42900 45450 5 10 1 1 0 6 1
netname=PA5
}
N 60500 47900 61300 47900 4
{
T 60700 48050 5 10 1 1 180 6 1
netname=PA0
}
N 60500 48200 61300 48200 4
{
T 60700 48350 5 10 1 1 180 6 1
netname=PA1
}
N 60500 48500 61300 48500 4
{
T 60700 48650 5 10 1 1 180 6 1
netname=PA2
}
N 60500 48800 61300 48800 4
{
T 60700 48950 5 10 1 1 180 6 1
netname=PA3
}
N 60500 49100 61300 49100 4
{
T 60700 49250 5 10 1 1 180 6 1
netname=PA4
}
N 60500 49400 61300 49400 4
{
T 60700 49550 5 10 1 1 180 6 1
netname=PA5
}
C 46900 42100 1 0 0 com.sym
N 42400 50200 42400 51400 4
T 40900 51900 9 12 1 0 0 0 2
VBAT could get a backup battery 
if timestamping becomes popular.
L 42700 51800 43200 50500 3 10 1 0 -1 -1
B 40800 51800 3300 700 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
N 49300 47800 51400 47800 4
C 52300 47900 1 180 0 resistor-1.sym
{
T 52000 47500 5 10 0 0 180 0 1
device=RESISTOR
T 51500 48000 5 10 1 1 0 0 1
refdes=R6
T 52100 47600 5 10 1 1 180 0 1
value=22
T 52300 47900 5 10 0 0 0 0 1
footprint=0805_HV.fp
}
C 51700 47600 1 180 0 resistor-1.sym
{
T 51400 47200 5 10 0 0 180 0 1
device=RESISTOR
T 50900 47700 5 10 1 1 0 0 1
refdes=R7
T 51500 47300 5 10 1 1 180 0 1
value=22
T 51700 47600 5 10 0 0 0 0 1
footprint=0805_HV.fp
}
N 49300 47500 50800 47500 4
N 51700 47500 52400 47500 4
N 52300 47800 53000 47800 4
N 53000 47600 52400 47600 4
N 52400 47600 52400 47500 4
N 53000 47200 53000 44800 4
N 61300 51800 59400 51800 4
N 61300 51500 60800 51500 4
N 60800 51500 60800 51800 4
C 58600 51900 1 0 0 com.sym
N 61300 52400 58700 52400 4
N 58700 52400 58700 52200 4
C 60000 46400 1 0 0 com.sym
N 61300 47000 60600 47000 4
N 60600 47000 60600 46700 4
N 60100 46700 61300 46700 4
C 54200 47000 1 0 1 USB_SMT_5p.sym
{
T 54200 48250 5 10 1 1 0 6 1
refdes=J2
T 53910 47310 5 16 1 1 90 2 1
device=USB
T 53900 59450 5 10 0 0 0 6 1
footprint=microUSB_AB_1.fp
}
C 45500 52700 1 0 0 com.sym
C 49400 48700 1 0 0 com.sym
C 47400 43300 1 0 0 com.sym
N 41600 47800 42800 47800 4
N 42800 47800 42800 47500 4
C 52900 44500 1 0 0 com.sym
C 52500 47300 1 0 0 nc-left-1.sym
{
T 52500 47700 5 10 0 0 0 0 1
value=NoConnection
T 52500 48100 5 10 0 0 0 0 1
device=DRC_Directive
}
C 49300 46200 1 0 0 nc-right-1.sym
{
T 49400 46700 5 10 0 0 0 0 1
value=NoConnection
T 49400 46900 5 10 0 0 0 0 1
device=DRC_Directive
}
C 49300 45900 1 0 0 nc-right-1.sym
{
T 49400 46400 5 10 0 0 0 0 1
value=NoConnection
T 49400 46600 5 10 0 0 0 0 1
device=DRC_Directive
}
C 49300 45600 1 0 0 nc-right-1.sym
{
T 49400 46100 5 10 0 0 0 0 1
value=NoConnection
T 49400 46300 5 10 0 0 0 0 1
device=DRC_Directive
}
C 49300 48300 1 0 0 nc-right-1.sym
{
T 49400 48800 5 10 0 0 0 0 1
value=NoConnection
T 49400 49000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 49300 48000 1 0 0 nc-right-1.sym
{
T 49400 48500 5 10 0 0 0 0 1
value=NoConnection
T 49400 48700 5 10 0 0 0 0 1
device=DRC_Directive
}
N 60800 52100 60800 52400 4
N 61300 52100 60800 52100 4
N 59000 51200 61300 51200 4
N 59000 51200 59000 52400 4
C 60800 47500 1 0 0 nc-left-1.sym
{
T 60800 47900 5 10 0 0 0 0 1
value=NoConnection
T 60800 48300 5 10 0 0 0 0 1
device=DRC_Directive
}
C 60800 47200 1 0 0 nc-left-1.sym
{
T 60800 47600 5 10 0 0 0 0 1
value=NoConnection
T 60800 48000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 60800 49600 1 0 0 nc-left-1.sym
{
T 60800 50000 5 10 0 0 0 0 1
value=NoConnection
T 60800 50400 5 10 0 0 0 0 1
device=DRC_Directive
}
C 60800 49900 1 0 0 nc-left-1.sym
{
T 60800 50300 5 10 0 0 0 0 1
value=NoConnection
T 60800 50700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40800 48100 1 90 1 switch-pushbutton-no-1.sym
{
T 40200 47700 5 10 0 0 270 2 1
device=SWITCH_PUSHBUTTON_NO
T 40300 47700 5 10 1 1 0 2 1
refdes=S2
}
C 41500 47100 1 0 0 com.sym
N 42100 48900 42100 49000 4
N 41900 46900 41700 46900 4
N 41600 47400 41600 47800 4
C 41700 46900 1 180 0 coil-1.sym
{
T 41500 46500 5 10 0 0 180 0 1
device=COIL
T 41300 46700 5 10 1 1 270 0 1
refdes=L3
T 41500 46300 5 10 0 0 180 0 1
symversion=0.1
}
N 40100 46900 40700 46900 4
C 40300 48800 1 0 0 com.sym
N 40400 49100 40600 49100 4
N 41600 47400 41200 47400 4
N 41200 47400 41200 47100 4
N 41200 47100 40800 47100 4
N 53000 48600 53000 48000 4
C 49300 46500 1 0 0 nc-right-1.sym
{
T 49400 47000 5 10 0 0 0 0 1
value=NoConnection
T 49400 47200 5 10 0 0 0 0 1
device=DRC_Directive
}
C 49300 46800 1 0 0 nc-right-1.sym
{
T 49400 47300 5 10 0 0 0 0 1
value=NoConnection
T 49400 47500 5 10 0 0 0 0 1
device=DRC_Directive
}
C 49300 47100 1 0 0 nc-right-1.sym
{
T 49400 47600 5 10 0 0 0 0 1
value=NoConnection
T 49400 47800 5 10 0 0 0 0 1
device=DRC_Directive
}
C 48200 51400 1 90 0 nc-right-1.sym
{
T 47700 51500 5 10 0 0 90 0 1
value=NoConnection
T 47500 51500 5 10 0 0 90 0 1
device=DRC_Directive
}
C 47900 51400 1 90 0 nc-right-1.sym
{
T 47400 51500 5 10 0 0 90 0 1
value=NoConnection
T 47200 51500 5 10 0 0 90 0 1
device=DRC_Directive
}
C 47600 51400 1 90 0 nc-right-1.sym
{
T 47100 51500 5 10 0 0 90 0 1
value=NoConnection
T 46900 51500 5 10 0 0 90 0 1
device=DRC_Directive
}
C 47300 51400 1 90 0 nc-right-1.sym
{
T 46800 51500 5 10 0 0 90 0 1
value=NoConnection
T 46600 51500 5 10 0 0 90 0 1
device=DRC_Directive
}
C 47000 51400 1 90 0 nc-right-1.sym
{
T 46500 51500 5 10 0 0 90 0 1
value=NoConnection
T 46300 51500 5 10 0 0 90 0 1
device=DRC_Directive
}
C 46700 51400 1 90 0 nc-right-1.sym
{
T 46200 51500 5 10 0 0 90 0 1
value=NoConnection
T 46000 51500 5 10 0 0 90 0 1
device=DRC_Directive
}
C 46400 51400 1 90 0 nc-right-1.sym
{
T 45900 51500 5 10 0 0 90 0 1
value=NoConnection
T 45700 51500 5 10 0 0 90 0 1
device=DRC_Directive
}
C 43100 50000 1 180 0 nc-right-1.sym
{
T 43000 49500 5 10 0 0 180 0 1
value=NoConnection
T 43000 49300 5 10 0 0 180 0 1
device=DRC_Directive
}
C 45000 44300 1 0 0 nc-bottom-1.sym
{
T 45000 44900 5 10 0 0 0 0 1
value=NoConnection
T 45000 45300 5 10 0 0 0 0 1
device=DRC_Directive
}
C 45300 44300 1 0 0 nc-bottom-1.sym
{
T 45300 44900 5 10 0 0 0 0 1
value=NoConnection
T 45300 45300 5 10 0 0 0 0 1
device=DRC_Directive
}
C 45600 44300 1 0 0 nc-bottom-1.sym
{
T 45600 44900 5 10 0 0 0 0 1
value=NoConnection
T 45600 45300 5 10 0 0 0 0 1
device=DRC_Directive
}
C 45900 44300 1 0 0 nc-bottom-1.sym
{
T 45900 44900 5 10 0 0 0 0 1
value=NoConnection
T 45900 45300 5 10 0 0 0 0 1
device=DRC_Directive
}
C 46200 44300 1 0 0 nc-bottom-1.sym
{
T 46200 44900 5 10 0 0 0 0 1
value=NoConnection
T 46200 45300 5 10 0 0 0 0 1
device=DRC_Directive
}
C 46500 44300 1 0 0 nc-bottom-1.sym
{
T 46500 44900 5 10 0 0 0 0 1
value=NoConnection
T 46500 45300 5 10 0 0 0 0 1
device=DRC_Directive
}
C 43100 44700 1 0 0 stm32f401cx.sym
{
T 49000 52200 5 10 0 0 0 0 1
device=stm32f401cb
T 48700 51200 5 20 1 1 0 3 1
refdes=U1
T 45600 47300 5 10 1 1 0 0 1
footprint=UFQFPN48.fp
}
C 47700 53800 1 0 1 switch-pushbutton-no-1.sym
{
T 47300 54400 5 10 0 0 180 2 1
device=SWITCH_PUSHBUTTON_NO
T 47300 54100 5 10 1 1 180 2 1
refdes=S1
}
N 47700 53800 47700 54300 4
N 46700 54100 46700 53800 4
C 44600 54600 1 0 0 Vdd.sym
{
T 44800 54850 5 10 1 1 0 3 1
net=Vdd:1
}
C 59500 51800 1 0 0 power_+.sym
{
T 59400 52000 5 10 1 1 0 0 1
net=20V_IN:1
}
C 53300 45200 1 0 0 regulator_positive_fixed.sym
{
T 53500 47400 5 8 0 0 0 0 1
symversion=3.0
T 53300 45200 5 10 0 0 0 0 1
device=AP2120N-3.3TRG1
T 53500 46300 5 10 1 1 0 0 1
value=3.3
T 53500 46100 5 8 1 1 0 0 1
footprint=SOT23-123.fp
T 53300 45200 5 10 1 1 0 0 1
refdes=U2
}
N 54900 45100 54900 45700 4
N 54300 45700 55800 45700 4
C 55100 44200 1 90 0 capacitor-1.sym
{
T 54400 44400 5 10 0 0 90 0 1
device=MF-CAP-0603-1uF
T 54200 44400 5 10 0 0 90 0 1
symversion=0.1
T 55100 44200 5 10 0 0 0 0 1
footprint=chip_1608_0603_N.fp
T 55100 44200 5 10 0 0 0 0 1
description=1 uF X7R 25V
T 54600 44800 5 10 1 1 0 0 1
refdes=C11
T 55000 44400 5 10 1 1 0 0 1
value=1 uF
}
C 56000 44200 1 90 0 capacitor-1.sym
{
T 55300 44400 5 10 0 0 90 0 1
device=MF-CAP-0603-0.1uF
T 55100 44400 5 10 0 0 90 0 1
symversion=0.1
T 56000 44200 5 10 0 0 0 0 1
footprint=chip_1608_0603_N.fp
T 56000 44200 5 10 0 0 0 0 1
description=Capacitor MLCC 0603 0.1uF 10% 25V
T 55500 44800 5 10 1 1 0 0 1
refdes=C10
T 55900 44400 5 10 1 1 0 0 1
value=0.1 uF
}
N 55800 45100 55800 45700 4
C 54500 44200 1 90 0 capacitor-1.sym
{
T 53800 44400 5 10 0 0 90 0 1
device=MF-CAP-0603-1uF
T 53600 44400 5 10 0 0 90 0 1
symversion=0.1
T 54500 44200 5 10 0 0 0 0 1
footprint=chip_1608_0603_N.fp
T 54500 44200 5 10 0 0 0 0 1
description=1 uF X7R 25V
T 54000 44800 5 10 1 1 0 0 1
refdes=C12
T 54400 44400 5 10 1 1 0 0 1
value=1 uF
}
N 54300 44200 55800 44200 4
C 55200 45700 1 0 0 Vdd.sym
{
T 55200 45900 5 10 1 1 0 0 1
net=3.3V:1
}
N 54300 45100 54900 45100 4
C 55000 43900 1 0 0 com.sym
N 53000 44900 53800 44900 4
N 53800 44900 53800 45300 4
N 53300 45700 52300 45700 4
N 52300 45700 52300 45800 4
C 52100 45800 1 0 0 Vdd.sym
{
T 51900 46100 5 10 1 1 0 0 1
net=USB_5V:1
}
C 52800 48600 1 0 0 Vdd.sym
{
T 53000 48850 5 10 1 1 0 3 1
net=USB_5V:1
}
C 60800 50800 1 0 0 nc-left-1.sym
{
T 60800 51200 5 10 0 0 0 0 1
value=NoConnection
T 60800 51600 5 10 0 0 0 0 1
device=DRC_Directive
}
C 60800 50500 1 0 0 nc-left-1.sym
{
T 60800 50900 5 10 0 0 0 0 1
value=NoConnection
T 60800 51300 5 10 0 0 0 0 1
device=DRC_Directive
}
C 60800 50200 1 0 0 nc-left-1.sym
{
T 60800 50600 5 10 0 0 0 0 1
value=NoConnection
T 60800 51000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 45800 52000 1 90 0 nc-right-1.sym
{
T 45300 52100 5 10 0 0 90 0 1
value=NoConnection
T 45100 52100 5 10 0 0 90 0 1
device=DRC_Directive
}
C 45500 52000 1 90 0 nc-right-1.sym
{
T 45000 52100 5 10 0 0 90 0 1
value=NoConnection
T 44800 52100 5 10 0 0 90 0 1
device=DRC_Directive
}
