#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Feb  3 20:16:16 2022
# Process ID: 15248
# Current directory: D:/Trabajos/Github/Digitales1/Practica 2/Part2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14864 D:\Trabajos\Github\Digitales1\Practica 2\Part2\Part2.xpr
# Log file: D:/Trabajos/Github/Digitales1/Practica 2/Part2/vivado.log
# Journal file: D:/Trabajos/Github/Digitales1/Practica 2/Part2\vivado.jou
# Running On: DESKTOP-VBL1J4F, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 2, Host memory: 8480 MB
#-----------------------------------------------------------
start_gui
open_project {D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 1248.598 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fun_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'fun_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fun_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sim_1/new/fun_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture opeinv of entity xil_defaultlib.opinv [opinv_default]
Compiling architecture openand of entity xil_defaultlib.opnand [opnand_default]
Compiling architecture behavioral of entity xil_defaultlib.fun [fun_default]
Compiling architecture behavior of entity xil_defaultlib.fun_tb
Built simulation snapshot fun_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1248.598 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fun_tb_behav -key {Behavioral:sim_1:Functional:fun_tb} -tclbatch {fun_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fun_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
LED output MATCHED at 1. Expected: U Actual: UUU
LED output MATCHED at 2. Expected: U Actual: UUU
LED output MATCHED at 3. Expected: U Actual: UUU
LED output MATCHED at 4. Expected: U Actual: UUU
LED output MATCHED at 5. Expected: U Actual: UUU
LED output MATCHED at 6. Expected: U Actual: UUU
LED output MATCHED at 7. Expected: U Actual: UUU
LED output MATCHED at 8. Expected: U Actual: UUU
LED output MATCHED at 9. Expected: U Actual: UUU
LED output MATCHED at 10. Expected: U Actual: UUU
LED output MATCHED at 11. Expected: U Actual: UUU
LED output MATCHED at 12. Expected: U Actual: UUU
LED output MATCHED at 13. Expected: U Actual: UUU
LED output MATCHED at 14. Expected: U Actual: UUU
LED output MATCHED at 15. Expected: U Actual: UUU
LED output MATCHED at 16. Expected: U Actual: UUU
LED output MATCHED at 17. Expected: U Actual: UUU
LED output MATCHED at 18. Expected: U Actual: UUU
LED output MATCHED at 19. Expected: U Actual: UUU
LED output MATCHED at 20. Expected: U Actual: UUU
LED output MATCHED at 21. Expected: U Actual: UUU
LED output MATCHED at 22. Expected: U Actual: UUU
LED output MATCHED at 23. Expected: U Actual: UUU
LED output MATCHED at 24. Expected: U Actual: UUU
LED output MATCHED at 25. Expected: U Actual: UUU
LED output MATCHED at 26. Expected: U Actual: UUU
LED output MATCHED at 27. Expected: U Actual: UUU
LED output MATCHED at 28. Expected: U Actual: UUU
LED output MATCHED at 29. Expected: U Actual: UUU
LED output MATCHED at 30. Expected: U Actual: UUU
LED output MATCHED at 31. Expected: U Actual: UUU
LED output MATCHED at 32. Expected: U Actual: UUU
LED output MATCHED at 33. Expected: U Actual: UUU
LED output MATCHED at 34. Expected: U Actual: UUU
LED output MATCHED at 35. Expected: U Actual: UUU
LED output MATCHED at 36. Expected: U Actual: UUU
LED output MATCHED at 37. Expected: U Actual: UUU
LED output MATCHED at 38. Expected: U Actual: UUU
LED output MATCHED at 39. Expected: U Actual: UUU
LED output MATCHED at 40. Expected: U Actual: UUU
LED output MATCHED at 41. Expected: U Actual: UUU
LED output MATCHED at 42. Expected: U Actual: UUU
LED output MATCHED at 43. Expected: U Actual: UUU
LED output MATCHED at 44. Expected: U Actual: UUU
LED output MATCHED at 45. Expected: U Actual: UUU
LED output MATCHED at 46. Expected: U Actual: UUU
LED output MATCHED at 47. Expected: U Actual: UUU
LED output MATCHED at 48. Expected: U Actual: UUU
LED output MATCHED at 49. Expected: U Actual: UUU
LED output MATCHED at 50. Expected: U Actual: UUU
LED output MATCHED at 51. Expected: U Actual: UUU
LED output MATCHED at 52. Expected: U Actual: UUU
LED output MATCHED at 53. Expected: U Actual: UUU
LED output MATCHED at 54. Expected: U Actual: UUU
LED output MATCHED at 55. Expected: U Actual: UUU
LED output MATCHED at 56. Expected: U Actual: UUU
LED output MATCHED at 57. Expected: U Actual: UUU
LED output MATCHED at 58. Expected: U Actual: UUU
LED output MATCHED at 59. Expected: U Actual: UUU
LED output MATCHED at 60. Expected: U Actual: UUU
LED output MATCHED at 61. Expected: U Actual: UUU
LED output MATCHED at 62. Expected: U Actual: UUU
LED output MATCHED at 63. Expected: U Actual: UUU
LED output MATCHED at 64. Expected: U Actual: UUU
LED output MATCHED at 65. Expected: U Actual: UUU
LED output MATCHED at 66. Expected: U Actual: UUU
LED output MATCHED at 67. Expected: U Actual: UUU
LED output MATCHED at 68. Expected: U Actual: UUU
LED output MATCHED at 69. Expected: U Actual: UUU
LED output MATCHED at 70. Expected: U Actual: UUU
LED output MATCHED at 71. Expected: U Actual: UUU
LED output MATCHED at 72. Expected: U Actual: UUU
LED output MATCHED at 73. Expected: U Actual: UUU
LED output MATCHED at 74. Expected: U Actual: UUU
LED output MATCHED at 75. Expected: U Actual: UUU
LED output MATCHED at 76. Expected: U Actual: UUU
LED output MATCHED at 77. Expected: U Actual: UUU
LED output MATCHED at 78. Expected: U Actual: UUU
LED output MATCHED at 79. Expected: U Actual: UUU
LED output MATCHED at 80. Expected: U Actual: UUU
LED output MATCHED at 81. Expected: U Actual: UUU
LED output MATCHED at 82. Expected: U Actual: UUU
LED output MATCHED at 83. Expected: U Actual: UUU
LED output MATCHED at 84. Expected: U Actual: UUU
LED output MATCHED at 85. Expected: U Actual: UUU
LED output MATCHED at 86. Expected: U Actual: UUU
LED output MATCHED at 87. Expected: U Actual: UUU
LED output MATCHED at 88. Expected: U Actual: UUU
LED output MATCHED at 89. Expected: U Actual: UUU
LED output MATCHED at 90. Expected: U Actual: UUU
LED output MATCHED at 91. Expected: U Actual: UUU
LED output MATCHED at 92. Expected: U Actual: UUU
LED output MATCHED at 93. Expected: U Actual: UUU
LED output MATCHED at 94. Expected: U Actual: UUU
LED output MATCHED at 95. Expected: U Actual: UUU
LED output MATCHED at 96. Expected: U Actual: UUU
LED output MATCHED at 97. Expected: U Actual: UUU
LED output MATCHED at 98. Expected: U Actual: UUU
LED output MATCHED at 99. Expected: U Actual: UUU
LED output MATCHED at 100. Expected: U Actual: UUU
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fun_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1248.598 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fun_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'fun_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fun_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture opeinv of entity xil_defaultlib.opinv [opinv_default]
Compiling architecture openand of entity xil_defaultlib.opnand [opnand_default]
Compiling architecture behavioral of entity xil_defaultlib.fun [fun_default]
Compiling architecture behavior of entity xil_defaultlib.fun_tb
Built simulation snapshot fun_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1248.598 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fun_tb_behav -key {Behavioral:sim_1:Functional:fun_tb} -tclbatch {fun_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fun_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
LED output mis-matched at 1. Expected: U Actual: 0UU
LED output mis-matched at 2. Expected: U Actual: 0UU
LED output mis-matched at 3. Expected: U Actual: 0UU
LED output mis-matched at 4. Expected: U Actual: 0UU
LED output mis-matched at 5. Expected: U Actual: 0UU
LED output mis-matched at 6. Expected: U Actual: 0UU
LED output mis-matched at 7. Expected: U Actual: 0UU
LED output mis-matched at 8. Expected: U Actual: 0UU
LED output mis-matched at 9. Expected: U Actual: 0UU
LED output mis-matched at 10. Expected: U Actual: 0UU
LED output mis-matched at 11. Expected: U Actual: 0UU
LED output mis-matched at 12. Expected: U Actual: 0UU
LED output mis-matched at 13. Expected: U Actual: 0UU
LED output mis-matched at 14. Expected: U Actual: 0UU
LED output mis-matched at 15. Expected: U Actual: 0UU
LED output mis-matched at 16. Expected: U Actual: 0UU
LED output mis-matched at 17. Expected: U Actual: 0UU
LED output mis-matched at 18. Expected: U Actual: 0UU
LED output mis-matched at 19. Expected: U Actual: 0UU
LED output mis-matched at 20. Expected: U Actual: 0UU
LED output mis-matched at 21. Expected: U Actual: 0UU
LED output mis-matched at 22. Expected: U Actual: 0UU
LED output mis-matched at 23. Expected: U Actual: 0UU
LED output mis-matched at 24. Expected: U Actual: 0UU
LED output mis-matched at 25. Expected: U Actual: 0UU
LED output mis-matched at 26. Expected: U Actual: 0UU
LED output mis-matched at 27. Expected: U Actual: 0UU
LED output mis-matched at 28. Expected: U Actual: 0UU
LED output mis-matched at 29. Expected: U Actual: 0UU
LED output mis-matched at 30. Expected: U Actual: 0UU
LED output mis-matched at 31. Expected: U Actual: 0UU
LED output mis-matched at 32. Expected: U Actual: 0UU
LED output mis-matched at 33. Expected: U Actual: 0UU
LED output mis-matched at 34. Expected: U Actual: 0UU
LED output mis-matched at 35. Expected: U Actual: 0UU
LED output mis-matched at 36. Expected: U Actual: 0UU
LED output mis-matched at 37. Expected: U Actual: 0UU
LED output mis-matched at 38. Expected: U Actual: 0UU
LED output mis-matched at 39. Expected: U Actual: 0UU
LED output mis-matched at 40. Expected: U Actual: 0UU
LED output mis-matched at 41. Expected: U Actual: 0UU
LED output mis-matched at 42. Expected: U Actual: 0UU
LED output mis-matched at 43. Expected: U Actual: 0UU
LED output mis-matched at 44. Expected: U Actual: 0UU
LED output mis-matched at 45. Expected: U Actual: 0UU
LED output mis-matched at 46. Expected: U Actual: 0UU
LED output mis-matched at 47. Expected: U Actual: 0UU
LED output mis-matched at 48. Expected: U Actual: 0UU
LED output mis-matched at 49. Expected: U Actual: 0UU
LED output mis-matched at 50. Expected: U Actual: 0UU
LED output mis-matched at 51. Expected: U Actual: 0UU
LED output mis-matched at 52. Expected: U Actual: 0UU
LED output mis-matched at 53. Expected: U Actual: 0UU
LED output mis-matched at 54. Expected: U Actual: 0UU
LED output mis-matched at 55. Expected: U Actual: 0UU
LED output mis-matched at 56. Expected: U Actual: 0UU
LED output mis-matched at 57. Expected: U Actual: 0UU
LED output mis-matched at 58. Expected: U Actual: 0UU
LED output mis-matched at 59. Expected: U Actual: 0UU
LED output mis-matched at 60. Expected: U Actual: 0UU
LED output mis-matched at 61. Expected: U Actual: 0UU
LED output mis-matched at 62. Expected: U Actual: 0UU
LED output mis-matched at 63. Expected: U Actual: 0UU
LED output mis-matched at 64. Expected: U Actual: 0UU
LED output mis-matched at 65. Expected: U Actual: 0UU
LED output mis-matched at 66. Expected: U Actual: 0UU
LED output mis-matched at 67. Expected: U Actual: 0UU
LED output mis-matched at 68. Expected: U Actual: 0UU
LED output mis-matched at 69. Expected: U Actual: 0UU
LED output mis-matched at 70. Expected: U Actual: 0UU
LED output mis-matched at 71. Expected: U Actual: 0UU
LED output mis-matched at 72. Expected: U Actual: 0UU
LED output mis-matched at 73. Expected: U Actual: 0UU
LED output mis-matched at 74. Expected: U Actual: 0UU
LED output mis-matched at 75. Expected: U Actual: 0UU
LED output mis-matched at 76. Expected: U Actual: 0UU
LED output mis-matched at 77. Expected: U Actual: 0UU
LED output mis-matched at 78. Expected: U Actual: 0UU
LED output mis-matched at 79. Expected: U Actual: 0UU
LED output mis-matched at 80. Expected: U Actual: 0UU
LED output mis-matched at 81. Expected: U Actual: 0UU
LED output mis-matched at 82. Expected: U Actual: 0UU
LED output mis-matched at 83. Expected: U Actual: 0UU
LED output mis-matched at 84. Expected: U Actual: 0UU
LED output mis-matched at 85. Expected: U Actual: 0UU
LED output mis-matched at 86. Expected: U Actual: 0UU
LED output mis-matched at 87. Expected: U Actual: 0UU
LED output mis-matched at 88. Expected: U Actual: 0UU
LED output mis-matched at 89. Expected: U Actual: 0UU
LED output mis-matched at 90. Expected: U Actual: 0UU
LED output mis-matched at 91. Expected: U Actual: 0UU
LED output mis-matched at 92. Expected: U Actual: 0UU
LED output mis-matched at 93. Expected: U Actual: 0UU
LED output mis-matched at 94. Expected: U Actual: 0UU
LED output mis-matched at 95. Expected: U Actual: 0UU
LED output mis-matched at 96. Expected: U Actual: 0UU
LED output mis-matched at 97. Expected: U Actual: 0UU
LED output mis-matched at 98. Expected: U Actual: 0UU
LED output mis-matched at 99. Expected: U Actual: 0UU
LED output mis-matched at 100. Expected: U Actual: 0UU
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fun_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1248.598 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fun_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'fun_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fun_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sim_1/new/fun_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture opeinv of entity xil_defaultlib.opinv [opinv_default]
Compiling architecture openand of entity xil_defaultlib.opnand [opnand_default]
Compiling architecture behavioral of entity xil_defaultlib.fun [fun_default]
Compiling architecture behavior of entity xil_defaultlib.fun_tb
Built simulation snapshot fun_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1248.598 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fun_tb_behav -key {Behavioral:sim_1:Functional:fun_tb} -tclbatch {fun_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fun_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
LED output MATCHED at 1. Expected: U Actual: UU
LED output MATCHED at 2. Expected: U Actual: UU
LED output MATCHED at 3. Expected: U Actual: UU
LED output MATCHED at 4. Expected: U Actual: UU
LED output MATCHED at 5. Expected: U Actual: UU
LED output MATCHED at 6. Expected: U Actual: UU
LED output MATCHED at 7. Expected: U Actual: UU
LED output MATCHED at 8. Expected: U Actual: UU
LED output MATCHED at 9. Expected: U Actual: UU
LED output MATCHED at 10. Expected: U Actual: UU
LED output MATCHED at 11. Expected: U Actual: UU
LED output MATCHED at 12. Expected: U Actual: UU
LED output MATCHED at 13. Expected: U Actual: UU
LED output MATCHED at 14. Expected: U Actual: UU
LED output MATCHED at 15. Expected: U Actual: UU
LED output MATCHED at 16. Expected: U Actual: UU
LED output MATCHED at 17. Expected: U Actual: UU
LED output MATCHED at 18. Expected: U Actual: UU
LED output MATCHED at 19. Expected: U Actual: UU
LED output MATCHED at 20. Expected: U Actual: UU
LED output MATCHED at 21. Expected: U Actual: UU
LED output MATCHED at 22. Expected: U Actual: UU
LED output MATCHED at 23. Expected: U Actual: UU
LED output MATCHED at 24. Expected: U Actual: UU
LED output MATCHED at 25. Expected: U Actual: UU
LED output MATCHED at 26. Expected: U Actual: UU
LED output MATCHED at 27. Expected: U Actual: UU
LED output MATCHED at 28. Expected: U Actual: UU
LED output MATCHED at 29. Expected: U Actual: UU
LED output MATCHED at 30. Expected: U Actual: UU
LED output MATCHED at 31. Expected: U Actual: UU
LED output MATCHED at 32. Expected: U Actual: UU
LED output MATCHED at 33. Expected: U Actual: UU
LED output MATCHED at 34. Expected: U Actual: UU
LED output MATCHED at 35. Expected: U Actual: UU
LED output MATCHED at 36. Expected: U Actual: UU
LED output MATCHED at 37. Expected: U Actual: UU
LED output MATCHED at 38. Expected: U Actual: UU
LED output MATCHED at 39. Expected: U Actual: UU
LED output MATCHED at 40. Expected: U Actual: UU
LED output MATCHED at 41. Expected: U Actual: UU
LED output MATCHED at 42. Expected: U Actual: UU
LED output MATCHED at 43. Expected: U Actual: UU
LED output MATCHED at 44. Expected: U Actual: UU
LED output MATCHED at 45. Expected: U Actual: UU
LED output MATCHED at 46. Expected: U Actual: UU
LED output MATCHED at 47. Expected: U Actual: UU
LED output MATCHED at 48. Expected: U Actual: UU
LED output MATCHED at 49. Expected: U Actual: UU
LED output MATCHED at 50. Expected: U Actual: UU
LED output MATCHED at 51. Expected: U Actual: UU
LED output MATCHED at 52. Expected: U Actual: UU
LED output MATCHED at 53. Expected: U Actual: UU
LED output MATCHED at 54. Expected: U Actual: UU
LED output MATCHED at 55. Expected: U Actual: UU
LED output MATCHED at 56. Expected: U Actual: UU
LED output MATCHED at 57. Expected: U Actual: UU
LED output MATCHED at 58. Expected: U Actual: UU
LED output MATCHED at 59. Expected: U Actual: UU
LED output MATCHED at 60. Expected: U Actual: UU
LED output MATCHED at 61. Expected: U Actual: UU
LED output MATCHED at 62. Expected: U Actual: UU
LED output MATCHED at 63. Expected: U Actual: UU
LED output MATCHED at 64. Expected: U Actual: UU
LED output MATCHED at 65. Expected: U Actual: UU
LED output MATCHED at 66. Expected: U Actual: UU
LED output MATCHED at 67. Expected: U Actual: UU
LED output MATCHED at 68. Expected: U Actual: UU
LED output MATCHED at 69. Expected: U Actual: UU
LED output MATCHED at 70. Expected: U Actual: UU
LED output MATCHED at 71. Expected: U Actual: UU
LED output MATCHED at 72. Expected: U Actual: UU
LED output MATCHED at 73. Expected: U Actual: UU
LED output MATCHED at 74. Expected: U Actual: UU
LED output MATCHED at 75. Expected: U Actual: UU
LED output MATCHED at 76. Expected: U Actual: UU
LED output MATCHED at 77. Expected: U Actual: UU
LED output MATCHED at 78. Expected: U Actual: UU
LED output MATCHED at 79. Expected: U Actual: UU
LED output MATCHED at 80. Expected: U Actual: UU
LED output MATCHED at 81. Expected: U Actual: UU
LED output MATCHED at 82. Expected: U Actual: UU
LED output MATCHED at 83. Expected: U Actual: UU
LED output MATCHED at 84. Expected: U Actual: UU
LED output MATCHED at 85. Expected: U Actual: UU
LED output MATCHED at 86. Expected: U Actual: UU
LED output MATCHED at 87. Expected: U Actual: UU
LED output MATCHED at 88. Expected: U Actual: UU
LED output MATCHED at 89. Expected: U Actual: UU
LED output MATCHED at 90. Expected: U Actual: UU
LED output MATCHED at 91. Expected: U Actual: UU
LED output MATCHED at 92. Expected: U Actual: UU
LED output MATCHED at 93. Expected: U Actual: UU
LED output MATCHED at 94. Expected: U Actual: UU
LED output MATCHED at 95. Expected: U Actual: UU
LED output MATCHED at 96. Expected: U Actual: UU
LED output MATCHED at 97. Expected: U Actual: UU
LED output MATCHED at 98. Expected: U Actual: UU
LED output MATCHED at 99. Expected: U Actual: UU
LED output MATCHED at 100. Expected: U Actual: UU
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fun_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1248.598 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35ticpg236-1L
Top: fun
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1721.566 ; gain = 341.504
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fun' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:24]
INFO: [Synth 8-3491] module 'opinv' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opinv.vhd:34' bound to instance 'not_1' of component 'opinv' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:67]
INFO: [Synth 8-638] synthesizing module 'opinv' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opinv.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'opinv' (1#1) [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opinv.vhd:39]
INFO: [Synth 8-3491] module 'opinv' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opinv.vhd:34' bound to instance 'not_2' of component 'opinv' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:73]
INFO: [Synth 8-3491] module 'opinv' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opinv.vhd:34' bound to instance 'not_3' of component 'opinv' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:79]
INFO: [Synth 8-3491] module 'opinv' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opinv.vhd:34' bound to instance 'not_4' of component 'opinv' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:85]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_1' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:91]
INFO: [Synth 8-638] synthesizing module 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'opnand' (2#1) [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:39]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_2' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:97]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_3' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:103]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_4' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:109]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_5' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:115]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_6' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:121]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_7' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:127]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_8' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:133]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_9' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:139]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_10' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:145]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_11' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:151]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_12' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:157]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_13' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'fun' (3#1) [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1802.461 ; gain = 422.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1806.008 ; gain = 425.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1806.008 ; gain = 425.945
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1806.008 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'output[2]'. [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Basys3_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Basys3_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'output[2]'. [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Basys3_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Basys3_Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Basys3_Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1921.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1961.555 ; gain = 581.492
26 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1961.555 ; gain = 712.957
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2026.258 ; gain = 64.703
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fun' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:24]
INFO: [Synth 8-3491] module 'opinv' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opinv.vhd:34' bound to instance 'not_1' of component 'opinv' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:67]
INFO: [Synth 8-638] synthesizing module 'opinv' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opinv.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'opinv' (1#1) [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opinv.vhd:39]
INFO: [Synth 8-3491] module 'opinv' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opinv.vhd:34' bound to instance 'not_2' of component 'opinv' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:73]
INFO: [Synth 8-3491] module 'opinv' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opinv.vhd:34' bound to instance 'not_3' of component 'opinv' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:79]
INFO: [Synth 8-3491] module 'opinv' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opinv.vhd:34' bound to instance 'not_4' of component 'opinv' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:85]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_1' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:91]
INFO: [Synth 8-638] synthesizing module 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'opnand' (2#1) [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:39]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_2' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:97]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_3' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:103]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_4' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:109]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_5' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:115]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_6' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:121]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_7' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:127]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_8' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:133]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_9' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:139]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_10' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:145]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_11' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:151]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_12' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:157]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_13' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'fun' (3#1) [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2069.555 ; gain = 108.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2093.453 ; gain = 131.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2093.453 ; gain = 131.898
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2093.453 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Basys3_Master.xdc]
Finished Parsing XDC File [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Basys3_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2093.453 ; gain = 131.898
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2093.453 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fun' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:24]
INFO: [Synth 8-3491] module 'opinv' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opinv.vhd:34' bound to instance 'not_1' of component 'opinv' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:67]
INFO: [Synth 8-638] synthesizing module 'opinv' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opinv.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'opinv' (1#1) [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opinv.vhd:39]
INFO: [Synth 8-3491] module 'opinv' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opinv.vhd:34' bound to instance 'not_2' of component 'opinv' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:73]
INFO: [Synth 8-3491] module 'opinv' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opinv.vhd:34' bound to instance 'not_3' of component 'opinv' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:79]
INFO: [Synth 8-3491] module 'opinv' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opinv.vhd:34' bound to instance 'not_4' of component 'opinv' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:85]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_1' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:91]
INFO: [Synth 8-638] synthesizing module 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'opnand' (2#1) [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:39]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_2' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:97]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_3' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:103]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_4' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:109]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_5' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:115]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_6' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:121]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_7' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:127]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_8' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:133]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_9' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:139]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_10' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:145]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_11' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:151]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_12' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:157]
INFO: [Synth 8-3491] module 'opnand' declared at 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/opnand.vhd:34' bound to instance 'nand_13' of component 'opnand' [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'fun' (3#1) [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2093.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2109.164 ; gain = 15.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2109.164 ; gain = 15.711
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2111.504 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Basys3_Master.xdc]
Finished Parsing XDC File [D:/Trabajos/Github/Digitales1/Practica 2/Part2/Basys3_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2111.504 ; gain = 18.051
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fun_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'fun_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fun_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sim_1/new/fun_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture opeinv of entity xil_defaultlib.opinv [opinv_default]
Compiling architecture openand of entity xil_defaultlib.opnand [opnand_default]
Compiling architecture behavioral of entity xil_defaultlib.fun [fun_default]
Compiling architecture behavior of entity xil_defaultlib.fun_tb
Built simulation snapshot fun_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2111.504 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fun_tb_behav -key {Behavioral:sim_1:Functional:fun_tb} -tclbatch {fun_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fun_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
LED output mis-matched at 1. Expected: 1 Actual: 100
LED output mis-matched at 2. Expected: 1 Actual: 100
LED output mis-matched at 3. Expected: 1 Actual: 100
LED output mis-matched at 4. Expected: 1 Actual: 100
LED output mis-matched at 5. Expected: 1 Actual: 100
LED output mis-matched at 6. Expected: 1 Actual: 100
LED output mis-matched at 7. Expected: 1 Actual: 100
LED output mis-matched at 8. Expected: 1 Actual: 100
LED output mis-matched at 9. Expected: 1 Actual: 100
LED output mis-matched at 10. Expected: 1 Actual: 100
LED output mis-matched at 11. Expected: 1 Actual: 100
LED output mis-matched at 12. Expected: 1 Actual: 100
LED output mis-matched at 13. Expected: 1 Actual: 100
LED output mis-matched at 14. Expected: 1 Actual: 100
LED output mis-matched at 15. Expected: 1 Actual: 100
LED output mis-matched at 16. Expected: 1 Actual: 100
LED output mis-matched at 17. Expected: 1 Actual: 100
LED output mis-matched at 18. Expected: 1 Actual: 100
LED output mis-matched at 19. Expected: 1 Actual: 100
LED output mis-matched at 20. Expected: 1 Actual: 100
LED output mis-matched at 21. Expected: 1 Actual: 100
LED output mis-matched at 22. Expected: 1 Actual: 100
LED output mis-matched at 23. Expected: 1 Actual: 100
LED output mis-matched at 24. Expected: 1 Actual: 100
LED output mis-matched at 25. Expected: 1 Actual: 100
LED output mis-matched at 26. Expected: 1 Actual: 100
LED output mis-matched at 27. Expected: 1 Actual: 100
LED output mis-matched at 28. Expected: 1 Actual: 100
LED output mis-matched at 29. Expected: 1 Actual: 100
LED output mis-matched at 30. Expected: 1 Actual: 100
LED output mis-matched at 31. Expected: 1 Actual: 100
LED output mis-matched at 32. Expected: 1 Actual: 100
LED output mis-matched at 33. Expected: 1 Actual: 100
LED output mis-matched at 34. Expected: 1 Actual: 100
LED output mis-matched at 35. Expected: 1 Actual: 100
LED output mis-matched at 36. Expected: 1 Actual: 100
LED output mis-matched at 37. Expected: 1 Actual: 100
LED output mis-matched at 38. Expected: 1 Actual: 100
LED output mis-matched at 39. Expected: 1 Actual: 100
LED output mis-matched at 40. Expected: 1 Actual: 100
LED output mis-matched at 41. Expected: 1 Actual: 100
LED output mis-matched at 42. Expected: 1 Actual: 100
LED output mis-matched at 43. Expected: 1 Actual: 100
LED output mis-matched at 44. Expected: 1 Actual: 100
LED output mis-matched at 45. Expected: 1 Actual: 100
LED output mis-matched at 46. Expected: 1 Actual: 100
LED output mis-matched at 47. Expected: 1 Actual: 100
LED output mis-matched at 48. Expected: 1 Actual: 100
LED output mis-matched at 49. Expected: 1 Actual: 100
LED output mis-matched at 50. Expected: 1 Actual: 100
LED output mis-matched at 51. Expected: 1 Actual: 100
LED output mis-matched at 52. Expected: 1 Actual: 100
LED output mis-matched at 53. Expected: 1 Actual: 100
LED output mis-matched at 54. Expected: 1 Actual: 100
LED output mis-matched at 55. Expected: 1 Actual: 100
LED output mis-matched at 56. Expected: 1 Actual: 100
LED output mis-matched at 57. Expected: 1 Actual: 100
LED output mis-matched at 58. Expected: 1 Actual: 100
LED output mis-matched at 59. Expected: 1 Actual: 100
LED output mis-matched at 60. Expected: 1 Actual: 100
LED output mis-matched at 61. Expected: 1 Actual: 100
LED output mis-matched at 62. Expected: 1 Actual: 100
LED output mis-matched at 63. Expected: 1 Actual: 100
LED output mis-matched at 64. Expected: 1 Actual: 100
LED output mis-matched at 65. Expected: 1 Actual: 100
LED output mis-matched at 66. Expected: 1 Actual: 100
LED output mis-matched at 67. Expected: 1 Actual: 100
LED output mis-matched at 68. Expected: 1 Actual: 100
LED output mis-matched at 69. Expected: 1 Actual: 100
LED output mis-matched at 70. Expected: 1 Actual: 100
LED output mis-matched at 71. Expected: 1 Actual: 100
LED output mis-matched at 72. Expected: 1 Actual: 100
LED output mis-matched at 73. Expected: 1 Actual: 100
LED output mis-matched at 74. Expected: 1 Actual: 100
LED output mis-matched at 75. Expected: 1 Actual: 100
LED output mis-matched at 76. Expected: 1 Actual: 100
LED output mis-matched at 77. Expected: 1 Actual: 100
LED output mis-matched at 78. Expected: 1 Actual: 100
LED output mis-matched at 79. Expected: 1 Actual: 100
LED output mis-matched at 80. Expected: 1 Actual: 100
LED output mis-matched at 81. Expected: 1 Actual: 100
LED output mis-matched at 82. Expected: 1 Actual: 100
LED output mis-matched at 83. Expected: 1 Actual: 100
LED output mis-matched at 84. Expected: 1 Actual: 100
LED output mis-matched at 85. Expected: 1 Actual: 100
LED output mis-matched at 86. Expected: 1 Actual: 100
LED output mis-matched at 87. Expected: 1 Actual: 100
LED output mis-matched at 88. Expected: 1 Actual: 100
LED output mis-matched at 89. Expected: 1 Actual: 100
LED output mis-matched at 90. Expected: 1 Actual: 100
LED output mis-matched at 91. Expected: 1 Actual: 100
LED output mis-matched at 92. Expected: 1 Actual: 100
LED output mis-matched at 93. Expected: 1 Actual: 100
LED output mis-matched at 94. Expected: 1 Actual: 100
LED output mis-matched at 95. Expected: 1 Actual: 100
LED output mis-matched at 96. Expected: 1 Actual: 100
LED output mis-matched at 97. Expected: 1 Actual: 100
LED output mis-matched at 98. Expected: 1 Actual: 100
LED output mis-matched at 99. Expected: 1 Actual: 100
LED output mis-matched at 100. Expected: 1 Actual: 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fun_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2111.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fun_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'fun_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fun_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sim_1/new/fun_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture opeinv of entity xil_defaultlib.opinv [opinv_default]
Compiling architecture openand of entity xil_defaultlib.opnand [opnand_default]
Compiling architecture behavioral of entity xil_defaultlib.fun [fun_default]
Compiling architecture behavior of entity xil_defaultlib.fun_tb
Built simulation snapshot fun_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fun_tb_behav -key {Behavioral:sim_1:Functional:fun_tb} -tclbatch {fun_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fun_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
LED output mis-matched at 1. Expected: 1 Actual: 100
LED output mis-matched at 2. Expected: 1 Actual: 100
LED output mis-matched at 3. Expected: 1 Actual: 100
LED output mis-matched at 4. Expected: 1 Actual: 100
LED output mis-matched at 5. Expected: 1 Actual: 100
LED output mis-matched at 6. Expected: 1 Actual: 100
LED output mis-matched at 7. Expected: 1 Actual: 100
LED output mis-matched at 8. Expected: 1 Actual: 100
LED output mis-matched at 9. Expected: 1 Actual: 100
LED output mis-matched at 10. Expected: 1 Actual: 100
LED output mis-matched at 11. Expected: 1 Actual: 100
LED output mis-matched at 12. Expected: 1 Actual: 100
LED output mis-matched at 13. Expected: 1 Actual: 100
LED output mis-matched at 14. Expected: 1 Actual: 100
LED output mis-matched at 15. Expected: 1 Actual: 100
LED output mis-matched at 16. Expected: 1 Actual: 100
LED output mis-matched at 17. Expected: 1 Actual: 100
LED output mis-matched at 18. Expected: 1 Actual: 100
LED output mis-matched at 19. Expected: 1 Actual: 100
LED output mis-matched at 20. Expected: 1 Actual: 100
LED output mis-matched at 21. Expected: 1 Actual: 100
LED output mis-matched at 22. Expected: 1 Actual: 100
LED output mis-matched at 23. Expected: 1 Actual: 100
LED output mis-matched at 24. Expected: 1 Actual: 100
LED output mis-matched at 25. Expected: 1 Actual: 100
LED output mis-matched at 26. Expected: 1 Actual: 100
LED output mis-matched at 27. Expected: 1 Actual: 100
LED output mis-matched at 28. Expected: 1 Actual: 100
LED output mis-matched at 29. Expected: 1 Actual: 100
LED output mis-matched at 30. Expected: 1 Actual: 100
LED output mis-matched at 31. Expected: 1 Actual: 100
LED output mis-matched at 32. Expected: 1 Actual: 100
LED output mis-matched at 33. Expected: 1 Actual: 100
LED output mis-matched at 34. Expected: 1 Actual: 100
LED output mis-matched at 35. Expected: 1 Actual: 100
LED output mis-matched at 36. Expected: 1 Actual: 100
LED output mis-matched at 37. Expected: 1 Actual: 100
LED output mis-matched at 38. Expected: 1 Actual: 100
LED output mis-matched at 39. Expected: 1 Actual: 100
LED output mis-matched at 40. Expected: 1 Actual: 100
LED output mis-matched at 41. Expected: 1 Actual: 100
LED output mis-matched at 42. Expected: 1 Actual: 100
LED output mis-matched at 43. Expected: 1 Actual: 100
LED output mis-matched at 44. Expected: 1 Actual: 100
LED output mis-matched at 45. Expected: 1 Actual: 100
LED output mis-matched at 46. Expected: 1 Actual: 100
LED output mis-matched at 47. Expected: 1 Actual: 100
LED output mis-matched at 48. Expected: 1 Actual: 100
LED output mis-matched at 49. Expected: 1 Actual: 100
LED output mis-matched at 50. Expected: 1 Actual: 100
LED output mis-matched at 51. Expected: 1 Actual: 100
LED output mis-matched at 52. Expected: 1 Actual: 100
LED output mis-matched at 53. Expected: 1 Actual: 100
LED output mis-matched at 54. Expected: 1 Actual: 100
LED output mis-matched at 55. Expected: 1 Actual: 100
LED output mis-matched at 56. Expected: 1 Actual: 100
LED output mis-matched at 57. Expected: 1 Actual: 100
LED output mis-matched at 58. Expected: 1 Actual: 100
LED output mis-matched at 59. Expected: 1 Actual: 100
LED output mis-matched at 60. Expected: 1 Actual: 100
LED output mis-matched at 61. Expected: 1 Actual: 100
LED output mis-matched at 62. Expected: 1 Actual: 100
LED output mis-matched at 63. Expected: 1 Actual: 100
LED output mis-matched at 64. Expected: 1 Actual: 100
LED output mis-matched at 65. Expected: 1 Actual: 100
LED output mis-matched at 66. Expected: 1 Actual: 100
LED output mis-matched at 67. Expected: 1 Actual: 100
LED output mis-matched at 68. Expected: 1 Actual: 100
LED output mis-matched at 69. Expected: 1 Actual: 100
LED output mis-matched at 70. Expected: 1 Actual: 100
LED output mis-matched at 71. Expected: 1 Actual: 100
LED output mis-matched at 72. Expected: 1 Actual: 100
LED output mis-matched at 73. Expected: 1 Actual: 100
LED output mis-matched at 74. Expected: 1 Actual: 100
LED output mis-matched at 75. Expected: 1 Actual: 100
LED output mis-matched at 76. Expected: 1 Actual: 100
LED output mis-matched at 77. Expected: 1 Actual: 100
LED output mis-matched at 78. Expected: 1 Actual: 100
LED output mis-matched at 79. Expected: 1 Actual: 100
LED output mis-matched at 80. Expected: 1 Actual: 100
LED output mis-matched at 81. Expected: 1 Actual: 100
LED output mis-matched at 82. Expected: 1 Actual: 100
LED output mis-matched at 83. Expected: 1 Actual: 100
LED output mis-matched at 84. Expected: 1 Actual: 100
LED output mis-matched at 85. Expected: 1 Actual: 100
LED output mis-matched at 86. Expected: 1 Actual: 100
LED output mis-matched at 87. Expected: 1 Actual: 100
LED output mis-matched at 88. Expected: 1 Actual: 100
LED output mis-matched at 89. Expected: 1 Actual: 100
LED output mis-matched at 90. Expected: 1 Actual: 100
LED output mis-matched at 91. Expected: 1 Actual: 100
LED output mis-matched at 92. Expected: 1 Actual: 100
LED output mis-matched at 93. Expected: 1 Actual: 100
LED output mis-matched at 94. Expected: 1 Actual: 100
LED output mis-matched at 95. Expected: 1 Actual: 100
LED output mis-matched at 96. Expected: 1 Actual: 100
LED output mis-matched at 97. Expected: 1 Actual: 100
LED output mis-matched at 98. Expected: 1 Actual: 100
LED output mis-matched at 99. Expected: 1 Actual: 100
LED output mis-matched at 100. Expected: 1 Actual: 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fun_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2111.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fun_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'fun_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fun_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sim_1/new/fun_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture opeinv of entity xil_defaultlib.opinv [opinv_default]
Compiling architecture openand of entity xil_defaultlib.opnand [opnand_default]
Compiling architecture behavioral of entity xil_defaultlib.fun [fun_default]
Compiling architecture behavior of entity xil_defaultlib.fun_tb
Built simulation snapshot fun_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2111.504 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fun_tb_behav -key {Behavioral:sim_1:Functional:fun_tb} -tclbatch {fun_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fun_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
LED output mis-matched at 1. Expected: 1 Actual: 100
LED output mis-matched at 2. Expected: 1 Actual: 100
LED output mis-matched at 3. Expected: 1 Actual: 100
LED output mis-matched at 4. Expected: 1 Actual: 100
LED output mis-matched at 5. Expected: 1 Actual: 100
LED output mis-matched at 6. Expected: 1 Actual: 100
LED output mis-matched at 7. Expected: 1 Actual: 100
LED output mis-matched at 8. Expected: 1 Actual: 100
LED output mis-matched at 9. Expected: 1 Actual: 100
LED output mis-matched at 10. Expected: 1 Actual: 100
LED output mis-matched at 11. Expected: 1 Actual: 100
LED output mis-matched at 12. Expected: 1 Actual: 100
LED output mis-matched at 13. Expected: 1 Actual: 100
LED output mis-matched at 14. Expected: 1 Actual: 100
LED output mis-matched at 15. Expected: 1 Actual: 100
LED output mis-matched at 16. Expected: 1 Actual: 100
LED output mis-matched at 17. Expected: 1 Actual: 100
LED output mis-matched at 18. Expected: 1 Actual: 100
LED output mis-matched at 19. Expected: 1 Actual: 100
LED output mis-matched at 20. Expected: 1 Actual: 100
LED output mis-matched at 21. Expected: 1 Actual: 100
LED output mis-matched at 22. Expected: 1 Actual: 100
LED output mis-matched at 23. Expected: 1 Actual: 100
LED output mis-matched at 24. Expected: 1 Actual: 100
LED output mis-matched at 25. Expected: 1 Actual: 100
LED output mis-matched at 26. Expected: 1 Actual: 100
LED output mis-matched at 27. Expected: 1 Actual: 100
LED output mis-matched at 28. Expected: 1 Actual: 100
LED output mis-matched at 29. Expected: 1 Actual: 100
LED output mis-matched at 30. Expected: 1 Actual: 100
LED output mis-matched at 31. Expected: 1 Actual: 100
LED output mis-matched at 32. Expected: 1 Actual: 100
LED output mis-matched at 33. Expected: 1 Actual: 100
LED output mis-matched at 34. Expected: 1 Actual: 100
LED output mis-matched at 35. Expected: 1 Actual: 100
LED output mis-matched at 36. Expected: 1 Actual: 100
LED output mis-matched at 37. Expected: 1 Actual: 100
LED output mis-matched at 38. Expected: 1 Actual: 100
LED output mis-matched at 39. Expected: 1 Actual: 100
LED output mis-matched at 40. Expected: 1 Actual: 100
LED output mis-matched at 41. Expected: 1 Actual: 100
LED output mis-matched at 42. Expected: 1 Actual: 100
LED output mis-matched at 43. Expected: 1 Actual: 100
LED output mis-matched at 44. Expected: 1 Actual: 100
LED output mis-matched at 45. Expected: 1 Actual: 100
LED output mis-matched at 46. Expected: 1 Actual: 100
LED output mis-matched at 47. Expected: 1 Actual: 100
LED output mis-matched at 48. Expected: 1 Actual: 100
LED output mis-matched at 49. Expected: 1 Actual: 100
LED output mis-matched at 50. Expected: 1 Actual: 100
LED output mis-matched at 51. Expected: 1 Actual: 100
LED output mis-matched at 52. Expected: 1 Actual: 100
LED output mis-matched at 53. Expected: 1 Actual: 100
LED output mis-matched at 54. Expected: 1 Actual: 100
LED output mis-matched at 55. Expected: 1 Actual: 100
LED output mis-matched at 56. Expected: 1 Actual: 100
LED output mis-matched at 57. Expected: 1 Actual: 100
LED output mis-matched at 58. Expected: 1 Actual: 100
LED output mis-matched at 59. Expected: 1 Actual: 100
LED output mis-matched at 60. Expected: 1 Actual: 100
LED output mis-matched at 61. Expected: 1 Actual: 100
LED output mis-matched at 62. Expected: 1 Actual: 100
LED output mis-matched at 63. Expected: 1 Actual: 100
LED output mis-matched at 64. Expected: 1 Actual: 100
LED output mis-matched at 65. Expected: 1 Actual: 100
LED output mis-matched at 66. Expected: 1 Actual: 100
LED output mis-matched at 67. Expected: 1 Actual: 100
LED output mis-matched at 68. Expected: 1 Actual: 100
LED output mis-matched at 69. Expected: 1 Actual: 100
LED output mis-matched at 70. Expected: 1 Actual: 100
LED output mis-matched at 71. Expected: 1 Actual: 100
LED output mis-matched at 72. Expected: 1 Actual: 100
LED output mis-matched at 73. Expected: 1 Actual: 100
LED output mis-matched at 74. Expected: 1 Actual: 100
LED output mis-matched at 75. Expected: 1 Actual: 100
LED output mis-matched at 76. Expected: 1 Actual: 100
LED output mis-matched at 77. Expected: 1 Actual: 100
LED output mis-matched at 78. Expected: 1 Actual: 100
LED output mis-matched at 79. Expected: 1 Actual: 100
LED output mis-matched at 80. Expected: 1 Actual: 100
LED output mis-matched at 81. Expected: 1 Actual: 100
LED output mis-matched at 82. Expected: 1 Actual: 100
LED output mis-matched at 83. Expected: 1 Actual: 100
LED output mis-matched at 84. Expected: 1 Actual: 100
LED output mis-matched at 85. Expected: 1 Actual: 100
LED output mis-matched at 86. Expected: 1 Actual: 100
LED output mis-matched at 87. Expected: 1 Actual: 100
LED output mis-matched at 88. Expected: 1 Actual: 100
LED output mis-matched at 89. Expected: 1 Actual: 100
LED output mis-matched at 90. Expected: 1 Actual: 100
LED output mis-matched at 91. Expected: 1 Actual: 100
LED output mis-matched at 92. Expected: 1 Actual: 100
LED output mis-matched at 93. Expected: 1 Actual: 100
LED output mis-matched at 94. Expected: 1 Actual: 100
LED output mis-matched at 95. Expected: 1 Actual: 100
LED output mis-matched at 96. Expected: 1 Actual: 100
LED output mis-matched at 97. Expected: 1 Actual: 100
LED output mis-matched at 98. Expected: 1 Actual: 100
LED output mis-matched at 99. Expected: 1 Actual: 100
LED output mis-matched at 100. Expected: 1 Actual: 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fun_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2111.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fun_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'fun_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fun_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sim_1/new/fun_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture opeinv of entity xil_defaultlib.opinv [opinv_default]
Compiling architecture openand of entity xil_defaultlib.opnand [opnand_default]
Compiling architecture behavioral of entity xil_defaultlib.fun [fun_default]
Compiling architecture behavior of entity xil_defaultlib.fun_tb
Built simulation snapshot fun_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2111.504 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fun_tb_behav -key {Behavioral:sim_1:Functional:fun_tb} -tclbatch {fun_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fun_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0000LED output mis-matched at 1. Expected: 1 Actual: 100
0000LED output mis-matched at 2. Expected: 1 Actual: 100
0000LED output mis-matched at 3. Expected: 1 Actual: 100
0000LED output mis-matched at 4. Expected: 1 Actual: 100
0000LED output mis-matched at 5. Expected: 1 Actual: 100
0000LED output mis-matched at 6. Expected: 1 Actual: 100
0000LED output mis-matched at 7. Expected: 1 Actual: 100
0000LED output mis-matched at 8. Expected: 1 Actual: 100
0000LED output mis-matched at 9. Expected: 1 Actual: 100
0000LED output mis-matched at 10. Expected: 1 Actual: 100
0000LED output mis-matched at 11. Expected: 1 Actual: 100
0000LED output mis-matched at 12. Expected: 1 Actual: 100
0000LED output mis-matched at 13. Expected: 1 Actual: 100
0000LED output mis-matched at 14. Expected: 1 Actual: 100
0000LED output mis-matched at 15. Expected: 1 Actual: 100
0000LED output mis-matched at 16. Expected: 1 Actual: 100
0000LED output mis-matched at 17. Expected: 1 Actual: 100
0000LED output mis-matched at 18. Expected: 1 Actual: 100
0000LED output mis-matched at 19. Expected: 1 Actual: 100
0000LED output mis-matched at 20. Expected: 1 Actual: 100
0000LED output mis-matched at 21. Expected: 1 Actual: 100
0000LED output mis-matched at 22. Expected: 1 Actual: 100
0000LED output mis-matched at 23. Expected: 1 Actual: 100
0000LED output mis-matched at 24. Expected: 1 Actual: 100
0000LED output mis-matched at 25. Expected: 1 Actual: 100
0000LED output mis-matched at 26. Expected: 1 Actual: 100
0000LED output mis-matched at 27. Expected: 1 Actual: 100
0000LED output mis-matched at 28. Expected: 1 Actual: 100
0000LED output mis-matched at 29. Expected: 1 Actual: 100
0000LED output mis-matched at 30. Expected: 1 Actual: 100
0000LED output mis-matched at 31. Expected: 1 Actual: 100
0000LED output mis-matched at 32. Expected: 1 Actual: 100
0000LED output mis-matched at 33. Expected: 1 Actual: 100
0000LED output mis-matched at 34. Expected: 1 Actual: 100
0000LED output mis-matched at 35. Expected: 1 Actual: 100
0000LED output mis-matched at 36. Expected: 1 Actual: 100
0000LED output mis-matched at 37. Expected: 1 Actual: 100
0000LED output mis-matched at 38. Expected: 1 Actual: 100
0000LED output mis-matched at 39. Expected: 1 Actual: 100
0000LED output mis-matched at 40. Expected: 1 Actual: 100
0000LED output mis-matched at 41. Expected: 1 Actual: 100
0000LED output mis-matched at 42. Expected: 1 Actual: 100
0000LED output mis-matched at 43. Expected: 1 Actual: 100
0000LED output mis-matched at 44. Expected: 1 Actual: 100
0000LED output mis-matched at 45. Expected: 1 Actual: 100
0000LED output mis-matched at 46. Expected: 1 Actual: 100
0000LED output mis-matched at 47. Expected: 1 Actual: 100
0000LED output mis-matched at 48. Expected: 1 Actual: 100
0000LED output mis-matched at 49. Expected: 1 Actual: 100
0000LED output mis-matched at 50. Expected: 1 Actual: 100
0000LED output mis-matched at 51. Expected: 1 Actual: 100
0000LED output mis-matched at 52. Expected: 1 Actual: 100
0000LED output mis-matched at 53. Expected: 1 Actual: 100
0000LED output mis-matched at 54. Expected: 1 Actual: 100
0000LED output mis-matched at 55. Expected: 1 Actual: 100
0000LED output mis-matched at 56. Expected: 1 Actual: 100
0000LED output mis-matched at 57. Expected: 1 Actual: 100
0000LED output mis-matched at 58. Expected: 1 Actual: 100
0000LED output mis-matched at 59. Expected: 1 Actual: 100
0000LED output mis-matched at 60. Expected: 1 Actual: 100
0000LED output mis-matched at 61. Expected: 1 Actual: 100
0000LED output mis-matched at 62. Expected: 1 Actual: 100
0000LED output mis-matched at 63. Expected: 1 Actual: 100
0000LED output mis-matched at 64. Expected: 1 Actual: 100
0000LED output mis-matched at 65. Expected: 1 Actual: 100
0000LED output mis-matched at 66. Expected: 1 Actual: 100
0000LED output mis-matched at 67. Expected: 1 Actual: 100
0000LED output mis-matched at 68. Expected: 1 Actual: 100
0000LED output mis-matched at 69. Expected: 1 Actual: 100
0000LED output mis-matched at 70. Expected: 1 Actual: 100
0000LED output mis-matched at 71. Expected: 1 Actual: 100
0000LED output mis-matched at 72. Expected: 1 Actual: 100
0000LED output mis-matched at 73. Expected: 1 Actual: 100
0000LED output mis-matched at 74. Expected: 1 Actual: 100
0000LED output mis-matched at 75. Expected: 1 Actual: 100
0000LED output mis-matched at 76. Expected: 1 Actual: 100
0000LED output mis-matched at 77. Expected: 1 Actual: 100
0000LED output mis-matched at 78. Expected: 1 Actual: 100
0000LED output mis-matched at 79. Expected: 1 Actual: 100
0000LED output mis-matched at 80. Expected: 1 Actual: 100
0000LED output mis-matched at 81. Expected: 1 Actual: 100
0000LED output mis-matched at 82. Expected: 1 Actual: 100
0000LED output mis-matched at 83. Expected: 1 Actual: 100
0000LED output mis-matched at 84. Expected: 1 Actual: 100
0000LED output mis-matched at 85. Expected: 1 Actual: 100
0000LED output mis-matched at 86. Expected: 1 Actual: 100
0000LED output mis-matched at 87. Expected: 1 Actual: 100
0000LED output mis-matched at 88. Expected: 1 Actual: 100
0000LED output mis-matched at 89. Expected: 1 Actual: 100
0000LED output mis-matched at 90. Expected: 1 Actual: 100
0000LED output mis-matched at 91. Expected: 1 Actual: 100
0000LED output mis-matched at 92. Expected: 1 Actual: 100
0000LED output mis-matched at 93. Expected: 1 Actual: 100
0000LED output mis-matched at 94. Expected: 1 Actual: 100
0000LED output mis-matched at 95. Expected: 1 Actual: 100
0000LED output mis-matched at 96. Expected: 1 Actual: 100
0000LED output mis-matched at 97. Expected: 1 Actual: 100
0000LED output mis-matched at 98. Expected: 1 Actual: 100
0000LED output mis-matched at 99. Expected: 1 Actual: 100
0000LED output mis-matched at 100. Expected: 1 Actual: 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fun_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2111.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fun_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'fun_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fun_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sim_1/new/fun_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture opeinv of entity xil_defaultlib.opinv [opinv_default]
Compiling architecture openand of entity xil_defaultlib.opnand [opnand_default]
Compiling architecture behavioral of entity xil_defaultlib.fun [fun_default]
Compiling architecture behavior of entity xil_defaultlib.fun_tb
Built simulation snapshot fun_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fun_tb_behav -key {Behavioral:sim_1:Functional:fun_tb} -tclbatch {fun_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fun_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UUUULED output mis-matched at 1. Expected: U Actual: 0UU
UUUULED output mis-matched at 2. Expected: U Actual: 0UU
UUUULED output mis-matched at 3. Expected: U Actual: 0UU
UUUULED output mis-matched at 4. Expected: U Actual: 0UU
UUUULED output mis-matched at 5. Expected: U Actual: 0UU
UUUULED output mis-matched at 6. Expected: U Actual: 0UU
UUUULED output mis-matched at 7. Expected: U Actual: 0UU
UUUULED output mis-matched at 8. Expected: U Actual: 0UU
UUUULED output mis-matched at 9. Expected: U Actual: 0UU
UUUULED output mis-matched at 10. Expected: U Actual: 0UU
UUUULED output mis-matched at 11. Expected: U Actual: 0UU
UUUULED output mis-matched at 12. Expected: U Actual: 0UU
UUUULED output mis-matched at 13. Expected: U Actual: 0UU
UUUULED output mis-matched at 14. Expected: U Actual: 0UU
UUUULED output mis-matched at 15. Expected: U Actual: 0UU
UUUULED output mis-matched at 16. Expected: U Actual: 0UU
UUUULED output mis-matched at 17. Expected: U Actual: 0UU
UUUULED output mis-matched at 18. Expected: U Actual: 0UU
UUUULED output mis-matched at 19. Expected: U Actual: 0UU
UUUULED output mis-matched at 20. Expected: U Actual: 0UU
UUUULED output mis-matched at 21. Expected: U Actual: 0UU
UUUULED output mis-matched at 22. Expected: U Actual: 0UU
UUUULED output mis-matched at 23. Expected: U Actual: 0UU
UUUULED output mis-matched at 24. Expected: U Actual: 0UU
UUUULED output mis-matched at 25. Expected: U Actual: 0UU
UUUULED output mis-matched at 26. Expected: U Actual: 0UU
UUUULED output mis-matched at 27. Expected: U Actual: 0UU
UUUULED output mis-matched at 28. Expected: U Actual: 0UU
UUUULED output mis-matched at 29. Expected: U Actual: 0UU
UUUULED output mis-matched at 30. Expected: U Actual: 0UU
UUUULED output mis-matched at 31. Expected: U Actual: 0UU
UUUULED output mis-matched at 32. Expected: U Actual: 0UU
UUUULED output mis-matched at 33. Expected: U Actual: 0UU
UUUULED output mis-matched at 34. Expected: U Actual: 0UU
UUUULED output mis-matched at 35. Expected: U Actual: 0UU
UUUULED output mis-matched at 36. Expected: U Actual: 0UU
UUUULED output mis-matched at 37. Expected: U Actual: 0UU
UUUULED output mis-matched at 38. Expected: U Actual: 0UU
UUUULED output mis-matched at 39. Expected: U Actual: 0UU
UUUULED output mis-matched at 40. Expected: U Actual: 0UU
UUUULED output mis-matched at 41. Expected: U Actual: 0UU
UUUULED output mis-matched at 42. Expected: U Actual: 0UU
UUUULED output mis-matched at 43. Expected: U Actual: 0UU
UUUULED output mis-matched at 44. Expected: U Actual: 0UU
UUUULED output mis-matched at 45. Expected: U Actual: 0UU
UUUULED output mis-matched at 46. Expected: U Actual: 0UU
UUUULED output mis-matched at 47. Expected: U Actual: 0UU
UUUULED output mis-matched at 48. Expected: U Actual: 0UU
UUUULED output mis-matched at 49. Expected: U Actual: 0UU
UUUULED output mis-matched at 50. Expected: U Actual: 0UU
UUUULED output mis-matched at 51. Expected: U Actual: 0UU
UUUULED output mis-matched at 52. Expected: U Actual: 0UU
UUUULED output mis-matched at 53. Expected: U Actual: 0UU
UUUULED output mis-matched at 54. Expected: U Actual: 0UU
UUUULED output mis-matched at 55. Expected: U Actual: 0UU
UUUULED output mis-matched at 56. Expected: U Actual: 0UU
UUUULED output mis-matched at 57. Expected: U Actual: 0UU
UUUULED output mis-matched at 58. Expected: U Actual: 0UU
UUUULED output mis-matched at 59. Expected: U Actual: 0UU
UUUULED output mis-matched at 60. Expected: U Actual: 0UU
UUUULED output mis-matched at 61. Expected: U Actual: 0UU
UUUULED output mis-matched at 62. Expected: U Actual: 0UU
UUUULED output mis-matched at 63. Expected: U Actual: 0UU
UUUULED output mis-matched at 64. Expected: U Actual: 0UU
UUUULED output mis-matched at 65. Expected: U Actual: 0UU
UUUULED output mis-matched at 66. Expected: U Actual: 0UU
UUUULED output mis-matched at 67. Expected: U Actual: 0UU
UUUULED output mis-matched at 68. Expected: U Actual: 0UU
UUUULED output mis-matched at 69. Expected: U Actual: 0UU
UUUULED output mis-matched at 70. Expected: U Actual: 0UU
UUUULED output mis-matched at 71. Expected: U Actual: 0UU
UUUULED output mis-matched at 72. Expected: U Actual: 0UU
UUUULED output mis-matched at 73. Expected: U Actual: 0UU
UUUULED output mis-matched at 74. Expected: U Actual: 0UU
UUUULED output mis-matched at 75. Expected: U Actual: 0UU
UUUULED output mis-matched at 76. Expected: U Actual: 0UU
UUUULED output mis-matched at 77. Expected: U Actual: 0UU
UUUULED output mis-matched at 78. Expected: U Actual: 0UU
UUUULED output mis-matched at 79. Expected: U Actual: 0UU
UUUULED output mis-matched at 80. Expected: U Actual: 0UU
UUUULED output mis-matched at 81. Expected: U Actual: 0UU
UUUULED output mis-matched at 82. Expected: U Actual: 0UU
UUUULED output mis-matched at 83. Expected: U Actual: 0UU
UUUULED output mis-matched at 84. Expected: U Actual: 0UU
UUUULED output mis-matched at 85. Expected: U Actual: 0UU
UUUULED output mis-matched at 86. Expected: U Actual: 0UU
UUUULED output mis-matched at 87. Expected: U Actual: 0UU
UUUULED output mis-matched at 88. Expected: U Actual: 0UU
UUUULED output mis-matched at 89. Expected: U Actual: 0UU
UUUULED output mis-matched at 90. Expected: U Actual: 0UU
UUUULED output mis-matched at 91. Expected: U Actual: 0UU
UUUULED output mis-matched at 92. Expected: U Actual: 0UU
UUUULED output mis-matched at 93. Expected: U Actual: 0UU
UUUULED output mis-matched at 94. Expected: U Actual: 0UU
UUUULED output mis-matched at 95. Expected: U Actual: 0UU
UUUULED output mis-matched at 96. Expected: U Actual: 0UU
UUUULED output mis-matched at 97. Expected: U Actual: 0UU
UUUULED output mis-matched at 98. Expected: U Actual: 0UU
UUUULED output mis-matched at 99. Expected: U Actual: 0UU
UUUULED output mis-matched at 100. Expected: U Actual: 0UU
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fun_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2111.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fun_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'fun_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fun_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sim_1/new/fun_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture opeinv of entity xil_defaultlib.opinv [opinv_default]
Compiling architecture openand of entity xil_defaultlib.opnand [opnand_default]
Compiling architecture behavioral of entity xil_defaultlib.fun [fun_default]
Compiling architecture behavior of entity xil_defaultlib.fun_tb
Built simulation snapshot fun_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fun_tb_behav -key {Behavioral:sim_1:Functional:fun_tb} -tclbatch {fun_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fun_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0000LED output mis-matched at 1. Expected: 1 Actual: 100
0000LED output mis-matched at 2. Expected: 1 Actual: 100
0000LED output mis-matched at 3. Expected: 1 Actual: 100
0000LED output mis-matched at 4. Expected: 1 Actual: 100
0000LED output mis-matched at 5. Expected: 1 Actual: 100
0000LED output mis-matched at 6. Expected: 1 Actual: 100
0000LED output mis-matched at 7. Expected: 1 Actual: 100
0000LED output mis-matched at 8. Expected: 1 Actual: 100
0000LED output mis-matched at 9. Expected: 1 Actual: 100
0000LED output mis-matched at 10. Expected: 1 Actual: 100
0000LED output mis-matched at 11. Expected: 1 Actual: 100
0000LED output mis-matched at 12. Expected: 1 Actual: 100
0000LED output mis-matched at 13. Expected: 1 Actual: 100
0000LED output mis-matched at 14. Expected: 1 Actual: 100
0000LED output mis-matched at 15. Expected: 1 Actual: 100
0000LED output mis-matched at 16. Expected: 1 Actual: 100
0000LED output mis-matched at 17. Expected: 1 Actual: 100
0000LED output mis-matched at 18. Expected: 1 Actual: 100
0000LED output mis-matched at 19. Expected: 1 Actual: 100
0000LED output mis-matched at 20. Expected: 1 Actual: 100
0000LED output mis-matched at 21. Expected: 1 Actual: 100
0000LED output mis-matched at 22. Expected: 1 Actual: 100
0000LED output mis-matched at 23. Expected: 1 Actual: 100
0000LED output mis-matched at 24. Expected: 1 Actual: 100
0000LED output mis-matched at 25. Expected: 1 Actual: 100
0000LED output mis-matched at 26. Expected: 1 Actual: 100
0000LED output mis-matched at 27. Expected: 1 Actual: 100
0000LED output mis-matched at 28. Expected: 1 Actual: 100
0000LED output mis-matched at 29. Expected: 1 Actual: 100
0000LED output mis-matched at 30. Expected: 1 Actual: 100
0000LED output mis-matched at 31. Expected: 1 Actual: 100
0000LED output mis-matched at 32. Expected: 1 Actual: 100
0000LED output mis-matched at 33. Expected: 1 Actual: 100
0000LED output mis-matched at 34. Expected: 1 Actual: 100
0000LED output mis-matched at 35. Expected: 1 Actual: 100
0000LED output mis-matched at 36. Expected: 1 Actual: 100
0000LED output mis-matched at 37. Expected: 1 Actual: 100
0000LED output mis-matched at 38. Expected: 1 Actual: 100
0000LED output mis-matched at 39. Expected: 1 Actual: 100
0000LED output mis-matched at 40. Expected: 1 Actual: 100
0000LED output mis-matched at 41. Expected: 1 Actual: 100
0000LED output mis-matched at 42. Expected: 1 Actual: 100
0000LED output mis-matched at 43. Expected: 1 Actual: 100
0000LED output mis-matched at 44. Expected: 1 Actual: 100
0000LED output mis-matched at 45. Expected: 1 Actual: 100
0000LED output mis-matched at 46. Expected: 1 Actual: 100
0000LED output mis-matched at 47. Expected: 1 Actual: 100
0000LED output mis-matched at 48. Expected: 1 Actual: 100
0000LED output mis-matched at 49. Expected: 1 Actual: 100
0000LED output mis-matched at 50. Expected: 1 Actual: 100
0000LED output mis-matched at 51. Expected: 1 Actual: 100
0000LED output mis-matched at 52. Expected: 1 Actual: 100
0000LED output mis-matched at 53. Expected: 1 Actual: 100
0000LED output mis-matched at 54. Expected: 1 Actual: 100
0000LED output mis-matched at 55. Expected: 1 Actual: 100
0000LED output mis-matched at 56. Expected: 1 Actual: 100
0000LED output mis-matched at 57. Expected: 1 Actual: 100
0000LED output mis-matched at 58. Expected: 1 Actual: 100
0000LED output mis-matched at 59. Expected: 1 Actual: 100
0000LED output mis-matched at 60. Expected: 1 Actual: 100
0000LED output mis-matched at 61. Expected: 1 Actual: 100
0000LED output mis-matched at 62. Expected: 1 Actual: 100
0000LED output mis-matched at 63. Expected: 1 Actual: 100
0000LED output mis-matched at 64. Expected: 1 Actual: 100
0000LED output mis-matched at 65. Expected: 1 Actual: 100
0000LED output mis-matched at 66. Expected: 1 Actual: 100
0000LED output mis-matched at 67. Expected: 1 Actual: 100
0000LED output mis-matched at 68. Expected: 1 Actual: 100
0000LED output mis-matched at 69. Expected: 1 Actual: 100
0000LED output mis-matched at 70. Expected: 1 Actual: 100
0000LED output mis-matched at 71. Expected: 1 Actual: 100
0000LED output mis-matched at 72. Expected: 1 Actual: 100
0000LED output mis-matched at 73. Expected: 1 Actual: 100
0000LED output mis-matched at 74. Expected: 1 Actual: 100
0000LED output mis-matched at 75. Expected: 1 Actual: 100
0000LED output mis-matched at 76. Expected: 1 Actual: 100
0000LED output mis-matched at 77. Expected: 1 Actual: 100
0000LED output mis-matched at 78. Expected: 1 Actual: 100
0000LED output mis-matched at 79. Expected: 1 Actual: 100
0000LED output mis-matched at 80. Expected: 1 Actual: 100
0000LED output mis-matched at 81. Expected: 1 Actual: 100
0000LED output mis-matched at 82. Expected: 1 Actual: 100
0000LED output mis-matched at 83. Expected: 1 Actual: 100
0000LED output mis-matched at 84. Expected: 1 Actual: 100
0000LED output mis-matched at 85. Expected: 1 Actual: 100
0000LED output mis-matched at 86. Expected: 1 Actual: 100
0000LED output mis-matched at 87. Expected: 1 Actual: 100
0000LED output mis-matched at 88. Expected: 1 Actual: 100
0000LED output mis-matched at 89. Expected: 1 Actual: 100
0000LED output mis-matched at 90. Expected: 1 Actual: 100
0000LED output mis-matched at 91. Expected: 1 Actual: 100
0000LED output mis-matched at 92. Expected: 1 Actual: 100
0000LED output mis-matched at 93. Expected: 1 Actual: 100
0000LED output mis-matched at 94. Expected: 1 Actual: 100
0000LED output mis-matched at 95. Expected: 1 Actual: 100
0000LED output mis-matched at 96. Expected: 1 Actual: 100
0000LED output mis-matched at 97. Expected: 1 Actual: 100
0000LED output mis-matched at 98. Expected: 1 Actual: 100
0000LED output mis-matched at 99. Expected: 1 Actual: 100
0000LED output mis-matched at 100. Expected: 1 Actual: 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fun_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2111.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fun_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'fun_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fun_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sim_1/new/fun_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture opeinv of entity xil_defaultlib.opinv [opinv_default]
Compiling architecture openand of entity xil_defaultlib.opnand [opnand_default]
Compiling architecture behavioral of entity xil_defaultlib.fun [fun_default]
Compiling architecture behavior of entity xil_defaultlib.fun_tb
Built simulation snapshot fun_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2111.504 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fun_tb_behav -key {Behavioral:sim_1:Functional:fun_tb} -tclbatch {fun_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fun_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UUUULED output mis-matched at 1. Expected: U Actual: 0UU
XXXXLED output mis-matched at 2. Expected: X Actual: 0XX
XXXXLED output mis-matched at 3. Expected: X Actual: 0XX
XXXXLED output mis-matched at 4. Expected: X Actual: 0XX
XXXXLED output mis-matched at 5. Expected: X Actual: 0XX
XXXXLED output mis-matched at 6. Expected: X Actual: 0XX
XXXXLED output mis-matched at 7. Expected: X Actual: 0XX
XXXXLED output mis-matched at 8. Expected: X Actual: 0XX
XXXXLED output mis-matched at 9. Expected: X Actual: 0XX
XXXXLED output mis-matched at 10. Expected: X Actual: 0XX
XXXXLED output mis-matched at 11. Expected: X Actual: 0XX
XXXXLED output mis-matched at 12. Expected: X Actual: 0XX
XXXXLED output mis-matched at 13. Expected: X Actual: 0XX
XXXXLED output mis-matched at 14. Expected: X Actual: 0XX
XXXXLED output mis-matched at 15. Expected: X Actual: 0XX
XXXXLED output mis-matched at 16. Expected: X Actual: 0XX
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fun_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2111.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fun_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'fun_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fun_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sim_1/new/fun_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture opeinv of entity xil_defaultlib.opinv [opinv_default]
Compiling architecture openand of entity xil_defaultlib.opnand [opnand_default]
Compiling architecture behavioral of entity xil_defaultlib.fun [fun_default]
Compiling architecture behavior of entity xil_defaultlib.fun_tb
Built simulation snapshot fun_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2111.504 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fun_tb_behav -key {Behavioral:sim_1:Functional:fun_tb} -tclbatch {fun_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fun_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UUUULED output mis-matched at 1. Expected: U Actual: 0UU
XXXXLED output mis-matched at 2. Expected: X Actual: 0XX
XXXXLED output mis-matched at 3. Expected: X Actual: 0XX
XXXXLED output mis-matched at 4. Expected: X Actual: 0XX
XXXXLED output mis-matched at 5. Expected: X Actual: 0XX
XXXXLED output mis-matched at 6. Expected: X Actual: 0XX
XXXXLED output mis-matched at 7. Expected: X Actual: 0XX
XXXXLED output mis-matched at 8. Expected: X Actual: 0XX
XXXXLED output mis-matched at 9. Expected: X Actual: 0XX
XXXXLED output mis-matched at 10. Expected: X Actual: 0XX
XXXXLED output mis-matched at 11. Expected: X Actual: 0XX
XXXXLED output mis-matched at 12. Expected: X Actual: 0XX
XXXXLED output mis-matched at 13. Expected: X Actual: 0XX
XXXXLED output mis-matched at 14. Expected: X Actual: 0XX
XXXXLED output mis-matched at 15. Expected: X Actual: 0XX
XXXXLED output mis-matched at 16. Expected: X Actual: 0XX
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fun_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2111.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fun_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'fun_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fun_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sim_1/new/fun_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture opeinv of entity xil_defaultlib.opinv [opinv_default]
Compiling architecture openand of entity xil_defaultlib.opnand [opnand_default]
Compiling architecture behavioral of entity xil_defaultlib.fun [fun_default]
Compiling architecture behavior of entity xil_defaultlib.fun_tb
Built simulation snapshot fun_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2111.504 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fun_tb_behav -key {Behavioral:sim_1:Functional:fun_tb} -tclbatch {fun_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fun_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0000LED output mis-matched at 1. Expected: 1 Actual: 100
0001LED output mis-matched at 2. Expected: 0 Actual: 111
0010LED output mis-matched at 3. Expected: 1 Actual: 011
0011LED output mis-matched at 4. Expected: 0 Actual: 100
   LED output MATCHED at 5. Expected: 1 Actual: 111
0101LED output mis-matched at 6. Expected: 0 Actual: 011
0110LED output mis-matched at 7. Expected: 0 Actual: 011
0111LED output mis-matched at 8. Expected: 1 Actual: 000
1000LED output mis-matched at 9. Expected: 1 Actual: 000
1001LED output mis-matched at 10. Expected: 0 Actual: 011
1010LED output mis-matched at 11. Expected: 0 Actual: 011
   LED output MATCHED at 12. Expected: 0 Actual: 000
1100LED output mis-matched at 13. Expected: 1 Actual: 011
   LED output MATCHED at 14. Expected: 0 Actual: 000
1110LED output mis-matched at 15. Expected: 0 Actual: 111
1111LED output mis-matched at 16. Expected: 1 Actual: 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fun_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2111.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fun_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'fun_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fun_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sim_1/new/fun_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture opeinv of entity xil_defaultlib.opinv [opinv_default]
Compiling architecture openand of entity xil_defaultlib.opnand [opnand_default]
Compiling architecture behavioral of entity xil_defaultlib.fun [fun_default]
Compiling architecture behavior of entity xil_defaultlib.fun_tb
Built simulation snapshot fun_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2111.504 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fun_tb_behav -key {Behavioral:sim_1:Functional:fun_tb} -tclbatch {fun_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fun_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0000LED output mis-matched at 1. Expected: 1 Actual: 100
   LED output MATCHED at 2. Expected: 1 Actual: 111
0010LED output mis-matched at 3. Expected: 1 Actual: 011
0011LED output mis-matched at 4. Expected: 1 Actual: 100
   LED output MATCHED at 5. Expected: 1 Actual: 111
0101LED output mis-matched at 6. Expected: 0 Actual: 011
0110LED output mis-matched at 7. Expected: 0 Actual: 011
   LED output MATCHED at 8. Expected: 0 Actual: 000
   LED output MATCHED at 9. Expected: 0 Actual: 000
1001LED output mis-matched at 10. Expected: 0 Actual: 011
1010LED output mis-matched at 11. Expected: 0 Actual: 011
   LED output MATCHED at 12. Expected: 0 Actual: 000
1100LED output mis-matched at 13. Expected: 0 Actual: 011
   LED output MATCHED at 14. Expected: 0 Actual: 000
   LED output MATCHED at 15. Expected: 1 Actual: 111
1111LED output mis-matched at 16. Expected: 1 Actual: 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fun_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2111.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fun_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'fun_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fun_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture opeinv of entity xil_defaultlib.opinv [opinv_default]
Compiling architecture openand of entity xil_defaultlib.opnand [opnand_default]
Compiling architecture behavioral of entity xil_defaultlib.fun [fun_default]
Compiling architecture behavior of entity xil_defaultlib.fun_tb
Built simulation snapshot fun_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2111.504 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fun_tb_behav -key {Behavioral:sim_1:Functional:fun_tb} -tclbatch {fun_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fun_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0000LED output mis-matched at 1. Expected: 1 Actual: 100
0001LED output mis-matched at 2. Expected: 1 Actual: 100
0010LED output mis-matched at 3. Expected: 1 Actual: 011
   LED output MATCHED at 4. Expected: 1 Actual: 111
0100LED output mis-matched at 5. Expected: 1 Actual: 110
0101LED output mis-matched at 6. Expected: 0 Actual: 010
0110LED output mis-matched at 7. Expected: 0 Actual: 011
0111LED output mis-matched at 8. Expected: 0 Actual: 011
1000LED output mis-matched at 9. Expected: 0 Actual: 011
1001LED output mis-matched at 10. Expected: 0 Actual: 011
1010LED output mis-matched at 11. Expected: 0 Actual: 011
   LED output MATCHED at 12. Expected: 0 Actual: 000
   LED output MATCHED at 13. Expected: 0 Actual: 000
   LED output MATCHED at 14. Expected: 0 Actual: 000
1110LED output mis-matched at 15. Expected: 1 Actual: 100
1111LED output mis-matched at 16. Expected: 1 Actual: 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fun_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2111.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fun_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'fun_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fun_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture opeinv of entity xil_defaultlib.opinv [opinv_default]
Compiling architecture openand of entity xil_defaultlib.opnand [opnand_default]
Compiling architecture behavioral of entity xil_defaultlib.fun [fun_default]
Compiling architecture behavior of entity xil_defaultlib.fun_tb
Built simulation snapshot fun_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2111.504 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fun_tb_behav -key {Behavioral:sim_1:Functional:fun_tb} -tclbatch {fun_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fun_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0000LED output mis-matched at 1. Expected: 1 Actual: 100
0001LED output mis-matched at 2. Expected: 1 Actual: 100
0010LED output mis-matched at 3. Expected: 1 Actual: 011
   LED output MATCHED at 4. Expected: 1 Actual: 111
   LED output MATCHED at 5. Expected: 1 Actual: 111
0101LED output mis-matched at 6. Expected: 0 Actual: 011
0110LED output mis-matched at 7. Expected: 0 Actual: 011
0111LED output mis-matched at 8. Expected: 0 Actual: 011
1000LED output mis-matched at 9. Expected: 0 Actual: 011
1001LED output mis-matched at 10. Expected: 0 Actual: 011
1010LED output mis-matched at 11. Expected: 0 Actual: 011
   LED output MATCHED at 12. Expected: 0 Actual: 000
   LED output MATCHED at 13. Expected: 0 Actual: 000
   LED output MATCHED at 14. Expected: 0 Actual: 000
1110LED output mis-matched at 15. Expected: 1 Actual: 100
1111LED output mis-matched at 16. Expected: 1 Actual: 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fun_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2111.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fun_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'fun_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fun_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sim_1/new/fun_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture opeinv of entity xil_defaultlib.opinv [opinv_default]
Compiling architecture openand of entity xil_defaultlib.opnand [opnand_default]
Compiling architecture behavioral of entity xil_defaultlib.fun [fun_default]
Compiling architecture behavior of entity xil_defaultlib.fun_tb
Built simulation snapshot fun_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2111.504 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fun_tb_behav -key {Behavioral:sim_1:Functional:fun_tb} -tclbatch {fun_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fun_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
LED output mis-matched at 1. Expected: 1 Actual: 100
LED output mis-matched at 2. Expected: 1 Actual: 100
LED output mis-matched at 3. Expected: 1 Actual: 011
   LED output MATCHED at 4. Expected: 1 Actual: 111
   LED output MATCHED at 5. Expected: 1 Actual: 111
LED output mis-matched at 6. Expected: 0 Actual: 011
LED output mis-matched at 7. Expected: 0 Actual: 011
LED output mis-matched at 8. Expected: 0 Actual: 011
LED output mis-matched at 9. Expected: 0 Actual: 011
LED output mis-matched at 10. Expected: 0 Actual: 011
LED output mis-matched at 11. Expected: 0 Actual: 011
   LED output MATCHED at 12. Expected: 0 Actual: 000
   LED output MATCHED at 13. Expected: 0 Actual: 000
   LED output MATCHED at 14. Expected: 0 Actual: 000
LED output mis-matched at 15. Expected: 1 Actual: 100
LED output mis-matched at 16. Expected: 1 Actual: 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fun_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2111.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fun_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'fun_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fun_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture opeinv of entity xil_defaultlib.opinv [opinv_default]
Compiling architecture openand of entity xil_defaultlib.opnand [opnand_default]
Compiling architecture behavioral of entity xil_defaultlib.fun [fun_default]
Compiling architecture behavior of entity xil_defaultlib.fun_tb
Built simulation snapshot fun_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2112.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fun_tb_behav -key {Behavioral:sim_1:Functional:fun_tb} -tclbatch {fun_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fun_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
LED output mis-matched at 1. Expected: 1 Actual: 100
LED output mis-matched at 2. Expected: 1 Actual: 100
   LED output MATCHED at 3. Expected: 1 Actual: 111
   LED output MATCHED at 4. Expected: 1 Actual: 111
   LED output MATCHED at 5. Expected: 1 Actual: 111
LED output mis-matched at 6. Expected: 0 Actual: 011
LED output mis-matched at 7. Expected: 0 Actual: 011
LED output mis-matched at 8. Expected: 0 Actual: 011
LED output mis-matched at 9. Expected: 0 Actual: 011
LED output mis-matched at 10. Expected: 0 Actual: 011
LED output mis-matched at 11. Expected: 0 Actual: 011
   LED output MATCHED at 12. Expected: 0 Actual: 000
   LED output MATCHED at 13. Expected: 0 Actual: 000
   LED output MATCHED at 14. Expected: 0 Actual: 000
LED output mis-matched at 15. Expected: 1 Actual: 100
LED output mis-matched at 16. Expected: 1 Actual: 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fun_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2112.660 ; gain = 0.430
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fun_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'fun_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fun_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture opeinv of entity xil_defaultlib.opinv [opinv_default]
Compiling architecture openand of entity xil_defaultlib.opnand [opnand_default]
Compiling architecture behavioral of entity xil_defaultlib.fun [fun_default]
Compiling architecture behavior of entity xil_defaultlib.fun_tb
Built simulation snapshot fun_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2112.660 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fun_tb_behav -key {Behavioral:sim_1:Functional:fun_tb} -tclbatch {fun_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fun_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
LED output mis-matched at 1. Expected: 1 Actual: 100
LED output mis-matched at 2. Expected: 1 Actual: 100
   LED output MATCHED at 3. Expected: 1 Actual: 111
   LED output MATCHED at 4. Expected: 1 Actual: 111
   LED output MATCHED at 5. Expected: 1 Actual: 111
LED output mis-matched at 6. Expected: 0 Actual: 011
LED output mis-matched at 7. Expected: 0 Actual: 011
LED output mis-matched at 8. Expected: 0 Actual: 011
LED output mis-matched at 9. Expected: 0 Actual: 011
LED output mis-matched at 10. Expected: 0 Actual: 011
LED output mis-matched at 11. Expected: 0 Actual: 011
   LED output MATCHED at 12. Expected: 0 Actual: 000
   LED output MATCHED at 13. Expected: 0 Actual: 000
   LED output MATCHED at 14. Expected: 0 Actual: 000
LED output mis-matched at 15. Expected: 1 Actual: 100
LED output mis-matched at 16. Expected: 1 Actual: 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fun_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2115.602 ; gain = 2.941
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fun_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'fun_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fun_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sim_1/new/fun_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture opeinv of entity xil_defaultlib.opinv [opinv_default]
Compiling architecture openand of entity xil_defaultlib.opnand [opnand_default]
Compiling architecture behavioral of entity xil_defaultlib.fun [fun_default]
Compiling architecture behavior of entity xil_defaultlib.fun_tb
Built simulation snapshot fun_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2115.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fun_tb_behav -key {Behavioral:sim_1:Functional:fun_tb} -tclbatch {fun_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fun_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0000LED output mis-matched at 1. Expected: 1 Actual: 100
0001LED output mis-matched at 2. Expected: 1 Actual: 100
0010   LED output MATCHED at 3. Expected: 1 Actual: 111
0011   LED output MATCHED at 4. Expected: 1 Actual: 111
0100   LED output MATCHED at 5. Expected: 1 Actual: 111
0101LED output mis-matched at 6. Expected: 0 Actual: 011
0110LED output mis-matched at 7. Expected: 0 Actual: 011
0111LED output mis-matched at 8. Expected: 0 Actual: 011
1000LED output mis-matched at 9. Expected: 0 Actual: 011
1001LED output mis-matched at 10. Expected: 0 Actual: 011
1010LED output mis-matched at 11. Expected: 0 Actual: 011
1011   LED output MATCHED at 12. Expected: 0 Actual: 000
1100   LED output MATCHED at 13. Expected: 0 Actual: 000
1101   LED output MATCHED at 14. Expected: 0 Actual: 000
1110LED output mis-matched at 15. Expected: 1 Actual: 100
1111LED output mis-matched at 16. Expected: 1 Actual: 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fun_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2115.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fun_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'fun_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fun_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sim_1/new/fun_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture opeinv of entity xil_defaultlib.opinv [opinv_default]
Compiling architecture openand of entity xil_defaultlib.opnand [opnand_default]
Compiling architecture behavioral of entity xil_defaultlib.fun [fun_default]
Compiling architecture behavior of entity xil_defaultlib.fun_tb
Built simulation snapshot fun_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2115.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fun_tb_behav -key {Behavioral:sim_1:Functional:fun_tb} -tclbatch {fun_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fun_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0000LED output mis-matched at 1. Expected: 1 Actual: 100
0001LED output mis-matched at 2. Expected: 1 Actual: 100
0010   LED output MATCHED at 3. Expected: 1 Actual: 111
0011   LED output MATCHED at 4. Expected: 1 Actual: 111
0100   LED output MATCHED at 5. Expected: 1 Actual: 111
0101LED output mis-matched at 6. Expected: 0 Actual: 011
0110LED output mis-matched at 7. Expected: 0 Actual: 011
0111LED output mis-matched at 8. Expected: 0 Actual: 011
1000LED output mis-matched at 9. Expected: 0 Actual: 011
1001LED output mis-matched at 10. Expected: 0 Actual: 011
1010LED output mis-matched at 11. Expected: 0 Actual: 011
1011   LED output MATCHED at 12. Expected: 0 Actual: 000
1100   LED output MATCHED at 13. Expected: 0 Actual: 000
1101   LED output MATCHED at 14. Expected: 0 Actual: 000
1110LED output mis-matched at 15. Expected: 1 Actual: 100
1111LED output mis-matched at 16. Expected: 1 Actual: 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fun_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2115.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fun_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'fun_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fun_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sim_1/new/fun_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture opeinv of entity xil_defaultlib.opinv [opinv_default]
Compiling architecture openand of entity xil_defaultlib.opnand [opnand_default]
Compiling architecture behavioral of entity xil_defaultlib.fun [fun_default]
Compiling architecture behavior of entity xil_defaultlib.fun_tb
Built simulation snapshot fun_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2115.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fun_tb_behav -key {Behavioral:sim_1:Functional:fun_tb} -tclbatch {fun_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fun_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0000LED output mis-matched at 1. Expected: 1 Actual: 100
0001LED output mis-matched at 2. Expected: 1 Actual: 101
0010   LED output MATCHED at 3. Expected: 1 Actual: 111
0011LED output mis-matched at 4. Expected: 1 Actual: 110
0100   LED output MATCHED at 5. Expected: 1 Actual: 111
0101LED output mis-matched at 6. Expected: 0 Actual: 011
0110LED output mis-matched at 7. Expected: 0 Actual: 011
0111LED output mis-matched at 8. Expected: 0 Actual: 010
1000LED output mis-matched at 9. Expected: 0 Actual: 010
1001LED output mis-matched at 10. Expected: 0 Actual: 011
1010LED output mis-matched at 11. Expected: 0 Actual: 011
1011   LED output MATCHED at 12. Expected: 0 Actual: 000
1100LED output mis-matched at 13. Expected: 0 Actual: 001
1101   LED output MATCHED at 14. Expected: 0 Actual: 000
1110LED output mis-matched at 15. Expected: 1 Actual: 101
1111LED output mis-matched at 16. Expected: 1 Actual: 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fun_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2115.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fun_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'fun_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fun_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture opeinv of entity xil_defaultlib.opinv [opinv_default]
Compiling architecture openand of entity xil_defaultlib.opnand [opnand_default]
Compiling architecture behavioral of entity xil_defaultlib.fun [fun_default]
Compiling architecture behavior of entity xil_defaultlib.fun_tb
Built simulation snapshot fun_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2115.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fun_tb_behav -key {Behavioral:sim_1:Functional:fun_tb} -tclbatch {fun_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fun_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0000LED output mis-matched at 1. Expected: 1 Actual: 100
0001LED output mis-matched at 2. Expected: 1 Actual: 100
0010   LED output MATCHED at 3. Expected: 1 Actual: 111
0011   LED output MATCHED at 4. Expected: 1 Actual: 111
0100   LED output MATCHED at 5. Expected: 1 Actual: 111
0101LED output mis-matched at 6. Expected: 0 Actual: 011
0110LED output mis-matched at 7. Expected: 0 Actual: 011
0111LED output mis-matched at 8. Expected: 0 Actual: 011
1000LED output mis-matched at 9. Expected: 0 Actual: 011
1001LED output mis-matched at 10. Expected: 0 Actual: 011
1010LED output mis-matched at 11. Expected: 0 Actual: 011
1011   LED output MATCHED at 12. Expected: 0 Actual: 000
1100   LED output MATCHED at 13. Expected: 0 Actual: 000
1101   LED output MATCHED at 14. Expected: 0 Actual: 000
1110LED output mis-matched at 15. Expected: 1 Actual: 100
1111LED output mis-matched at 16. Expected: 1 Actual: 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fun_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2115.867 ; gain = 0.266
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fun_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'fun_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fun_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.srcs/sources_1/new/fun.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fun_tb_behav xil_defaultlib.fun_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture opeinv of entity xil_defaultlib.opinv [opinv_default]
Compiling architecture openand of entity xil_defaultlib.opnand [opnand_default]
Compiling architecture behavioral of entity xil_defaultlib.fun [fun_default]
Compiling architecture behavior of entity xil_defaultlib.fun_tb
Built simulation snapshot fun_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2115.867 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Trabajos/Github/Digitales1/Practica 2/Part2/Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fun_tb_behav -key {Behavioral:sim_1:Functional:fun_tb} -tclbatch {fun_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fun_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0000LED output mis-matched at 1. Expected: 1 Actual: 100
0001LED output mis-matched at 2. Expected: 1 Actual: 100
0010   LED output MATCHED at 3. Expected: 1 Actual: 111
0011   LED output MATCHED at 4. Expected: 1 Actual: 111
0100   LED output MATCHED at 5. Expected: 1 Actual: 111
0101LED output mis-matched at 6. Expected: 0 Actual: 011
0110LED output mis-matched at 7. Expected: 0 Actual: 011
0111LED output mis-matched at 8. Expected: 0 Actual: 011
1000LED output mis-matched at 9. Expected: 0 Actual: 011
1001LED output mis-matched at 10. Expected: 0 Actual: 011
1010LED output mis-matched at 11. Expected: 0 Actual: 011
1011   LED output MATCHED at 12. Expected: 0 Actual: 000
1100   LED output MATCHED at 13. Expected: 0 Actual: 000
1101   LED output MATCHED at 14. Expected: 0 Actual: 000
1110LED output mis-matched at 15. Expected: 1 Actual: 100
1111LED output mis-matched at 16. Expected: 1 Actual: 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fun_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2116.707 ; gain = 0.840
