ARM GAS  /tmp/cczsKqnj.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	HAL_MspInit:
  24              	.LFB64:
  25              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /**
   2:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   3:Core/Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   4:Core/Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   5:Core/Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   6:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   7:Core/Src/stm32f1xx_hal_msp.c ****   * This notice applies to any and all portions of this file
   8:Core/Src/stm32f1xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Core/Src/stm32f1xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  10:Core/Src/stm32f1xx_hal_msp.c ****   * inserted by the user or by software development tools
  11:Core/Src/stm32f1xx_hal_msp.c ****   * are owned by their respective copyright owners.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2018 STMicroelectronics International N.V. 
  14:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  15:Core/Src/stm32f1xx_hal_msp.c ****   *
  16:Core/Src/stm32f1xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without 
  17:Core/Src/stm32f1xx_hal_msp.c ****   * modification, are permitted, provided that the following conditions are met:
  18:Core/Src/stm32f1xx_hal_msp.c ****   *
  19:Core/Src/stm32f1xx_hal_msp.c ****   * 1. Redistribution of source code must retain the above copyright notice, 
  20:Core/Src/stm32f1xx_hal_msp.c ****   *    this list of conditions and the following disclaimer.
  21:Core/Src/stm32f1xx_hal_msp.c ****   * 2. Redistributions in binary form must reproduce the above copyright notice,
  22:Core/Src/stm32f1xx_hal_msp.c ****   *    this list of conditions and the following disclaimer in the documentation
  23:Core/Src/stm32f1xx_hal_msp.c ****   *    and/or other materials provided with the distribution.
  24:Core/Src/stm32f1xx_hal_msp.c ****   * 3. Neither the name of STMicroelectronics nor the names of other 
  25:Core/Src/stm32f1xx_hal_msp.c ****   *    contributors to this software may be used to endorse or promote products 
  26:Core/Src/stm32f1xx_hal_msp.c ****   *    derived from this software without specific written permission.
  27:Core/Src/stm32f1xx_hal_msp.c ****   * 4. This software, including modifications and/or derivative works of this 
  28:Core/Src/stm32f1xx_hal_msp.c ****   *    software, must execute solely and exclusively on microcontroller or
  29:Core/Src/stm32f1xx_hal_msp.c ****   *    microprocessor devices manufactured by or for STMicroelectronics.
  30:Core/Src/stm32f1xx_hal_msp.c ****   * 5. Redistribution and use of this software other than as permitted under 
  31:Core/Src/stm32f1xx_hal_msp.c ****   *    this license is void and will automatically terminate your rights under 
  32:Core/Src/stm32f1xx_hal_msp.c ****   *    this license. 
  33:Core/Src/stm32f1xx_hal_msp.c ****   *
ARM GAS  /tmp/cczsKqnj.s 			page 2


  34:Core/Src/stm32f1xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS" 
  35:Core/Src/stm32f1xx_hal_msp.c ****   * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT 
  36:Core/Src/stm32f1xx_hal_msp.c ****   * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A 
  37:Core/Src/stm32f1xx_hal_msp.c ****   * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY
  38:Core/Src/stm32f1xx_hal_msp.c ****   * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT 
  39:Core/Src/stm32f1xx_hal_msp.c ****   * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  40:Core/Src/stm32f1xx_hal_msp.c ****   * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  41:Core/Src/stm32f1xx_hal_msp.c ****   * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, 
  42:Core/Src/stm32f1xx_hal_msp.c ****   * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF 
  43:Core/Src/stm32f1xx_hal_msp.c ****   * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING 
  44:Core/Src/stm32f1xx_hal_msp.c ****   * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  45:Core/Src/stm32f1xx_hal_msp.c ****   * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  46:Core/Src/stm32f1xx_hal_msp.c ****   *
  47:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  48:Core/Src/stm32f1xx_hal_msp.c ****   */
  49:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  50:Core/Src/stm32f1xx_hal_msp.c **** #include "stm32f1xx_hal.h"
  51:Core/Src/stm32f1xx_hal_msp.c **** extern void _Error_Handler(char *, int);
  52:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  53:Core/Src/stm32f1xx_hal_msp.c **** 
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  55:Core/Src/stm32f1xx_hal_msp.c **** /**
  56:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  57:Core/Src/stm32f1xx_hal_msp.c ****   */
  58:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  59:Core/Src/stm32f1xx_hal_msp.c **** {
  26              		.loc 1 59 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 00B5     		push	{lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 14, -4
  34 0002 83B0     		sub	sp, sp, #12
  35              	.LCFI1:
  36              		.cfi_def_cfa_offset 16
  37              	.LBB2:
  60:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** 
  62:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  63:Core/Src/stm32f1xx_hal_msp.c **** 
  64:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  38              		.loc 1 64 0
  39 0004 244B     		ldr	r3, .L3
  40 0006 9A69     		ldr	r2, [r3, #24]
  41 0008 42F00102 		orr	r2, r2, #1
  42 000c 9A61     		str	r2, [r3, #24]
  43 000e 9A69     		ldr	r2, [r3, #24]
  44 0010 02F00102 		and	r2, r2, #1
  45 0014 0092     		str	r2, [sp]
  46 0016 009A     		ldr	r2, [sp]
  47              	.LBE2:
  48              	.LBB3:
  65:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  49              		.loc 1 65 0
  50 0018 DA69     		ldr	r2, [r3, #28]
ARM GAS  /tmp/cczsKqnj.s 			page 3


  51 001a 42F08052 		orr	r2, r2, #268435456
  52 001e DA61     		str	r2, [r3, #28]
  53 0020 DB69     		ldr	r3, [r3, #28]
  54 0022 03F08053 		and	r3, r3, #268435456
  55 0026 0193     		str	r3, [sp, #4]
  56 0028 019B     		ldr	r3, [sp, #4]
  57              	.LBE3:
  66:Core/Src/stm32f1xx_hal_msp.c **** 
  67:Core/Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  58              		.loc 1 67 0
  59 002a 0320     		movs	r0, #3
  60 002c FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  61              	.LVL0:
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  70:Core/Src/stm32f1xx_hal_msp.c ****   /* MemoryManagement_IRQn interrupt configuration */
  71:Core/Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
  62              		.loc 1 71 0
  63 0030 0022     		movs	r2, #0
  64 0032 1146     		mov	r1, r2
  65 0034 6FF00B00 		mvn	r0, #11
  66 0038 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  67              	.LVL1:
  72:Core/Src/stm32f1xx_hal_msp.c ****   /* BusFault_IRQn interrupt configuration */
  73:Core/Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
  68              		.loc 1 73 0
  69 003c 0022     		movs	r2, #0
  70 003e 1146     		mov	r1, r2
  71 0040 6FF00A00 		mvn	r0, #10
  72 0044 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  73              	.LVL2:
  74:Core/Src/stm32f1xx_hal_msp.c ****   /* UsageFault_IRQn interrupt configuration */
  75:Core/Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
  74              		.loc 1 75 0
  75 0048 0022     		movs	r2, #0
  76 004a 1146     		mov	r1, r2
  77 004c 6FF00900 		mvn	r0, #9
  78 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  79              	.LVL3:
  76:Core/Src/stm32f1xx_hal_msp.c ****   /* SVCall_IRQn interrupt configuration */
  77:Core/Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
  80              		.loc 1 77 0
  81 0054 0022     		movs	r2, #0
  82 0056 1146     		mov	r1, r2
  83 0058 6FF00400 		mvn	r0, #4
  84 005c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  85              	.LVL4:
  78:Core/Src/stm32f1xx_hal_msp.c ****   /* DebugMonitor_IRQn interrupt configuration */
  79:Core/Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  86              		.loc 1 79 0
  87 0060 0022     		movs	r2, #0
  88 0062 1146     		mov	r1, r2
  89 0064 6FF00300 		mvn	r0, #3
  90 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  91              	.LVL5:
  80:Core/Src/stm32f1xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  81:Core/Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
ARM GAS  /tmp/cczsKqnj.s 			page 4


  92              		.loc 1 81 0
  93 006c 0022     		movs	r2, #0
  94 006e 0F21     		movs	r1, #15
  95 0070 6FF00100 		mvn	r0, #1
  96 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  97              	.LVL6:
  82:Core/Src/stm32f1xx_hal_msp.c ****   /* SysTick_IRQn interrupt configuration */
  83:Core/Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
  98              		.loc 1 83 0
  99 0078 0022     		movs	r2, #0
 100 007a 0F21     		movs	r1, #15
 101 007c 4FF0FF30 		mov	r0, #-1
 102 0080 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 103              	.LVL7:
 104              	.LBB4:
  84:Core/Src/stm32f1xx_hal_msp.c **** 
  85:Core/Src/stm32f1xx_hal_msp.c ****     /**DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  86:Core/Src/stm32f1xx_hal_msp.c ****     */
  87:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_DISABLE();
 105              		.loc 1 87 0
 106 0084 054A     		ldr	r2, .L3+4
 107 0086 5368     		ldr	r3, [r2, #4]
 108              	.LVL8:
 109 0088 23F0E063 		bic	r3, r3, #117440512
 110              	.LVL9:
 111 008c 43F08063 		orr	r3, r3, #67108864
 112              	.LVL10:
 113 0090 5360     		str	r3, [r2, #4]
 114              	.LBE4:
  88:Core/Src/stm32f1xx_hal_msp.c **** 
  89:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  90:Core/Src/stm32f1xx_hal_msp.c **** 
  91:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  92:Core/Src/stm32f1xx_hal_msp.c **** }
 115              		.loc 1 92 0
 116 0092 03B0     		add	sp, sp, #12
 117              	.LCFI2:
 118              		.cfi_def_cfa_offset 4
 119              		@ sp needed
 120 0094 5DF804FB 		ldr	pc, [sp], #4
 121              	.L4:
 122              		.align	2
 123              	.L3:
 124 0098 00100240 		.word	1073876992
 125 009c 00000140 		.word	1073807360
 126              		.cfi_endproc
 127              	.LFE64:
 129              		.text
 130              	.Letext0:
 131              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 132              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 133              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 134              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 135              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 136              		.file 7 "/usr/include/newlib/sys/lock.h"
 137              		.file 8 "/usr/include/newlib/sys/_types.h"
 138              		.file 9 "/usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h"
ARM GAS  /tmp/cczsKqnj.s 			page 5


 139              		.file 10 "/usr/include/newlib/sys/reent.h"
 140              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/cczsKqnj.s 			page 6


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/cczsKqnj.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cczsKqnj.s:23     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cczsKqnj.s:124    .text.HAL_MspInit:0000000000000098 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_NVIC_SetPriority
