Running: C:\Xilinx\12.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o F:/CECS 440/Lab 3 - Single Cycle MIPS Processor/Single_Cell_MIPS_Processor/SingleCycle_tb_isim_beh.exe -prj F:/CECS 440/Lab 3 - Single Cycle MIPS Processor/Single_Cell_MIPS_Processor/SingleCycle_tb_beh.prj work.SingleCycle_tb work.glbl 
ISim M.63c (signature 0x7dea747)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file \"F:/CECS 440/Lab 3 - Single Cycle MIPS Processor/Single_Cell_MIPS_Processor/register_file.v\" into library work
Analyzing Verilog file \"F:/CECS 440/Lab 3 - Single Cycle MIPS Processor/Single_Cell_MIPS_Processor/Controller.v\" into library work
Analyzing Verilog file \"F:/CECS 440/Lab 3 - Single Cycle MIPS Processor/Single_Cell_MIPS_Processor/ALU.v\" into library work
Analyzing Verilog file \"F:/CECS 440/Lab 3 - Single Cycle MIPS Processor/Single_Cell_MIPS_Processor/SingleCycle.v\" into library work
Analyzing Verilog file \"F:/CECS 440/Lab 3 - Single Cycle MIPS Processor/Single_Cell_MIPS_Processor/SingleCycle_tb.v\" into library work
Analyzing Verilog file \"C:/Xilinx/12.2/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Compiling module Controller
Compiling module register_file
Compiling module ALU
Compiling module SingleCycle
Compiling module SingleCycle_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable F:/CECS 440/Lab 3 - Single Cycle MIPS Processor/Single_Cell_MIPS_Processor/SingleCycle_tb_isim_beh.exe
Fuse Memory Usage: 16840 KB
Fuse CPU Usage: 342 ms
