// Seed: 1971201871
module module_0 (
    id_1
);
  output wire id_1;
  id_2 :
  assert property (@(posedge id_2) id_2) if (id_2);
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    input  wand  id_2
);
  assign id_1 = 1'b0 == id_0;
  assign id_1 = 1 ** id_2;
  assign #1 id_1 = id_0;
  tri0 id_4, id_5 = 1'b0;
  tri  id_6, id_7 = 1;
  assign id_7 = id_2;
  always id_1 = 1 ^ id_6 - 1 < 1;
  module_0 modCall_1 (id_4);
  wire id_8;
  wire id_9;
endmodule
