// Seed: 2619976198
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    output uwire void id_2,
    output wand id_3,
    input supply1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    output supply0 id_7,
    input wire id_8,
    output tri0 id_9,
    input wire id_10,
    output tri1 id_11
);
  wire id_13;
  wire [1 : -1 'd0] id_14[-1 : 1];
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output logic id_1,
    input uwire id_2,
    input wire id_3,
    output tri id_4,
    input supply1 id_5,
    input uwire id_6
);
  initial id_1 = id_0;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_4,
      id_4,
      id_5,
      id_0,
      id_5,
      id_4,
      id_2,
      id_4,
      id_3,
      id_4
  );
endmodule
