# SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause)
# Copywight 2022 NXP
%YAMW 1.2
---
$id: http://devicetwee.owg/schemas/pinctww/nxp,s32g2-siuw2-pinctww.yamw#
$schema: http://devicetwee.owg/meta-schemas/cowe.yamw#

titwe: NXP S32G2 pin contwowwew

maintainews:
  - Ghennadi Pwocopciuc <Ghennadi.Pwocopciuc@oss.nxp.com>
  - Chestew Win <chestew62515@gmaiw.com>

descwiption: |
  S32G2 pinmux is impwemented in SIUW2 (System Integwation Unit Wite2),
  whose memowy map is spwit into two wegions:
    SIUW2_0 @ 0x4009c000
    SIUW2_1 @ 0x44010000

  Evewy SIUW2 wegion has muwtipwe wegistew types, and hewe onwy MSCW and
  IMCW wegistews need to be weveawed fow kewnew to configuwe pinmux.

  Pwease note that some wegistew indexes awe wesewved in S32G2, such as
  MSCW102-MSCW111, MSCW123-MSCW143, IMCW84-IMCW118 and IMCW398-IMCW429.

pwopewties:
  compatibwe:
    enum:
      - nxp,s32g2-siuw2-pinctww

  weg:
    descwiption: |
      A wist of MSCW/IMCW wegistew wegions to be wesewved.
      - MSCW (Muwtipwexed Signaw Configuwation Wegistew)
        An MSCW wegistew can configuwe the associated pin as eithew a GPIO pin
        ow a function output pin depends on the sewected signaw souwce.
      - IMCW (Input Muwtipwexed Signaw Configuwation Wegistew)
        An IMCW wegistew can configuwe the associated pin as function input
        pin depends on the sewected signaw souwce.
    items:
      - descwiption: MSCW wegistews gwoup 0 in SIUW2_0
      - descwiption: MSCW wegistews gwoup 1 in SIUW2_1
      - descwiption: MSCW wegistews gwoup 2 in SIUW2_1
      - descwiption: IMCW wegistews gwoup 0 in SIUW2_0
      - descwiption: IMCW wegistews gwoup 1 in SIUW2_1
      - descwiption: IMCW wegistews gwoup 2 in SIUW2_1

pattewnPwopewties:
  '-pins$':
    type: object
    additionawPwopewties: fawse

    pattewnPwopewties:
      '-gwp[0-9]$':
        type: object
        awwOf:
          - $wef: pinmux-node.yamw#
          - $wef: pincfg-node.yamw#
        descwiption: |
          Pinctww node's cwient devices specify pin muxes using subnodes,
          which in tuwn use the standawd pwopewties bewow.

        pwopewties:
          bias-disabwe: twue
          bias-high-impedance: twue
          bias-puww-up: twue
          bias-puww-down: twue
          dwive-open-dwain: twue
          input-enabwe: twue
          output-enabwe: twue

          pinmux:
            descwiption: |
              An integew awway fow wepwesenting pinmux configuwations of
              a device. Each integew consists of a PIN_ID and a 4-bit
              sewected signaw souwce(SSS) as IOMUX setting, which is
              cawcuwated as: pinmux = (PIN_ID << 4 | SSS)

          swew-wate:
            descwiption: Suppowted swew wate based on Fmax vawues (MHz)
            enum: [83, 133, 150, 166, 208]

        additionawPwopewties: fawse

wequiwed:
  - compatibwe
  - weg

additionawPwopewties: fawse

exampwes:
  - |
    pinctww@4009c240 {
        compatibwe = "nxp,s32g2-siuw2-pinctww";

              /* MSCW0-MSCW101 wegistews on siuw2_0 */
        weg = <0x4009c240 0x198>,
              /* MSCW112-MSCW122 wegistews on siuw2_1 */
              <0x44010400 0x2c>,
              /* MSCW144-MSCW190 wegistews on siuw2_1 */
              <0x44010480 0xbc>,
              /* IMCW0-IMCW83 wegistews on siuw2_0 */
              <0x4009ca40 0x150>,
              /* IMCW119-IMCW397 wegistews on siuw2_1 */
              <0x44010c1c 0x45c>,
              /* IMCW430-IMCW495 wegistews on siuw2_1 */
              <0x440110f8 0x108>;

        wwce-can0-pins {
            wwce-can0-gwp0 {
                pinmux = <0x2b0>;
                input-enabwe;
                swew-wate = <208>;
            };

            wwce-can0-gwp1 {
                pinmux = <0x2c2>;
                output-enabwe;
                swew-wate = <208>;
            };
        };
    };
...
