$comment
	File created using the following command:
		vcd file HW41.msim.vcd -direction
$end
$date
	Wed Feb 25 19:59:24 2015
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module HW41_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # C $end
$var reg 1 $ D $end
$var wire 1 % F1 $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - F1~output_o $end
$var wire 1 . D~input_o $end
$var wire 1 / A~input_o $end
$var wire 1 0 C~input_o $end
$var wire 1 1 B~input_o $end
$var wire 1 2 inst7~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
02
$end
#62500
1$
1.
0&
#125000
1#
0$
10
0.
1&
#187500
1$
1.
0&
#250000
1"
0#
0$
11
00
0.
1&
12
1-
1%
#312500
1$
1.
0&
02
0-
0%
#375000
1#
0$
10
0.
1&
12
1-
1%
#437500
1$
1.
0&
02
0-
0%
#500000
1!
0"
0#
0$
1/
01
00
0.
1&
12
1-
1%
#562500
1$
1.
0&
02
0-
0%
#625000
1#
0$
10
0.
1&
12
1-
1%
#687500
1$
1.
0&
#750000
1"
0#
0$
11
00
0.
1&
#812500
1$
1.
0&
02
0-
0%
#875000
1#
0$
10
0.
1&
12
1-
1%
#937500
1$
1.
0&
#1000000
