{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557942505401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557942505401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 13:48:25 2019 " "Processing started: Wed May 15 13:48:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557942505401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557942505401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Single_Cycle_CPU -c Single_Cycle_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Single_Cycle_CPU -c Single_Cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557942505401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1557942506057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg8decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg8decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg8Decoder-Arena_Arch_Seg8Decoder " "Found design unit 1: Arena_Seg8Decoder-Arena_Arch_Seg8Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg8Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg8Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506698 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg8Decoder " "Found entity 1: Arena_Seg8Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg8Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg8Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942506698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg7decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg7decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg7Decoder-Arena_Arch_Seg7Decoder " "Found design unit 1: Arena_Seg7Decoder-Arena_Arch_Seg7Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg7Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg7Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506698 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg7Decoder " "Found entity 1: Arena_Seg7Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg7Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg7Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942506698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg6decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg6decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg6Decoder-Arena_Arch_Seg6Decoder " "Found design unit 1: Arena_Seg6Decoder-Arena_Arch_Seg6Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg6Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg6Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506698 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg6Decoder " "Found entity 1: Arena_Seg6Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg6Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg6Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942506698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg5decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg5decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg5Decoder-Arena_Arch_Seg5Decoder " "Found design unit 1: Arena_Seg5Decoder-Arena_Arch_Seg5Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg5Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg5Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506713 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg5Decoder " "Found entity 1: Arena_Seg5Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg5Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg5Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942506713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg4decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg4decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg4Decoder-Arena_Arch_Seg4Decoder " "Found design unit 1: Arena_Seg4Decoder-Arena_Arch_Seg4Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg4Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg4Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506713 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg4Decoder " "Found entity 1: Arena_Seg4Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg4Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg4Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942506713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg3decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg3decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg3Decoder-Arena_Arch_Seg3Decoder " "Found design unit 1: Arena_Seg3Decoder-Arena_Arch_Seg3Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg3Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg3Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506713 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg3Decoder " "Found entity 1: Arena_Seg3Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg3Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg3Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942506713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg2decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg2decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg2Decoder-Arena_Arch_Seg2Decoder " "Found design unit 1: Arena_Seg2Decoder-Arena_Arch_Seg2Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg2Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg2Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506729 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg2Decoder " "Found entity 1: Arena_Seg2Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg2Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg2Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942506729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg1decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg1decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg1Decoder-Arena_Arch_Seg1Decoder " "Found design unit 1: Arena_Seg1Decoder-Arena_Arch_Seg1Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg1Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg1Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506729 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg1Decoder " "Found entity 1: Arena_Seg1Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg1Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg1Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942506729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_DataMemory-Arena_DataMemory_arch " "Found design unit 1: Arena_DataMemory-Arena_DataMemory_arch" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506729 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_DataMemory " "Found entity 1: Arena_DataMemory" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942506729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_mem_access_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_mem_access_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Mem_Access_2-Arena_Mem_Access_2_arch " "Found design unit 1: Arena_Mem_Access_2-Arena_Mem_Access_2_arch" {  } { { "Arena_Mem_Access_2.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Mem_Access_2.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506729 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Mem_Access_2 " "Found entity 1: Arena_Mem_Access_2" {  } { { "Arena_Mem_Access_2.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Mem_Access_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942506729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram3port.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram3port.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ram3port " "Found entity 1: ram3port" {  } { { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942506745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_access.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_access.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mem_Access-rtl " "Found design unit 1: Mem_Access-rtl" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506745 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem_Access " "Found entity 1: Mem_Access" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942506745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_programcounter_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_programcounter_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_ProgramCounter_32bit-Arena_ProgramCounter_32bit_arch " "Found design unit 1: Arena_ProgramCounter_32bit-Arena_ProgramCounter_32bit_arch" {  } { { "Arena_ProgramCounter_32bit.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ProgramCounter_32bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506745 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_ProgramCounter_32bit " "Found entity 1: Arena_ProgramCounter_32bit" {  } { { "Arena_ProgramCounter_32bit.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ProgramCounter_32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942506745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle_cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle_cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Single_Cycle_CPU " "Found entity 1: Single_Cycle_CPU" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942506745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0_lpm_constant_v09-RTL " "Found design unit 1: lpm_constant0_lpm_constant_v09-RTL" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506760 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpm_constant0-RTL " "Found design unit 2: lpm_constant0-RTL" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant0.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506760 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0_lpm_constant_v09 " "Found entity 1: lpm_constant0_lpm_constant_v09" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506760 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant0 " "Found entity 2: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant0.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942506760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506760 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942506760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1_lpm_constant_s09-RTL " "Found design unit 1: lpm_constant1_lpm_constant_s09-RTL" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506760 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpm_constant1-RTL " "Found design unit 2: lpm_constant1-RTL" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant1.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506760 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1_lpm_constant_s09 " "Found entity 1: lpm_constant1_lpm_constant_s09" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506760 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant1 " "Found entity 2: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant1.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942506760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_3ramport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_3ramport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_3ramport-SYN " "Found design unit 1: lpm_3ramport-SYN" {  } { { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506760 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_3ramport " "Found entity 1: lpm_3ramport" {  } { { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942506760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Control-Arena_Control_arch " "Found design unit 1: Arena_Control-Arena_Control_arch" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506776 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Control " "Found entity 1: Arena_Control" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942506776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_alu_control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_alu_control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_ALU_Control " "Found entity 1: Arena_ALU_Control" {  } { { "Arena_ALU_Control.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942506776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_ALU-Arena_ALU_arch " "Found design unit 1: Arena_ALU-Arena_ALU_arch" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506776 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_ALU " "Found entity 1: Arena_ALU" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942506776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_sign_extend_16to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_sign_extend_16to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Sign_Extend_16to32-Arena_Sign_Extend_16to32_arch " "Found design unit 1: Arena_Sign_Extend_16to32-Arena_Sign_Extend_16to32_arch" {  } { { "Arena_Sign_Extend_16to32.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Sign_Extend_16to32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506776 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Sign_Extend_16to32 " "Found entity 1: Arena_Sign_Extend_16to32" {  } { { "Arena_Sign_Extend_16to32.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Sign_Extend_16to32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942506776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_shift_left_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_shift_left_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Shift_Left_32bit-Arena_Shift_Left_32bit_arch " "Found design unit 1: Arena_Shift_Left_32bit-Arena_Shift_Left_32bit_arch" {  } { { "Arena_Shift_Left_32bit.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Shift_Left_32bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506791 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Shift_Left_32bit " "Found entity 1: Arena_Shift_Left_32bit" {  } { { "Arena_Shift_Left_32bit.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Shift_Left_32bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942506791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub1-SYN " "Found design unit 1: lpm_add_sub1-SYN" {  } { { "lpm_add_sub1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506791 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub1 " "Found entity 1: lpm_add_sub1" {  } { { "lpm_add_sub1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942506791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_alu_control_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_alu_control_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_ALU_Control_VHDL-Arena_ALU_Control_VHDL_arch " "Found design unit 1: Arena_ALU_Control_VHDL-Arena_ALU_Control_VHDL_arch" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506791 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_ALU_Control_VHDL " "Found entity 1: Arena_ALU_Control_VHDL" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942506791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram1-SYN " "Found design unit 1: ram1-SYN" {  } { { "ram1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506791 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram1 " "Found entity 1: ram1" {  } { { "ram1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942506791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle_cpu_withdisplays.bdf 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle_cpu_withdisplays.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Single_Cycle_CPU_withDisplays " "Found entity 1: Single_Cycle_CPU_withDisplays" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942506807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942506807 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Single_Cycle_CPU_withDisplays " "Elaborating entity \"Single_Cycle_CPU_withDisplays\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1557942507041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg1Decoder Arena_Seg1Decoder:inst1 " "Elaborating entity \"Arena_Seg1Decoder\" for hierarchy \"Arena_Seg1Decoder:inst1\"" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "inst1" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 392 4312 4584 568 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Single_Cycle_CPU Single_Cycle_CPU:inst " "Elaborating entity \"Single_Cycle_CPU\" for hierarchy \"Single_Cycle_CPU:inst\"" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "inst" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 304 3504 3824 720 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507119 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "instr " "Pin \"instr\" not connected" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr\[31..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1557942507135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_Access Single_Cycle_CPU:inst\|Mem_Access:inst " "Elaborating entity \"Mem_Access\" for hierarchy \"Single_Cycle_CPU:inst\|Mem_Access:inst\"" {  } { { "Single_Cycle_CPU.bdf" "inst" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 208 728 1032 512 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Single_Cycle_CPU:inst\|BUSMUX:inst10 " "Elaborating entity \"BUSMUX\" for hierarchy \"Single_Cycle_CPU:inst\|BUSMUX:inst10\"" {  } { { "Single_Cycle_CPU.bdf" "inst10" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -120 2776 2888 -32 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Single_Cycle_CPU:inst\|BUSMUX:inst10 " "Elaborated megafunction instantiation \"Single_Cycle_CPU:inst\|BUSMUX:inst10\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -120 2776 2888 -32 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557942507182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Single_Cycle_CPU:inst\|BUSMUX:inst10 " "Instantiated megafunction \"Single_Cycle_CPU:inst\|BUSMUX:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507182 ""}  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -120 2776 2888 -32 "inst10" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557942507182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Single_Cycle_CPU:inst\|BUSMUX:inst10\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"Single_Cycle_CPU:inst\|BUSMUX:inst10\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507229 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Single_Cycle_CPU:inst\|BUSMUX:inst10\|lpm_mux:\$00000 Single_Cycle_CPU:inst\|BUSMUX:inst10 " "Elaborated megafunction instantiation \"Single_Cycle_CPU:inst\|BUSMUX:inst10\|lpm_mux:\$00000\", which is child of megafunction instantiation \"Single_Cycle_CPU:inst\|BUSMUX:inst10\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -120 2776 2888 -32 "inst10" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9oc " "Found entity 1: mux_9oc" {  } { { "db/mux_9oc.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_9oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942507323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942507323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9oc Single_Cycle_CPU:inst\|BUSMUX:inst10\|lpm_mux:\$00000\|mux_9oc:auto_generated " "Elaborating entity \"mux_9oc\" for hierarchy \"Single_Cycle_CPU:inst\|BUSMUX:inst10\|lpm_mux:\$00000\|mux_9oc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Control Single_Cycle_CPU:inst\|Arena_Control:inst1 " "Elaborating entity \"Arena_Control\" for hierarchy \"Single_Cycle_CPU:inst\|Arena_Control:inst1\"" {  } { { "Single_Cycle_CPU.bdf" "inst1" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -192 1416 1696 -112 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507338 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_controlLines Arena_Control.vhd(19) " "VHDL Process Statement warning at Arena_Control.vhd(19): inferring latch(es) for signal or variable \"Arena_controlLines\", which holds its previous value in one or more paths through the process" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557942507338 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_aluOP Arena_Control.vhd(19) " "VHDL Process Statement warning at Arena_Control.vhd(19): inferring latch(es) for signal or variable \"Arena_aluOP\", which holds its previous value in one or more paths through the process" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557942507338 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_aluOP\[0\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_aluOP\[0\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507338 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_aluOP\[1\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_aluOP\[1\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507338 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_aluOP\[2\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_aluOP\[2\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507338 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[0\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[0\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507338 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[1\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[1\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507338 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[2\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[2\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507338 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[3\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[3\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507338 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[4\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[4\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507338 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[5\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[5\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507338 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[6\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[6\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507338 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_ALU Single_Cycle_CPU:inst\|Arena_ALU:inst3 " "Elaborating entity \"Arena_ALU\" for hierarchy \"Single_Cycle_CPU:inst\|Arena_ALU:inst3\"" {  } { { "Single_Cycle_CPU.bdf" "inst3" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 2312 2648 232 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507354 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_A Arena_ALU.vhd(28) " "VHDL Process Statement warning at Arena_ALU.vhd(28): signal \"Arena_IN_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_B Arena_ALU.vhd(28) " "VHDL Process Statement warning at Arena_ALU.vhd(28): signal \"Arena_IN_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_A Arena_ALU.vhd(30) " "VHDL Process Statement warning at Arena_ALU.vhd(30): signal \"Arena_IN_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_B Arena_ALU.vhd(30) " "VHDL Process Statement warning at Arena_ALU.vhd(30): signal \"Arena_IN_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_A Arena_ALU.vhd(32) " "VHDL Process Statement warning at Arena_ALU.vhd(32): signal \"Arena_IN_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_B Arena_ALU.vhd(33) " "VHDL Process Statement warning at Arena_ALU.vhd(33): signal \"Arena_IN_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_sign_conv_A Arena_ALU.vhd(34) " "VHDL Process Statement warning at Arena_ALU.vhd(34): signal \"Arena_sign_conv_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_sign_conv_B Arena_ALU.vhd(34) " "VHDL Process Statement warning at Arena_ALU.vhd(34): signal \"Arena_sign_conv_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_arithmetic_conv Arena_ALU.vhd(35) " "VHDL Process Statement warning at Arena_ALU.vhd(35): signal \"Arena_arithmetic_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_A Arena_ALU.vhd(37) " "VHDL Process Statement warning at Arena_ALU.vhd(37): signal \"Arena_IN_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_B Arena_ALU.vhd(38) " "VHDL Process Statement warning at Arena_ALU.vhd(38): signal \"Arena_IN_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_sign_conv_A Arena_ALU.vhd(39) " "VHDL Process Statement warning at Arena_ALU.vhd(39): signal \"Arena_sign_conv_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_sign_conv_B Arena_ALU.vhd(39) " "VHDL Process Statement warning at Arena_ALU.vhd(39): signal \"Arena_sign_conv_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_arithmetic_conv Arena_ALU.vhd(40) " "VHDL Process Statement warning at Arena_ALU.vhd(40): signal \"Arena_arithmetic_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_arithmetic_conv Arena_ALU.vhd(41) " "VHDL Process Statement warning at Arena_ALU.vhd(41): signal \"Arena_arithmetic_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_A Arena_ALU.vhd(47) " "VHDL Process Statement warning at Arena_ALU.vhd(47): signal \"Arena_IN_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_B Arena_ALU.vhd(47) " "VHDL Process Statement warning at Arena_ALU.vhd(47): signal \"Arena_IN_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_ALU_OUT Arena_ALU.vhd(24) " "VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable \"Arena_ALU_OUT\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_sign_conv_A Arena_ALU.vhd(24) " "VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable \"Arena_sign_conv_A\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_sign_conv_B Arena_ALU.vhd(24) " "VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable \"Arena_sign_conv_B\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_arithmetic_conv Arena_ALU.vhd(24) " "VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable \"Arena_arithmetic_conv\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_ALU_Zero Arena_ALU.vhd(24) " "VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable \"Arena_ALU_Zero\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_Zero Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_Zero\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[0\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[0\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[1\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[1\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[2\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[2\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[3\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[3\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[4\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[4\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[5\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[5\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[6\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[6\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[7\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[7\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[8\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[8\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[9\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[9\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[10\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[10\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[11\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[11\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[12\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[12\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[13\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[13\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[14\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[14\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[15\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[15\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[16\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[16\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[17\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[17\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[18\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[18\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[19\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[19\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[20\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[20\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[21\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[21\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[22\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[22\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[23\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[23\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[24\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[24\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[25\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[25\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[26\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[26\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[27\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[27\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[28\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[28\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[29\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[29\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[30\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[30\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[31\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[31\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[0\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[0\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[1\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[1\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[2\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[2\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[3\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[3\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[4\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[4\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[5\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[5\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[6\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[6\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[7\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[7\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[8\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[8\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[9\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[9\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[10\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[10\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[11\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[11\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[12\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[12\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[13\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[13\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507354 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[14\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[14\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[15\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[15\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[16\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[16\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[17\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[17\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[18\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[18\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[19\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[19\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[20\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[20\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[21\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[21\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[22\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[22\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[23\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[23\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[24\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[24\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[25\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[25\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[26\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[26\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[27\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[27\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[28\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[28\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[29\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[29\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[30\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[30\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[31\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[31\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[0\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[0\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[1\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[1\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[2\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[2\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[3\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[3\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[4\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[4\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[5\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[5\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[6\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[6\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[7\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[7\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[8\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[8\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[9\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[9\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[10\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[10\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[11\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[11\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[12\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[12\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[13\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[13\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[14\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[14\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[15\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[15\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[16\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[16\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[17\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[17\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[18\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[18\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[19\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[19\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[20\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[20\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[21\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[21\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[22\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[22\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[23\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[23\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[24\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[24\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[25\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[25\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[26\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[26\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[27\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[27\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[28\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[28\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[29\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[29\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[30\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[30\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[31\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[31\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[0\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[0\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[1\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[1\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[2\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[2\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[3\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[3\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[4\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[4\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[5\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[5\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[6\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[6\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[7\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[7\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[8\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[8\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[9\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[9\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[10\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[10\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[11\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[11\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[12\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[12\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[13\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[13\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[14\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[14\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[15\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[15\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[16\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[16\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[17\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[17\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[18\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[18\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[19\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[19\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[20\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[20\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[21\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[21\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[22\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[22\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[23\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[23\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[24\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[24\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[25\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[25\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[26\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[26\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[27\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[27\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[28\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[28\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[29\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[29\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[30\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[30\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[31\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[31\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507369 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_ALU_Control_VHDL Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL " "Elaborating entity \"Arena_ALU_Control_VHDL\" for hierarchy \"Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\"" {  } { { "Single_Cycle_CPU.bdf" "ALUCntrl_VHDL" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 528 1992 2264 608 "ALUCntrl_VHDL" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507385 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Arena_ALU_Control_VHDL.vhd(105) " "VHDL warning at Arena_ALU_Control_VHDL.vhd(105): comparison between unequal length operands always returns FALSE" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 105 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1557942507385 "|Single_Cycle_CPU|Arena_ALU_Control_VHDL:ALUCntrl_VHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_operation Arena_ALU_Control_VHDL.vhd(18) " "VHDL Process Statement warning at Arena_ALU_Control_VHDL.vhd(18): inferring latch(es) for signal or variable \"Arena_operation\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557942507385 "|Single_Cycle_CPU|Arena_ALU_Control_VHDL:ALUCntrl_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_operation\[0\] Arena_ALU_Control_VHDL.vhd(18) " "Inferred latch for \"Arena_operation\[0\]\" at Arena_ALU_Control_VHDL.vhd(18)" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507385 "|Single_Cycle_CPU|Arena_ALU_Control_VHDL:ALUCntrl_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_operation\[1\] Arena_ALU_Control_VHDL.vhd(18) " "Inferred latch for \"Arena_operation\[1\]\" at Arena_ALU_Control_VHDL.vhd(18)" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507385 "|Single_Cycle_CPU|Arena_ALU_Control_VHDL:ALUCntrl_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_operation\[2\] Arena_ALU_Control_VHDL.vhd(18) " "Inferred latch for \"Arena_operation\[2\]\" at Arena_ALU_Control_VHDL.vhd(18)" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507385 "|Single_Cycle_CPU|Arena_ALU_Control_VHDL:ALUCntrl_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_operation\[3\] Arena_ALU_Control_VHDL.vhd(18) " "Inferred latch for \"Arena_operation\[3\]\" at Arena_ALU_Control_VHDL.vhd(18)" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507385 "|Single_Cycle_CPU|Arena_ALU_Control_VHDL:ALUCntrl_VHDL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram3port Single_Cycle_CPU:inst\|ram3port:Registers " "Elaborating entity \"ram3port\" for hierarchy \"Single_Cycle_CPU:inst\|ram3port:Registers\"" {  } { { "Single_Cycle_CPU.bdf" "Registers" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_3ramport Single_Cycle_CPU:inst\|ram3port:Registers\|lpm_3ramport:lpm_2port_a " "Elaborating entity \"lpm_3ramport\" for hierarchy \"Single_Cycle_CPU:inst\|ram3port:Registers\|lpm_3ramport:lpm_2port_a\"" {  } { { "ram3port.bdf" "lpm_2port_a" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 240 "lpm_2port_a" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram Single_Cycle_CPU:inst\|ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"Single_Cycle_CPU:inst\|ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\"" {  } { { "lpm_3ramport.vhd" "altdpram_component" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507479 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "outclock " "Variable or input pin \"outclock\" is defined but never used." {  } { { "altdpram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 188 2 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 97 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 240 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1557942507479 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altdpram:altdpram_component"}
{ "Info" "ISGN_ELABORATION_HEADER" "Single_Cycle_CPU:inst\|ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"Single_Cycle_CPU:inst\|ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\"" {  } { { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557942507479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Single_Cycle_CPU:inst\|ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component " "Instantiated megafunction \"Single_Cycle_CPU:inst\|ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg INCLOCK " "Parameter \"rdaddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507479 ""}  } { { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557942507479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Single_Cycle_CPU:inst\|ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_mux:mux " "Elaborating entity \"lpm_mux\" for hierarchy \"Single_Cycle_CPU:inst\|ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_mux:mux\"" {  } { { "altdpram.tdf" "mux" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 342 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507494 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Single_Cycle_CPU:inst\|ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_mux:mux Single_Cycle_CPU:inst\|ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"Single_Cycle_CPU:inst\|ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_mux:mux\", which is child of megafunction instantiation \"Single_Cycle_CPU:inst\|ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\"" {  } { { "altdpram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 342 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 97 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0qc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0qc " "Found entity 1: mux_0qc" {  } { { "db/mux_0qc.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_0qc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942507651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942507651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0qc Single_Cycle_CPU:inst\|ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_mux:mux\|mux_0qc:auto_generated " "Elaborating entity \"mux_0qc\" for hierarchy \"Single_Cycle_CPU:inst\|ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_mux:mux\|mux_0qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode Single_Cycle_CPU:inst\|ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_decode:wdecoder " "Elaborating entity \"lpm_decode\" for hierarchy \"Single_Cycle_CPU:inst\|ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_decode:wdecoder\"" {  } { { "altdpram.tdf" "wdecoder" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 345 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507713 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Single_Cycle_CPU:inst\|ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_decode:wdecoder Single_Cycle_CPU:inst\|ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"Single_Cycle_CPU:inst\|ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_decode:wdecoder\", which is child of megafunction instantiation \"Single_Cycle_CPU:inst\|ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\"" {  } { { "altdpram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 345 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 97 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_isf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_isf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_isf " "Found entity 1: decode_isf" {  } { { "db/decode_isf.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/decode_isf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942507807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942507807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_isf Single_Cycle_CPU:inst\|ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_decode:wdecoder\|decode_isf:auto_generated " "Elaborating entity \"decode_isf\" for hierarchy \"Single_Cycle_CPU:inst\|ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_decode:wdecoder\|decode_isf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_DataMemory Single_Cycle_CPU:inst\|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME " "Elaborating entity \"Arena_DataMemory\" for hierarchy \"Single_Cycle_CPU:inst\|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\"" {  } { { "Single_Cycle_CPU.bdf" "DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 2808 3096 232 "DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507885 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_writeData Arena_DataMemory.vhd(25) " "VHDL Process Statement warning at Arena_DataMemory.vhd(25): signal \"Arena_writeData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557942507885 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_address Arena_DataMemory.vhd(25) " "VHDL Process Statement warning at Arena_DataMemory.vhd(25): signal \"Arena_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557942507885 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMem_loc Arena_DataMemory.vhd(30) " "VHDL Process Statement warning at Arena_DataMemory.vhd(30): signal \"dataMem_loc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_address Arena_DataMemory.vhd(30) " "VHDL Process Statement warning at Arena_DataMemory.vhd(30): signal \"Arena_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_readData Arena_DataMemory.vhd(22) " "VHDL Process Statement warning at Arena_DataMemory.vhd(22): inferring latch(es) for signal or variable \"Arena_readData\", which holds its previous value in one or more paths through the process" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[0\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[0\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[1\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[1\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[2\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[2\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[3\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[3\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[4\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[4\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[5\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[5\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[6\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[6\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[7\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[7\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[8\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[8\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[9\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[9\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[10\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[10\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[11\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[11\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[12\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[12\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[13\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[13\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[14\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[14\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[15\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[15\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[16\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[16\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[17\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[17\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[18\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[18\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[19\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[19\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[20\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[20\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[21\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[21\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[22\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[22\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[23\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[23\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[24\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[24\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[25\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[25\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[26\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[26\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[27\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[27\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[28\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[28\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[29\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[29\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[30\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[30\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[31\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[31\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557942507901 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Single_Cycle_CPU:inst\|BUSMUX:RegDstMux " "Elaborating entity \"BUSMUX\" for hierarchy \"Single_Cycle_CPU:inst\|BUSMUX:RegDstMux\"" {  } { { "Single_Cycle_CPU.bdf" "RegDstMux" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 184 1464 1576 272 "RegDstMux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Single_Cycle_CPU:inst\|BUSMUX:RegDstMux " "Elaborated megafunction instantiation \"Single_Cycle_CPU:inst\|BUSMUX:RegDstMux\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 184 1464 1576 272 "RegDstMux" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557942507901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Single_Cycle_CPU:inst\|BUSMUX:RegDstMux " "Instantiated megafunction \"Single_Cycle_CPU:inst\|BUSMUX:RegDstMux\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507901 ""}  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 184 1464 1576 272 "RegDstMux" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557942507901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Single_Cycle_CPU:inst\|BUSMUX:RegDstMux\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"Single_Cycle_CPU:inst\|BUSMUX:RegDstMux\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507901 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Single_Cycle_CPU:inst\|BUSMUX:RegDstMux\|lpm_mux:\$00000 Single_Cycle_CPU:inst\|BUSMUX:RegDstMux " "Elaborated megafunction instantiation \"Single_Cycle_CPU:inst\|BUSMUX:RegDstMux\|lpm_mux:\$00000\", which is child of megafunction instantiation \"Single_Cycle_CPU:inst\|BUSMUX:RegDstMux\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 184 1464 1576 272 "RegDstMux" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pmc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pmc " "Found entity 1: mux_pmc" {  } { { "db/mux_pmc.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_pmc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942507979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942507979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pmc Single_Cycle_CPU:inst\|BUSMUX:RegDstMux\|lpm_mux:\$00000\|mux_pmc:auto_generated " "Elaborating entity \"mux_pmc\" for hierarchy \"Single_Cycle_CPU:inst\|BUSMUX:RegDstMux\|lpm_mux:\$00000\|mux_pmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942507994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Sign_Extend_16to32 Single_Cycle_CPU:inst\|Arena_Sign_Extend_16to32:Sign_Extender " "Elaborating entity \"Arena_Sign_Extend_16to32\" for hierarchy \"Single_Cycle_CPU:inst\|Arena_Sign_Extend_16to32:Sign_Extender\"" {  } { { "Single_Cycle_CPU.bdf" "Sign_Extender" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 376 1552 1872 456 "Sign_Extender" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942508010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 Single_Cycle_CPU:inst\|lpm_add_sub0:PC_Incrementer " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"Single_Cycle_CPU:inst\|lpm_add_sub0:PC_Incrementer\"" {  } { { "Single_Cycle_CPU.bdf" "PC_Incrementer" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -200 720 880 -104 "PC_Incrementer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942508010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Single_Cycle_CPU:inst\|lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Single_Cycle_CPU:inst\|lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942508057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Single_Cycle_CPU:inst\|lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Single_Cycle_CPU:inst\|lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557942508057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Single_Cycle_CPU:inst\|lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Single_Cycle_CPU:inst\|lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942508057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942508057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942508057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942508057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942508057 ""}  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557942508057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dph " "Found entity 1: add_sub_dph" {  } { { "db/add_sub_dph.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/add_sub_dph.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942508151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942508151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dph Single_Cycle_CPU:inst\|lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_dph:auto_generated " "Elaborating entity \"add_sub_dph\" for hierarchy \"Single_Cycle_CPU:inst\|lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_dph:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942508151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub1 Single_Cycle_CPU:inst\|lpm_add_sub1:inst8 " "Elaborating entity \"lpm_add_sub1\" for hierarchy \"Single_Cycle_CPU:inst\|lpm_add_sub1:inst8\"" {  } { { "Single_Cycle_CPU.bdf" "inst8" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -112 2456 2616 -16 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942508166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Single_Cycle_CPU:inst\|lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Single_Cycle_CPU:inst\|lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub1.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub1.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942508166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Single_Cycle_CPU:inst\|lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Single_Cycle_CPU:inst\|lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub1.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557942508166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Single_Cycle_CPU:inst\|lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Single_Cycle_CPU:inst\|lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942508166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942508166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942508166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942508166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942508166 ""}  } { { "lpm_add_sub1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub1.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557942508166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_meh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_meh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_meh " "Found entity 1: add_sub_meh" {  } { { "db/add_sub_meh.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/add_sub_meh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557942508260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557942508260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_meh Single_Cycle_CPU:inst\|lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_meh:auto_generated " "Elaborating entity \"add_sub_meh\" for hierarchy \"Single_Cycle_CPU:inst\|lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_meh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942508276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Shift_Left_32bit Single_Cycle_CPU:inst\|Arena_Shift_Left_32bit:ShiftLEFT_2bits " "Elaborating entity \"Arena_Shift_Left_32bit\" for hierarchy \"Single_Cycle_CPU:inst\|Arena_Shift_Left_32bit:ShiftLEFT_2bits\"" {  } { { "Single_Cycle_CPU.bdf" "ShiftLEFT_2bits" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -56 2112 2432 24 "ShiftLEFT_2bits" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942508276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_ProgramCounter_32bit Single_Cycle_CPU:inst\|Arena_ProgramCounter_32bit:Instruction_Input " "Elaborating entity \"Arena_ProgramCounter_32bit\" for hierarchy \"Single_Cycle_CPU:inst\|Arena_ProgramCounter_32bit:Instruction_Input\"" {  } { { "Single_Cycle_CPU.bdf" "Instruction_Input" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 216 192 496 328 "Instruction_Input" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942508276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg2Decoder Arena_Seg2Decoder:inst3 " "Elaborating entity \"Arena_Seg2Decoder\" for hierarchy \"Arena_Seg2Decoder:inst3\"" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "inst3" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 392 4864 5136 568 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942508291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg3Decoder Arena_Seg3Decoder:inst4 " "Elaborating entity \"Arena_Seg3Decoder\" for hierarchy \"Arena_Seg3Decoder:inst4\"" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "inst4" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 392 5480 5752 568 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942508291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg4Decoder Arena_Seg4Decoder:inst5 " "Elaborating entity \"Arena_Seg4Decoder\" for hierarchy \"Arena_Seg4Decoder:inst5\"" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "inst5" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 392 6072 6352 568 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942508307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg5Decoder Arena_Seg5Decoder:inst19 " "Elaborating entity \"Arena_Seg5Decoder\" for hierarchy \"Arena_Seg5Decoder:inst19\"" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "inst19" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 680 4304 4576 856 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942508307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg6Decoder Arena_Seg6Decoder:inst22 " "Elaborating entity \"Arena_Seg6Decoder\" for hierarchy \"Arena_Seg6Decoder:inst22\"" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "inst22" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 672 4864 5136 848 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942508307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg7Decoder Arena_Seg7Decoder:inst30 " "Elaborating entity \"Arena_Seg7Decoder\" for hierarchy \"Arena_Seg7Decoder:inst30\"" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "inst30" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 680 5472 5744 856 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942508323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg8Decoder Arena_Seg8Decoder:inst38 " "Elaborating entity \"Arena_Seg8Decoder\" for hierarchy \"Arena_Seg8Decoder:inst38\"" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "inst38" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 680 6072 6344 856 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942508323 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[2\] Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[3\] " "Duplicate LATCH primitive \"Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[2\]\" merged with LATCH primitive \"Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[3\]\"" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557942523869 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1557942523869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[0\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523931 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[1\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523931 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[2\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523931 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[3\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523931 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[4\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523931 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[5\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523931 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[6\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523931 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[7\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523931 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[8\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523931 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[9\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523931 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[10\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523931 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[11\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523931 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[12\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523931 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[13\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523931 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[14\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523931 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[15\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523931 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[16\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523931 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[17\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523931 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[18\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523931 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[19\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523931 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[20\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523947 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[21\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523947 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[22\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523947 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[23\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523947 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[24\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523947 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[25\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523947 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[26\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523947 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[27\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523947 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[28\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523947 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[29\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523947 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[30\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523947 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[31\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523947 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[5\] " "Latch Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DRAM_DQ~synth " "Ports D and ENA on the latch are fed by the same signal DRAM_DQ~synth" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 3888 4070 496 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523947 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_aluOP\[2\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_aluOP\[2\]" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523947 ""}  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_aluOP\[2\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_aluOP\[2\]" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523947 ""}  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[2\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_aluOP\[0\]" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523947 ""}  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[3\] " "Latch Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_aluOP\[0\]" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523947 ""}  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[1\] " "Latch Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DRAM_DQ~synth " "Ports D and ENA on the latch are fed by the same signal DRAM_DQ~synth" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 3888 4070 496 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523947 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[3\] " "Latch Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DRAM_DQ~synth " "Ports D and ENA on the latch are fed by the same signal DRAM_DQ~synth" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 3888 4070 496 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523947 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[6\] " "Latch Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DRAM_DQ~synth " "Ports D and ENA on the latch are fed by the same signal DRAM_DQ~synth" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 3888 4070 496 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523947 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[0\] " "Latch Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DRAM_DQ~synth " "Ports D and ENA on the latch are fed by the same signal DRAM_DQ~synth" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 3888 4070 496 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523947 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_aluOP\[0\] " "Latch Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_aluOP\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DRAM_DQ~synth " "Ports D and ENA on the latch are fed by the same signal DRAM_DQ~synth" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 3888 4070 496 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523947 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_aluOP\[1\] " "Latch Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_aluOP\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DRAM_DQ~synth " "Ports D and ENA on the latch are fed by the same signal DRAM_DQ~synth" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 3888 4070 496 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523947 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_aluOP\[2\] " "Latch Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_aluOP\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DRAM_DQ~synth " "Ports D and ENA on the latch are fed by the same signal DRAM_DQ~synth" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 3888 4070 496 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942523947 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942523947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[4\] " "Latch Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DRAM_DQ~synth " "Ports D and ENA on the latch are fed by the same signal DRAM_DQ~synth" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 3888 4070 496 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557942524088 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557942524088 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 584 3968 4144 600 "SRAM_UB_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557942530009 "|Single_Cycle_CPU_withDisplays|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 616 3960 4136 632 "SRAM_LB_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557942530009 "|Single_Cycle_CPU_withDisplays|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CE_N GND " "Pin \"DRAM_CE_N\" is stuck at GND" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 648 3976 4152 664 "DRAM_CE_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557942530009 "|Single_Cycle_CPU_withDisplays|DRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 752 3984 4160 768 "DRAM_LDQM" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557942530009 "|Single_Cycle_CPU_withDisplays|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 792 3976 4152 808 "DRAM_UDQM" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557942530009 "|Single_Cycle_CPU_withDisplays|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 400 3872 4068 416 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557942530009 "|Single_Cycle_CPU_withDisplays|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 400 3872 4068 416 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557942530009 "|Single_Cycle_CPU_withDisplays|SRAM_ADDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1557942530009 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1557942542946 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557942542946 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CKE " "No output dependent on input pin \"DRAM_CKE\"" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 464 3288 3456 480 "DRAM_CKE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557942544274 "|Single_Cycle_CPU_withDisplays|DRAM_CKE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CLK " "No output dependent on input pin \"DRAM_CLK\"" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 496 3280 3448 512 "DRAM_CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557942544274 "|Single_Cycle_CPU_withDisplays|DRAM_CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1557942544274 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17298 " "Implemented 17298 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1557942544274 ""} { "Info" "ICUT_CUT_TM_OPINS" "127 " "Implemented 127 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1557942544274 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1557942544274 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17124 " "Implemented 17124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1557942544274 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1557942544274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 134 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 134 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557942544384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 13:49:04 2019 " "Processing ended: Wed May 15 13:49:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557942544384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557942544384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557942544384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557942544384 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557942546801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557942546816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 13:49:05 2019 " "Processing started: Wed May 15 13:49:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557942546816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1557942546816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Single_Cycle_CPU -c Single_Cycle_CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Single_Cycle_CPU -c Single_Cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1557942546816 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1557942546973 ""}
{ "Info" "0" "" "Project  = Single_Cycle_CPU" {  } {  } 0 0 "Project  = Single_Cycle_CPU" 0 0 "Fitter" 0 0 1557942546973 ""}
{ "Info" "0" "" "Revision = Single_Cycle_CPU" {  } {  } 0 0 "Revision = Single_Cycle_CPU" 0 0 "Fitter" 0 0 1557942546973 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1557942547457 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Single_Cycle_CPU EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Single_Cycle_CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557942547644 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557942547691 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557942547691 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557942548067 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1557942548098 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1557942549101 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1557942549101 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1557942549101 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 17886 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1557942549163 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 17887 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1557942549163 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 17888 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1557942549163 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1557942549163 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "174 174 " "No exact pin location assignment(s) for 174 pins of 174 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[15\] " "Pin DRAM_DQ\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 3888 4070 496 "DRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[14\] " "Pin DRAM_DQ\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 3888 4070 496 "DRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[13\] " "Pin DRAM_DQ\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 3888 4070 496 "DRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[12\] " "Pin DRAM_DQ\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 3888 4070 496 "DRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[11\] " "Pin DRAM_DQ\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 3888 4070 496 "DRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[10\] " "Pin DRAM_DQ\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 3888 4070 496 "DRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[9\] " "Pin DRAM_DQ\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 3888 4070 496 "DRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[8\] " "Pin DRAM_DQ\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 3888 4070 496 "DRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[7\] " "Pin DRAM_DQ\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 3888 4070 496 "DRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[6\] " "Pin DRAM_DQ\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 3888 4070 496 "DRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[5\] " "Pin DRAM_DQ\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 3888 4070 496 "DRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[4\] " "Pin DRAM_DQ\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 3888 4070 496 "DRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[3\] " "Pin DRAM_DQ\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 3888 4070 496 "DRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[2\] " "Pin DRAM_DQ\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 3888 4070 496 "DRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[1\] " "Pin DRAM_DQ\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 3888 4070 496 "DRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[0\] " "Pin DRAM_DQ\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 3888 4070 496 "DRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[15\] " "Pin SRAM_DQ\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 448 3888 4068 464 "SRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[14\] " "Pin SRAM_DQ\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 448 3888 4068 464 "SRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[13\] " "Pin SRAM_DQ\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 448 3888 4068 464 "SRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[12\] " "Pin SRAM_DQ\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 448 3888 4068 464 "SRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[11\] " "Pin SRAM_DQ\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 448 3888 4068 464 "SRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[10\] " "Pin SRAM_DQ\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 448 3888 4068 464 "SRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[9\] " "Pin SRAM_DQ\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 448 3888 4068 464 "SRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[8\] " "Pin SRAM_DQ\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 448 3888 4068 464 "SRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[7\] " "Pin SRAM_DQ\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 448 3888 4068 464 "SRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[6\] " "Pin SRAM_DQ\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 448 3888 4068 464 "SRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[5\] " "Pin SRAM_DQ\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 448 3888 4068 464 "SRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[4\] " "Pin SRAM_DQ\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 448 3888 4068 464 "SRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[3\] " "Pin SRAM_DQ\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 448 3888 4068 464 "SRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[2\] " "Pin SRAM_DQ\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 448 3888 4068 464 "SRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[1\] " "Pin SRAM_DQ\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 448 3888 4068 464 "SRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[0\] " "Pin SRAM_DQ\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 448 3888 4068 464 "SRAM_DQ" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment1_A " "Pin Arena_segment1_A not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment1_A } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 360 4616 4808 376 "Arena_segment1_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment1_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CKE " "Pin DRAM_CKE not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_CKE } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 464 3288 3456 480 "DRAM_CKE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CLK " "Pin DRAM_CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_CLK } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 496 3280 3448 512 "DRAM_CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment1_B " "Pin Arena_segment1_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment1_B } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 400 4616 4807 416 "Arena_segment1_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment1_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment1_C " "Pin Arena_segment1_C not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment1_C } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 440 4616 4808 456 "Arena_segment1_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment1_C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment1_D " "Pin Arena_segment1_D not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment1_D } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 4616 4808 496 "Arena_segment1_D" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment1_D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment1_E " "Pin Arena_segment1_E not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment1_E } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 520 4616 4807 536 "Arena_segment1_E" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment1_E } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment1_F " "Pin Arena_segment1_F not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment1_F } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 552 4616 4807 568 "Arena_segment1_F" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment1_F } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment1_G " "Pin Arena_segment1_G not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment1_G } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 584 4616 4808 600 "Arena_segment1_G" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment1_G } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment2_A " "Pin Arena_segment2_A not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment2_A } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 360 5176 5368 376 "Arena_segment2_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment2_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment2_B " "Pin Arena_segment2_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment2_B } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 400 5176 5367 416 "Arena_segment2_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment2_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment2_C " "Pin Arena_segment2_C not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment2_C } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 440 5176 5368 456 "Arena_segment2_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment2_C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment2_D " "Pin Arena_segment2_D not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment2_D } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 5176 5368 496 "Arena_segment2_D" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment2_D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment2_E " "Pin Arena_segment2_E not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment2_E } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 520 5176 5367 536 "Arena_segment2_E" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment2_E } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment2_F " "Pin Arena_segment2_F not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment2_F } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 552 5176 5367 568 "Arena_segment2_F" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment2_F } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment2_G " "Pin Arena_segment2_G not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment2_G } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 584 5176 5368 600 "Arena_segment2_G" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment2_G } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment3_A " "Pin Arena_segment3_A not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment3_A } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 360 5784 5976 376 "Arena_segment3_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment3_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment3_C " "Pin Arena_segment3_C not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment3_C } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 440 5784 5976 456 "Arena_segment3_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment3_C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment3_D " "Pin Arena_segment3_D not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment3_D } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 5784 5976 496 "Arena_segment3_D" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment3_D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment3_E " "Pin Arena_segment3_E not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment3_E } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 520 5784 5975 536 "Arena_segment3_E" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment3_E } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment3_F " "Pin Arena_segment3_F not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment3_F } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 552 5784 5975 568 "Arena_segment3_F" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment3_F } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment3_G " "Pin Arena_segment3_G not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment3_G } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 584 5784 5976 600 "Arena_segment3_G" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment3_G } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment3_B " "Pin Arena_segment3_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment3_B } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 400 5784 5975 416 "Arena_segment3_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment3_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment4_A " "Pin Arena_segment4_A not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment4_A } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 360 6384 6576 376 "Arena_segment4_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment4_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment4_B " "Pin Arena_segment4_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment4_B } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 400 6384 6575 416 "Arena_segment4_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment4_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment4_C " "Pin Arena_segment4_C not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment4_C } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 440 6384 6576 456 "Arena_segment4_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment4_C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment4_D " "Pin Arena_segment4_D not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment4_D } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 480 6384 6576 496 "Arena_segment4_D" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment4_D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment4_E " "Pin Arena_segment4_E not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment4_E } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 520 6384 6575 536 "Arena_segment4_E" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment4_E } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment4_F " "Pin Arena_segment4_F not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment4_F } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 552 6384 6575 568 "Arena_segment4_F" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment4_F } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment4_G " "Pin Arena_segment4_G not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment4_G } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 584 6384 6576 600 "Arena_segment4_G" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment4_G } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment5_A " "Pin Arena_segment5_A not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment5_A } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 648 4608 4800 664 "Arena_segment5_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment5_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment5_B " "Pin Arena_segment5_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment5_B } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 688 4608 4799 704 "Arena_segment5_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment5_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment5_C " "Pin Arena_segment5_C not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment5_C } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 728 4608 4800 744 "Arena_segment5_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment5_C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment5_D " "Pin Arena_segment5_D not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment5_D } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 768 4608 4800 784 "Arena_segment5_D" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment5_D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment5_E " "Pin Arena_segment5_E not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment5_E } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 808 4608 4799 824 "Arena_segment5_E" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment5_E } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment5_F " "Pin Arena_segment5_F not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment5_F } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 840 4608 4799 856 "Arena_segment5_F" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment5_F } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment5_G " "Pin Arena_segment5_G not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment5_G } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 872 4608 4800 888 "Arena_segment5_G" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment5_G } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment6_A " "Pin Arena_segment6_A not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment6_A } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 640 5176 5368 656 "Arena_segment6_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment6_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment6_B " "Pin Arena_segment6_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment6_B } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 680 5176 5367 696 "Arena_segment6_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment6_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment6_C " "Pin Arena_segment6_C not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment6_C } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 720 5176 5368 736 "Arena_segment6_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment6_C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment6_D " "Pin Arena_segment6_D not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment6_D } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 760 5176 5368 776 "Arena_segment6_D" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment6_D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment6_E " "Pin Arena_segment6_E not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment6_E } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 800 5176 5367 816 "Arena_segment6_E" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment6_E } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment6_F " "Pin Arena_segment6_F not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment6_F } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 832 5176 5367 848 "Arena_segment6_F" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment6_F } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment6_G " "Pin Arena_segment6_G not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment6_G } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 864 5176 5368 880 "Arena_segment6_G" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment6_G } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment7_A " "Pin Arena_segment7_A not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment7_A } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 648 5776 5968 664 "Arena_segment7_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment7_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment7_B " "Pin Arena_segment7_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment7_B } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 688 5776 5967 704 "Arena_segment7_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment7_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment7_C " "Pin Arena_segment7_C not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment7_C } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 728 5776 5968 744 "Arena_segment7_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment7_C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment7_D " "Pin Arena_segment7_D not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment7_D } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 768 5776 5968 784 "Arena_segment7_D" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment7_D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment7_E " "Pin Arena_segment7_E not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment7_E } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 808 5776 5967 824 "Arena_segment7_E" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment7_E } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment7_F " "Pin Arena_segment7_F not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment7_F } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 840 5776 5967 856 "Arena_segment7_F" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment7_F } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment7_G " "Pin Arena_segment7_G not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment7_G } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 872 5776 5968 888 "Arena_segment7_G" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment7_G } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment8_A " "Pin Arena_segment8_A not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment8_A } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 648 6376 6568 664 "Arena_segment8_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment8_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment8_B " "Pin Arena_segment8_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment8_B } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 688 6376 6567 704 "Arena_segment8_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment8_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment8_C " "Pin Arena_segment8_C not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment8_C } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 728 6376 6568 744 "Arena_segment8_C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment8_C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment8_D " "Pin Arena_segment8_D not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment8_D } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 768 6376 6568 784 "Arena_segment8_D" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment8_D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment8_E " "Pin Arena_segment8_E not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment8_E } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 808 6376 6567 824 "Arena_segment8_E" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment8_E } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment8_F " "Pin Arena_segment8_F not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment8_F } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 840 6376 6567 856 "Arena_segment8_F" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment8_F } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_segment8_G " "Pin Arena_segment8_G not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_segment8_G } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 872 6376 6568 888 "Arena_segment8_G" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_segment8_G } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_OE_N " "Pin SRAM_OE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_OE_N } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 520 3960 4136 536 "SRAM_OE_N" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_OE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_WE_N " "Pin SRAM_WE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_WE_N } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 552 3960 4136 568 "SRAM_WE_N" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_UB_N " "Pin SRAM_UB_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_UB_N } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 584 3968 4144 600 "SRAM_UB_N" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_UB_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_LB_N " "Pin SRAM_LB_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_LB_N } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 616 3960 4136 632 "SRAM_LB_N" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_LB_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CE_N " "Pin DRAM_CE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_CE_N } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 648 3976 4152 664 "DRAM_CE_N" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_OE_N " "Pin DRAM_OE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_OE_N } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 680 3984 4160 696 "DRAM_OE_N" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_OE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_WE_N " "Pin DRAM_WE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_WE_N } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 712 3976 4152 728 "DRAM_WE_N" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_LDQM " "Pin DRAM_LDQM not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_LDQM } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 752 3984 4160 768 "DRAM_LDQM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_LDQM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_UDQM " "Pin DRAM_UDQM not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_UDQM } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 792 3976 4152 808 "DRAM_UDQM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_UDQM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[31\] " "Pin AccumOut\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[31] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[30\] " "Pin AccumOut\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[30] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[29\] " "Pin AccumOut\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[29] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[28\] " "Pin AccumOut\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[28] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[27\] " "Pin AccumOut\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[27] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[26\] " "Pin AccumOut\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[26] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[25\] " "Pin AccumOut\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[25] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[24\] " "Pin AccumOut\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[24] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[23\] " "Pin AccumOut\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[23] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[22\] " "Pin AccumOut\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[22] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[21\] " "Pin AccumOut\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[21] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[20\] " "Pin AccumOut\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[20] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[19\] " "Pin AccumOut\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[19] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[18\] " "Pin AccumOut\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[18] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[17\] " "Pin AccumOut\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[17] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[16\] " "Pin AccumOut\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[16] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[15\] " "Pin AccumOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[15] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[14\] " "Pin AccumOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[14] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[13\] " "Pin AccumOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[13] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[12\] " "Pin AccumOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[12] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[11\] " "Pin AccumOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[11] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[10\] " "Pin AccumOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[10] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[9\] " "Pin AccumOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[9] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[8\] " "Pin AccumOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[8] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[7\] " "Pin AccumOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[7] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[6\] " "Pin AccumOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[6] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[5\] " "Pin AccumOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[5] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[4\] " "Pin AccumOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[4] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[3\] " "Pin AccumOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[3] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[2\] " "Pin AccumOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[2] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[1\] " "Pin AccumOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[1] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AccumOut\[0\] " "Pin AccumOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AccumOut[0] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 160 4168 4347 176 "AccumOut" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AccumOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[11\] " "Pin SDRAM_ADDR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[11] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 424 3888 4092 440 "SDRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[10\] " "Pin SDRAM_ADDR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[10] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 424 3888 4092 440 "SDRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[9\] " "Pin SDRAM_ADDR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[9] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 424 3888 4092 440 "SDRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[8\] " "Pin SDRAM_ADDR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[8] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 424 3888 4092 440 "SDRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[7\] " "Pin SDRAM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[7] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 424 3888 4092 440 "SDRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[6\] " "Pin SDRAM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[6] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 424 3888 4092 440 "SDRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[5\] " "Pin SDRAM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[5] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 424 3888 4092 440 "SDRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[4\] " "Pin SDRAM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[4] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 424 3888 4092 440 "SDRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[3\] " "Pin SDRAM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[3] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 424 3888 4092 440 "SDRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[2\] " "Pin SDRAM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[2] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 424 3888 4092 440 "SDRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[1\] " "Pin SDRAM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[1] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 424 3888 4092 440 "SDRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[0\] " "Pin SDRAM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[0] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 424 3888 4092 440 "SDRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[17\] " "Pin SRAM_ADDR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[17] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 400 3872 4068 416 "SRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[16\] " "Pin SRAM_ADDR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[16] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 400 3872 4068 416 "SRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[15\] " "Pin SRAM_ADDR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[15] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 400 3872 4068 416 "SRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[14\] " "Pin SRAM_ADDR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[14] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 400 3872 4068 416 "SRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[13\] " "Pin SRAM_ADDR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[13] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 400 3872 4068 416 "SRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[12\] " "Pin SRAM_ADDR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[12] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 400 3872 4068 416 "SRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[11\] " "Pin SRAM_ADDR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[11] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 400 3872 4068 416 "SRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[10\] " "Pin SRAM_ADDR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[10] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 400 3872 4068 416 "SRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[9\] " "Pin SRAM_ADDR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[9] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 400 3872 4068 416 "SRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[8\] " "Pin SRAM_ADDR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[8] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 400 3872 4068 416 "SRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[7\] " "Pin SRAM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[7] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 400 3872 4068 416 "SRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[6\] " "Pin SRAM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[6] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 400 3872 4068 416 "SRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[5\] " "Pin SRAM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[5] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 400 3872 4068 416 "SRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[4\] " "Pin SRAM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[4] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 400 3872 4068 416 "SRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[3\] " "Pin SRAM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[3] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 400 3872 4068 416 "SRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[2\] " "Pin SRAM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[2] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 400 3872 4068 416 "SRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[1\] " "Pin SRAM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[1] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 400 3872 4068 416 "SRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[0\] " "Pin SRAM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[0] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 400 3872 4068 416 "SRAM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT_WE " "Pin INPUT_WE not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INPUT_WE } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 432 3288 3456 448 "INPUT_WE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INPUT_WE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_clk " "Pin Arena_clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_clk } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 288 3272 3440 304 "Arena_clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalBits\[7\] " "Pin Arena_octalBits\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalBits[7] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 376 3240 3440 392 "Arena_octalBits" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalBits[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_button " "Pin Arena_button not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_button } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 344 3272 3440 360 "Arena_button" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_button } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalOpcode\[1\] " "Pin Arena_octalOpcode\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalOpcode[1] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 400 3224 3440 416 "Arena_octalOpcode" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalOpcode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalOpcode\[0\] " "Pin Arena_octalOpcode\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalOpcode[0] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 400 3224 3440 416 "Arena_octalOpcode" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalOpcode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalBits\[6\] " "Pin Arena_octalBits\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalBits[6] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 376 3240 3440 392 "Arena_octalBits" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalBits[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalBits\[5\] " "Pin Arena_octalBits\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalBits[5] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 376 3240 3440 392 "Arena_octalBits" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalBits[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalBits\[4\] " "Pin Arena_octalBits\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalBits[4] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 376 3240 3440 392 "Arena_octalBits" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalBits[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalBits\[3\] " "Pin Arena_octalBits\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalBits[3] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 376 3240 3440 392 "Arena_octalBits" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalBits[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalBits\[2\] " "Pin Arena_octalBits\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalBits[2] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 376 3240 3440 392 "Arena_octalBits" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalBits[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalBits\[1\] " "Pin Arena_octalBits\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalBits[1] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 376 3240 3440 392 "Arena_octalBits" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalBits[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalBits\[0\] " "Pin Arena_octalBits\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalBits[0] } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 376 3240 3440 392 "Arena_octalBits" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalBits[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557942549663 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1557942549663 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8366 " "TimeQuest Timing Analyzer is analyzing 8366 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1557942551225 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Single_Cycle_CPU.sdc " "Synopsys Design Constraints File file not found: 'Single_Cycle_CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1557942551257 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1557942551257 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|ALUCntrl_VHDL\|Mux13~1  from: datab  to: combout " "Cell: inst\|ALUCntrl_VHDL\|Mux13~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1557942551460 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst1\|Mux9~0  from: datab  to: combout " "Cell: inst\|inst1\|Mux9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1557942551460 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst1\|Mux9~1  from: datad  to: combout " "Cell: inst\|inst1\|Mux9~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1557942551460 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Mux132~0  from: datab  to: combout " "Cell: inst\|inst3\|Mux132~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1557942551460 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1557942551460 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1557942551647 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1557942551647 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1557942551647 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1557942551647 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Arena_button " "   1.000 Arena_button" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1557942551647 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000    Arena_clk " "   1.000    Arena_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1557942551647 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000  DRAM_DQ\[10\] " "   1.000  DRAM_DQ\[10\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1557942551647 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[0\] " "   1.000 Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1557942551647 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\] " "   1.000 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1557942551647 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "   1.000 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1557942551647 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[3\] " "   1.000 Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1557942551647 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000   SRAM_DQ\[0\] " "   1.000   SRAM_DQ\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1557942551647 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1557942551647 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Arena_clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node Arena_clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557942552757 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_clk } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 288 3272 3440 304 "Arena_clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557942552757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Arena_button (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node Arena_button (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557942552757 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Single_Cycle_CPU:inst\|Arena_ProgramCounter_32bit:Instruction_Input\|Arena_32bitOutput\[0\] " "Destination node Single_Cycle_CPU:inst\|Arena_ProgramCounter_32bit:Instruction_Input\|Arena_32bitOutput\[0\]" {  } { { "Arena_ProgramCounter_32bit.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ProgramCounter_32bit.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Single_Cycle_CPU:inst|Arena_ProgramCounter_32bit:Instruction_Input|Arena_32bitOutput[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557942552757 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Single_Cycle_CPU:inst\|Arena_ProgramCounter_32bit:Instruction_Input\|Arena_32bitOutput\[1\] " "Destination node Single_Cycle_CPU:inst\|Arena_ProgramCounter_32bit:Instruction_Input\|Arena_32bitOutput\[1\]" {  } { { "Arena_ProgramCounter_32bit.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ProgramCounter_32bit.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Single_Cycle_CPU:inst|Arena_ProgramCounter_32bit:Instruction_Input|Arena_32bitOutput[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557942552757 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Single_Cycle_CPU:inst\|Arena_ProgramCounter_32bit:Instruction_Input\|Arena_32bitOutput\[2\] " "Destination node Single_Cycle_CPU:inst\|Arena_ProgramCounter_32bit:Instruction_Input\|Arena_32bitOutput\[2\]" {  } { { "Arena_ProgramCounter_32bit.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ProgramCounter_32bit.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Single_Cycle_CPU:inst|Arena_ProgramCounter_32bit:Instruction_Input|Arena_32bitOutput[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557942552757 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Single_Cycle_CPU:inst\|Arena_ProgramCounter_32bit:Instruction_Input\|Arena_32bitOutput\[3\] " "Destination node Single_Cycle_CPU:inst\|Arena_ProgramCounter_32bit:Instruction_Input\|Arena_32bitOutput\[3\]" {  } { { "Arena_ProgramCounter_32bit.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ProgramCounter_32bit.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Single_Cycle_CPU:inst|Arena_ProgramCounter_32bit:Instruction_Input|Arena_32bitOutput[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557942552757 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Single_Cycle_CPU:inst\|Arena_ProgramCounter_32bit:Instruction_Input\|Arena_32bitOutput\[4\] " "Destination node Single_Cycle_CPU:inst\|Arena_ProgramCounter_32bit:Instruction_Input\|Arena_32bitOutput\[4\]" {  } { { "Arena_ProgramCounter_32bit.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ProgramCounter_32bit.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Single_Cycle_CPU:inst|Arena_ProgramCounter_32bit:Instruction_Input|Arena_32bitOutput[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557942552757 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Single_Cycle_CPU:inst\|Arena_ProgramCounter_32bit:Instruction_Input\|Arena_32bitOutput\[5\] " "Destination node Single_Cycle_CPU:inst\|Arena_ProgramCounter_32bit:Instruction_Input\|Arena_32bitOutput\[5\]" {  } { { "Arena_ProgramCounter_32bit.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ProgramCounter_32bit.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Single_Cycle_CPU:inst|Arena_ProgramCounter_32bit:Instruction_Input|Arena_32bitOutput[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557942552757 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Single_Cycle_CPU:inst\|Arena_ProgramCounter_32bit:Instruction_Input\|Arena_32bitOutput\[26\] " "Destination node Single_Cycle_CPU:inst\|Arena_ProgramCounter_32bit:Instruction_Input\|Arena_32bitOutput\[26\]" {  } { { "Arena_ProgramCounter_32bit.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ProgramCounter_32bit.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Single_Cycle_CPU:inst|Arena_ProgramCounter_32bit:Instruction_Input|Arena_32bitOutput[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557942552757 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Single_Cycle_CPU:inst\|Arena_ProgramCounter_32bit:Instruction_Input\|Arena_32bitOutput\[27\] " "Destination node Single_Cycle_CPU:inst\|Arena_ProgramCounter_32bit:Instruction_Input\|Arena_32bitOutput\[27\]" {  } { { "Arena_ProgramCounter_32bit.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ProgramCounter_32bit.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Single_Cycle_CPU:inst|Arena_ProgramCounter_32bit:Instruction_Input|Arena_32bitOutput[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557942552757 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Single_Cycle_CPU:inst\|Arena_ProgramCounter_32bit:Instruction_Input\|Arena_32bitOutput\[28\] " "Destination node Single_Cycle_CPU:inst\|Arena_ProgramCounter_32bit:Instruction_Input\|Arena_32bitOutput\[28\]" {  } { { "Arena_ProgramCounter_32bit.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ProgramCounter_32bit.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Single_Cycle_CPU:inst|Arena_ProgramCounter_32bit:Instruction_Input|Arena_32bitOutput[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557942552757 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Single_Cycle_CPU:inst\|Arena_ProgramCounter_32bit:Instruction_Input\|Arena_32bitOutput\[29\] " "Destination node Single_Cycle_CPU:inst\|Arena_ProgramCounter_32bit:Instruction_Input\|Arena_32bitOutput\[29\]" {  } { { "Arena_ProgramCounter_32bit.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ProgramCounter_32bit.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Single_Cycle_CPU:inst|Arena_ProgramCounter_32bit:Instruction_Input|Arena_32bitOutput[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1557942552757 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1557942552757 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1557942552757 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_button } } } { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { { 344 3272 3440 360 "Arena_button" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_button } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557942552757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Mux3~0  " "Automatically promoted node Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Mux3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557942552757 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Single_Cycle_CPU:inst|Arena_ALU:inst3|Mux3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 12156 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557942552757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557942552757 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 10064 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557942552757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557942552757 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 10065 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557942552757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~10  " "Automatically promoted node rtl~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557942552757 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 10074 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557942552757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~100  " "Automatically promoted node rtl~100 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557942552757 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 10164 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557942552757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~101  " "Automatically promoted node rtl~101 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557942552757 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~101 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 10165 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557942552757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~102  " "Automatically promoted node rtl~102 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557942552757 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~102 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 10166 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557942552757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~103  " "Automatically promoted node rtl~103 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557942552757 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~103 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 10167 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557942552757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~104  " "Automatically promoted node rtl~104 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557942552757 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~104 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 10168 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557942552757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~105  " "Automatically promoted node rtl~105 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557942552757 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~105 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 10169 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557942552757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~106  " "Automatically promoted node rtl~106 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557942552757 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~106 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 10170 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557942552757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~107  " "Automatically promoted node rtl~107 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557942552757 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~107 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 10171 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557942552757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~108  " "Automatically promoted node rtl~108 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557942552757 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~108 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 10172 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557942552757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~109  " "Automatically promoted node rtl~109 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1557942552757 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~109 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 10173 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557942552757 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1557942554616 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557942554616 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557942554616 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557942554632 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557942554647 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1557942554647 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1557942554663 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1557942554663 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1557942556397 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1557942556413 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557942556413 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "172 unused 3.3V 13 127 32 " "Number of I/O pins in group: 172 (unused VREF, 3.3V VCCIO, 13 input, 127 output, 32 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1557942556444 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1557942556444 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1557942556444 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557942556444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557942556444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557942556444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557942556444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557942556444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557942556444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557942556444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557942556444 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1557942556444 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1557942556444 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557942556788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557942559631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557942569022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557942569178 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557942580740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557942580740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557942583865 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." { { "Critical Warning" "WVPR20K_VPR_IGNORE_HOLD_OPTIMIZATION_FOR_CLOCK_TRANSFERS_WITH_HUGE_DELAYS_NEEDED" "" "The Fitter is disabling hold optimization on the following clock transfers, because the estimated amount of delay added for hold on these transfers is too large. Usually this is due to bad timing constraints (e.g. missing multicycle, false path on the transfers). For more information, refer to the \"Ignored Clock Transfers Due to Huge Delay Added for Hold\" section in the Fitter report. If you want to force hold optimization on these transfers, set the ENABLE_HOLD_BACK_OFF setting to OFF." { { "Critical Warning" "WVPR20K_VPR_IGNORE_HOLD_REQUIREMENT_FOR_SPECIFIED_CLOCK_DOMAIN" "DRAM_DQ\[10\],Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\],Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] DRAM_DQ\[10\],Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\],Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] 14378 41.4% " "Ignored hold transfers: Source clock = DRAM_DQ\[10\],Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\],Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\], Destination clock = DRAM_DQ\[10\],Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\],Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\], Estimated delay added for hold = 14378 ns (41.4% of available delay)" {  } {  } 1 188031 "Ignored hold transfers: Source clock = %1!s!, Destination clock = %2!s!, Estimated delay added for hold = %3!s! ns (%4!s! of available delay)" 0 0 "Quartus II" 0 -1 1557942634197 ""}  } {  } 1 10929 "The Fitter is disabling hold optimization on the following clock transfers, because the estimated amount of delay added for hold on these transfers is too large. Usually this is due to bad timing constraints (e.g. missing multicycle, false path on the transfers). For more information, refer to the \"Ignored Clock Transfers Due to Huge Delay Added for Hold\" section in the Fitter report. If you want to force hold optimization on these transfers, set the ENABLE_HOLD_BACK_OFF setting to OFF." 0 0 "Quartus II" 0 -1 1557942634197 ""}  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1557942634197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "24 " "Router estimated average interconnect usage is 24% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "59 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 59% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 1 { 0 "Router estimated peak interconnect usage is 59% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 59% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1557942644780 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557942644780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:36 " "Fitter routing operations ending: elapsed time is 00:01:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557942681560 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "51.58 " "Total time spent on timing analysis during the Fitter is 51.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1557942682076 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557942682107 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "159 " "Found 159 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment1_A 0 " "Pin \"Arena_segment1_A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment1_B 0 " "Pin \"Arena_segment1_B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment1_C 0 " "Pin \"Arena_segment1_C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment1_D 0 " "Pin \"Arena_segment1_D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment1_E 0 " "Pin \"Arena_segment1_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment1_F 0 " "Pin \"Arena_segment1_F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment1_G 0 " "Pin \"Arena_segment1_G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment2_A 0 " "Pin \"Arena_segment2_A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment2_B 0 " "Pin \"Arena_segment2_B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment2_C 0 " "Pin \"Arena_segment2_C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment2_D 0 " "Pin \"Arena_segment2_D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment2_E 0 " "Pin \"Arena_segment2_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment2_F 0 " "Pin \"Arena_segment2_F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment2_G 0 " "Pin \"Arena_segment2_G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment3_A 0 " "Pin \"Arena_segment3_A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment3_C 0 " "Pin \"Arena_segment3_C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment3_D 0 " "Pin \"Arena_segment3_D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment3_E 0 " "Pin \"Arena_segment3_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment3_F 0 " "Pin \"Arena_segment3_F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment3_G 0 " "Pin \"Arena_segment3_G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment3_B 0 " "Pin \"Arena_segment3_B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment4_A 0 " "Pin \"Arena_segment4_A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment4_B 0 " "Pin \"Arena_segment4_B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment4_C 0 " "Pin \"Arena_segment4_C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment4_D 0 " "Pin \"Arena_segment4_D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment4_E 0 " "Pin \"Arena_segment4_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment4_F 0 " "Pin \"Arena_segment4_F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment4_G 0 " "Pin \"Arena_segment4_G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment5_A 0 " "Pin \"Arena_segment5_A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment5_B 0 " "Pin \"Arena_segment5_B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment5_C 0 " "Pin \"Arena_segment5_C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment5_D 0 " "Pin \"Arena_segment5_D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment5_E 0 " "Pin \"Arena_segment5_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment5_F 0 " "Pin \"Arena_segment5_F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment5_G 0 " "Pin \"Arena_segment5_G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment6_A 0 " "Pin \"Arena_segment6_A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment6_B 0 " "Pin \"Arena_segment6_B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment6_C 0 " "Pin \"Arena_segment6_C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment6_D 0 " "Pin \"Arena_segment6_D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment6_E 0 " "Pin \"Arena_segment6_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment6_F 0 " "Pin \"Arena_segment6_F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment6_G 0 " "Pin \"Arena_segment6_G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment7_A 0 " "Pin \"Arena_segment7_A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment7_B 0 " "Pin \"Arena_segment7_B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment7_C 0 " "Pin \"Arena_segment7_C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment7_D 0 " "Pin \"Arena_segment7_D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment7_E 0 " "Pin \"Arena_segment7_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment7_F 0 " "Pin \"Arena_segment7_F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment7_G 0 " "Pin \"Arena_segment7_G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment8_A 0 " "Pin \"Arena_segment8_A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment8_B 0 " "Pin \"Arena_segment8_B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment8_C 0 " "Pin \"Arena_segment8_C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment8_D 0 " "Pin \"Arena_segment8_D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment8_E 0 " "Pin \"Arena_segment8_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment8_F 0 " "Pin \"Arena_segment8_F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Arena_segment8_G 0 " "Pin \"Arena_segment8_G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CE_N 0 " "Pin \"DRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_OE_N 0 " "Pin \"DRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[31\] 0 " "Pin \"AccumOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[30\] 0 " "Pin \"AccumOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[29\] 0 " "Pin \"AccumOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[28\] 0 " "Pin \"AccumOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[27\] 0 " "Pin \"AccumOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[26\] 0 " "Pin \"AccumOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[25\] 0 " "Pin \"AccumOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[24\] 0 " "Pin \"AccumOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[23\] 0 " "Pin \"AccumOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[22\] 0 " "Pin \"AccumOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[21\] 0 " "Pin \"AccumOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[20\] 0 " "Pin \"AccumOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[19\] 0 " "Pin \"AccumOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[18\] 0 " "Pin \"AccumOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[17\] 0 " "Pin \"AccumOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[16\] 0 " "Pin \"AccumOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[15\] 0 " "Pin \"AccumOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[14\] 0 " "Pin \"AccumOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[13\] 0 " "Pin \"AccumOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[12\] 0 " "Pin \"AccumOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[11\] 0 " "Pin \"AccumOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[10\] 0 " "Pin \"AccumOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[9\] 0 " "Pin \"AccumOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[8\] 0 " "Pin \"AccumOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[7\] 0 " "Pin \"AccumOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[6\] 0 " "Pin \"AccumOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[5\] 0 " "Pin \"AccumOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[4\] 0 " "Pin \"AccumOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[3\] 0 " "Pin \"AccumOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[2\] 0 " "Pin \"AccumOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[1\] 0 " "Pin \"AccumOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AccumOut\[0\] 0 " "Pin \"AccumOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[11\] 0 " "Pin \"SDRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[10\] 0 " "Pin \"SDRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[9\] 0 " "Pin \"SDRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[8\] 0 " "Pin \"SDRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[7\] 0 " "Pin \"SDRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[6\] 0 " "Pin \"SDRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[5\] 0 " "Pin \"SDRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[4\] 0 " "Pin \"SDRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[3\] 0 " "Pin \"SDRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[2\] 0 " "Pin \"SDRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[1\] 0 " "Pin \"SDRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[0\] 0 " "Pin \"SDRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557942682607 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1557942682607 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557942685778 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557942687310 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557942690966 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557942692278 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1557942692950 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/output_files/Single_Cycle_CPU.fit.smsg " "Generated suppressed messages file C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/output_files/Single_Cycle_CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1557942694512 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5179 " "Peak virtual memory: 5179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557942697965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 13:51:37 2019 " "Processing ended: Wed May 15 13:51:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557942697965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:32 " "Elapsed time: 00:02:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557942697965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:49 " "Total CPU time (on all processors): 00:02:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557942697965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557942697965 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1557942699340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557942699340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 13:51:39 2019 " "Processing started: Wed May 15 13:51:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557942699340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1557942699340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Single_Cycle_CPU -c Single_Cycle_CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Single_Cycle_CPU -c Single_Cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1557942699340 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1557942701856 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1557942701997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557942703168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 13:51:43 2019 " "Processing ended: Wed May 15 13:51:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557942703168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557942703168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557942703168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1557942703168 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1557942703887 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1557942704856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557942704856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 13:51:44 2019 " "Processing started: Wed May 15 13:51:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557942704856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557942704856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Single_Cycle_CPU -c Single_Cycle_CPU " "Command: quartus_sta Single_Cycle_CPU -c Single_Cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557942704856 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1557942705028 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1557942705637 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1557942705715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1557942705715 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8366 " "TimeQuest Timing Analyzer is analyzing 8366 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1557942706653 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Single_Cycle_CPU.sdc " "Synopsys Design Constraints File file not found: 'Single_Cycle_CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1557942706871 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1557942706871 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Arena_clk Arena_clk " "create_clock -period 1.000 -name Arena_clk Arena_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557942706949 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SRAM_DQ\[0\] SRAM_DQ\[0\] " "create_clock -period 1.000 -name SRAM_DQ\[0\] SRAM_DQ\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557942706949 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DRAM_DQ\[10\] DRAM_DQ\[10\] " "create_clock -period 1.000 -name DRAM_DQ\[10\] DRAM_DQ\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557942706949 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Arena_button Arena_button " "create_clock -period 1.000 -name Arena_button Arena_button" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557942706949 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\] Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\] " "create_clock -period 1.000 -name Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\] Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557942706949 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[3\] Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[3\] " "create_clock -period 1.000 -name Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[3\] Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557942706949 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[0\] Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[0\] " "create_clock -period 1.000 -name Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[0\] Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557942706949 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "create_clock -period 1.000 -name Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557942706949 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1557942706949 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|ALUCntrl_VHDL\|Mux13~1  from: dataa  to: combout " "Cell: inst\|ALUCntrl_VHDL\|Mux13~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707043 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst1\|Mux9~0  from: datac  to: combout " "Cell: inst\|inst1\|Mux9~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707043 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst1\|Mux9~1  from: datab  to: combout " "Cell: inst\|inst1\|Mux9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707043 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Mux132~0  from: datab  to: combout " "Cell: inst\|inst3\|Mux132~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707043 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1557942707043 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1557942707199 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1557942707215 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1557942707418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.565 " "Worst-case setup slack is -13.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.565      -406.702 Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[3\]  " "  -13.565      -406.702 Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.663      -711.763 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]  " "  -11.663      -711.763 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.895      -791.492 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\]  " "   -8.895      -791.492 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.749    -41108.852 Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[0\]  " "   -7.749    -41108.852 Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.881     -5202.311 Arena_clk  " "   -6.881     -5202.311 Arena_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.275       -15.933 SRAM_DQ\[0\]  " "   -4.275       -15.933 SRAM_DQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027         0.000 DRAM_DQ\[10\]  " "    0.027         0.000 DRAM_DQ\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557942707418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.014 " "Worst-case hold slack is -3.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.014        -6.268 SRAM_DQ\[0\]  " "   -3.014        -6.268 SRAM_DQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.310       -97.088 Arena_clk  " "   -2.310       -97.088 Arena_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.768       -31.427 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]  " "   -1.768       -31.427 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.372       -18.663 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\]  " "   -1.372       -18.663 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.336       -33.481 Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[0\]  " "   -1.336       -33.481 Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.117        -6.764 DRAM_DQ\[10\]  " "   -1.117        -6.764 DRAM_DQ\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.034        -0.034 Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[3\]  " "   -0.034        -0.034 Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557942707606 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1557942707621 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1557942707621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.777 " "Worst-case minimum pulse width slack is -1.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777        -1.777 DRAM_DQ\[10\]  " "   -1.777        -1.777 DRAM_DQ\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777        -1.777 SRAM_DQ\[0\]  " "   -1.777        -1.777 SRAM_DQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380     -1063.380 Arena_clk  " "   -1.380     -1063.380 Arena_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -33.380 Arena_button  " "   -1.380       -33.380 Arena_button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[0\]  " "    0.500         0.000 Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\]  " "    0.500         0.000 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]  " "    0.500         0.000 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[3\]  " "    0.500         0.000 Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942707637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557942707637 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1557942709996 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1557942709996 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|ALUCntrl_VHDL\|Mux13~1  from: dataa  to: combout " "Cell: inst\|ALUCntrl_VHDL\|Mux13~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710574 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst1\|Mux9~0  from: datac  to: combout " "Cell: inst\|inst1\|Mux9~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710574 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst1\|Mux9~1  from: datab  to: combout " "Cell: inst\|inst1\|Mux9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710574 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Mux132~0  from: datab  to: combout " "Cell: inst\|inst3\|Mux132~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710574 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1557942710574 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1557942710777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.196 " "Worst-case setup slack is -6.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.196      -181.995 Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[3\]  " "   -6.196      -181.995 Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.218      -281.331 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]  " "   -5.218      -281.331 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.245      -338.732 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\]  " "   -4.245      -338.732 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.715    -18834.654 Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[0\]  " "   -3.715    -18834.654 Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.425     -1541.985 Arena_clk  " "   -2.425     -1541.985 Arena_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.554        -5.730 SRAM_DQ\[0\]  " "   -1.554        -5.730 SRAM_DQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299         0.000 DRAM_DQ\[10\]  " "    0.299         0.000 DRAM_DQ\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557942710793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.547 " "Worst-case hold slack is -1.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.547        -3.131 SRAM_DQ\[0\]  " "   -1.547        -3.131 SRAM_DQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.540      -320.779 Arena_clk  " "   -1.540      -320.779 Arena_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.838       -15.082 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]  " "   -0.838       -15.082 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.640        -8.634 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\]  " "   -0.640        -8.634 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.494        -2.904 DRAM_DQ\[10\]  " "   -0.494        -2.904 DRAM_DQ\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082        -0.132 Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[0\]  " "   -0.082        -0.132 Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049        -0.049 Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[3\]  " "   -0.049        -0.049 Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557942710949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1557942710965 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1557942710981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.777 " "Worst-case minimum pulse width slack is -1.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777        -1.777 DRAM_DQ\[10\]  " "   -1.777        -1.777 DRAM_DQ\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777        -1.777 SRAM_DQ\[0\]  " "   -1.777        -1.777 SRAM_DQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380     -1063.380 Arena_clk  " "   -1.380     -1063.380 Arena_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -33.380 Arena_button  " "   -1.380       -33.380 Arena_button " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[0\]  " "    0.500         0.000 Single_Cycle_CPU:inst\|Arena_ALU:inst3\|Arena_ALU_OUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\]  " "    0.500         0.000 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]  " "    0.500         0.000 Single_Cycle_CPU:inst\|Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[3\]  " "    0.500         0.000 Single_Cycle_CPU:inst\|Arena_Control:inst1\|Arena_controlLines\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1557942710996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1557942710996 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1557942713324 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1557942714230 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1557942714262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557942714855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 13:51:54 2019 " "Processing ended: Wed May 15 13:51:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557942714855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557942714855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557942714855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557942714855 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557942716340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557942716340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 13:51:56 2019 " "Processing started: Wed May 15 13:51:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557942716340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557942716340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Single_Cycle_CPU -c Single_Cycle_CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Single_Cycle_CPU -c Single_Cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557942716340 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Single_Cycle_CPU.vo C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/simulation/modelsim/ simulation " "Generated file Single_Cycle_CPU.vo in folder \"C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1557942721168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557942721433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 13:52:01 2019 " "Processing ended: Wed May 15 13:52:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557942721433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557942721433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557942721433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557942721433 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 146 s " "Quartus II Full Compilation was successful. 0 errors, 146 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557942722183 ""}
