<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="s6_pcie_microblaze.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="axi4_0_wrapper.ncf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="axi4_0_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="axi4_0_wrapper_fifo_generator_v8_4_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="axi4_0_wrapper_fifo_generator_v8_4_2.ngc"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="axi4lite_0_wrapper.ncf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="axi4lite_0_wrapper.ngc"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="axi_dma_0_wrapper.ncf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="axi_dma_0_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="axi_dma_0_wrapper_fifo_generator_v8_3_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="axi_dma_0_wrapper_fifo_generator_v8_3_2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="axi_dma_0_wrapper_fifo_generator_v8_3_3.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="axi_timer_0_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="axis_pcie_0_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="clock_generator_0_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="debug_module_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="dip_switches_4bits_wrapper.ngc"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="ethernet_lite_wrapper.ncf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ethernet_lite_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ethernet_lite_wrapper_blk_mem_gen_v6_2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ethernet_lite_wrapper_fifo_generator_v8_3.ngc"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/fifo_generator_v8_4/coregen.log"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/fifo_generator_v8_4/fifo_generator_v8_4.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/fifo_generator_v8_4/fifo_generator_v8_4.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/fifo_generator_v8_4/fifo_generator_v8_4.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/fifo_generator_v8_4/fifo_generator_v8_4.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/fifo_generator_v8_4/fifo_generator_v8_4.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/fifo_generator_v8_4/fifo_generator_v8_4_readme.txt" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/s6_pcie_v2_4/coregen.log"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/s6_pcie_v2_4/s6_pcie_v2_4.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/s6_pcie_v2_4/s6_pcie_v2_4/source/axi_basic_rx.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/s6_pcie_v2_4/s6_pcie_v2_4/source/axi_basic_rx_null_gen.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/s6_pcie_v2_4/s6_pcie_v2_4/source/axi_basic_rx_pipeline.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/s6_pcie_v2_4/s6_pcie_v2_4/source/axi_basic_top.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/s6_pcie_v2_4/s6_pcie_v2_4/source/axi_basic_tx.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/s6_pcie_v2_4/s6_pcie_v2_4/source/axi_basic_tx_pipeline.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/s6_pcie_v2_4/s6_pcie_v2_4/source/axi_basic_tx_thrtl_ctl.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/s6_pcie_v2_4/s6_pcie_v2_4/source/gtpa1_dual_wrapper.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/s6_pcie_v2_4/s6_pcie_v2_4/source/gtpa1_dual_wrapper_tile.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/s6_pcie_v2_4/s6_pcie_v2_4/source/pcie_bram_s6.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/s6_pcie_v2_4/s6_pcie_v2_4/source/pcie_bram_top_s6.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/s6_pcie_v2_4/s6_pcie_v2_4/source/pcie_brams_s6.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/s6_pcie_v2_4/s6_pcie_v2_4/source/s6_pcie_v2_4.v" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="linear_flash_wrapper.ngc"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="mcb_ddr3_wrapper.ncf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mcb_ddr3_wrapper.ngc"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="microblaze.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITINIT_OPT" xil_pn:name="microblaze/__xps/bitinit.opt" xil_pn:origination="imported" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPS_SIM" xil_pn:name="microblaze/__xps/ise/microblaze.xpssim" xil_pn:origination="imported" xil_pn:subbranch="Par">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XPS_SYN" xil_pn:name="microblaze/__xps/ise/microblaze.xpssyn" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XPS_UPB" xil_pn:name="microblaze/__xps/ise/microblaze.xpsupb" xil_pn:origination="imported" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PLATGEN_OPT" xil_pn:name="microblaze/__xps/platgen.opt" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XPS_UCF" xil_pn:name="microblaze/data/microblaze.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_MHS" xil_pn:name="microblaze/microblaze.mhs" xil_pn:origination="imported" xil_pn:subbranch="FPGAConfiguration">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_0_bram_block_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_0_d_bram_ctrl_wrapper.ngc"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="microblaze_0_dlmb_wrapper.ncf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_0_dlmb_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_0_i_bram_ctrl_wrapper.ngc"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="microblaze_0_ilmb_wrapper.ncf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_0_ilmb_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_0_intc_wrapper.ngc"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="microblaze_0_wrapper.ncf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_0_wrapper.ngc"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="microblaze_axi4_0_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_axi4_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_axi4_0_wrapper_fifo_generator_v9_1_1.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_axi4_0_wrapper_fifo_generator_v9_1_2.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="microblaze_axi4lite_0_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_axi4lite_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="microblaze_axi_dma_0_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_axi_dma_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_axi_dma_0_wrapper_fifo_generator_v9_3_1.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_axi_dma_0_wrapper_fifo_generator_v9_3_2.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_axi_dma_0_wrapper_fifo_generator_v9_3_3.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_axi_timer_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_axis_pcie_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="microblaze_clock_generator_0_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_clock_generator_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_debug_module_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_dip_switches_4bits_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="microblaze_ethernet_lite_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_ethernet_lite_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_ethernet_lite_wrapper_blk_mem_gen_v7_3.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_ethernet_lite_wrapper_fifo_generator_v9_3.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_linear_flash_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="microblaze_mcb_ddr3_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_mcb_ddr3_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_microblaze_0_bram_block_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_microblaze_0_d_bram_ctrl_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="microblaze_microblaze_0_dlmb_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_microblaze_0_dlmb_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_microblaze_0_i_bram_ctrl_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="microblaze_microblaze_0_ilmb_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_microblaze_0_ilmb_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="microblaze_microblaze_0_intc_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_microblaze_0_intc_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="microblaze_microblaze_0_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_microblaze_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_proc_sys_reset_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_push_buttons_4bits_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_rs232_uart_1_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="microblaze_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="microblaze_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="microblaze_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="microblaze_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="microblaze_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="microblaze_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="microblaze_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="microblaze_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="microblaze_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="microblaze_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="microblaze_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="microblaze_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="microblaze_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="microblaze_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="microblaze_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="microblaze_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="microblaze_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="microblaze_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="microblaze_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="microblaze_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="microblaze_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="microblaze_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="microblaze_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="microblaze_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="microblaze_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="microblaze_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="microblaze_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="microblaze_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="microblaze_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="microblaze_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="microblaze_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="microblaze_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="microblaze_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="microblaze_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="microblaze_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="microblaze_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="microblaze_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="microblaze_top_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="proc_sys_reset_0_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="push_buttons_4bits_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rs232_uart_1_wrapper.ngc"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1575175359" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1575175359">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575175359" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5392659648029303601" xil_pn:start_ts="1575175359">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575180883" xil_pn:in_ck="796095987657293126" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2442290497965387634" xil_pn:start_ts="1575180883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575175360" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1575175360">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575175360" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8394866473631234129" xil_pn:start_ts="1575175360">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575175360" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3972139311098429560" xil_pn:start_ts="1575175360">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575555810" xil_pn:in_ck="-6172246470216933969" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6780250332531540676" xil_pn:start_ts="1575555802">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="microblaze.ngc"/>
      <outfile xil_pn:name="microblaze_axi4_0_wrapper.ncf"/>
      <outfile xil_pn:name="microblaze_axi4_0_wrapper.ngc"/>
      <outfile xil_pn:name="microblaze_axi4_0_wrapper_fifo_generator_v9_1_1.ngc"/>
      <outfile xil_pn:name="microblaze_axi4_0_wrapper_fifo_generator_v9_1_2.ngc"/>
      <outfile xil_pn:name="microblaze_axi4lite_0_wrapper.ncf"/>
      <outfile xil_pn:name="microblaze_axi4lite_0_wrapper.ngc"/>
      <outfile xil_pn:name="microblaze_axi_dma_0_wrapper.ncf"/>
      <outfile xil_pn:name="microblaze_axi_dma_0_wrapper.ngc"/>
      <outfile xil_pn:name="microblaze_axi_dma_0_wrapper_fifo_generator_v9_3_1.ngc"/>
      <outfile xil_pn:name="microblaze_axi_dma_0_wrapper_fifo_generator_v9_3_2.ngc"/>
      <outfile xil_pn:name="microblaze_axi_dma_0_wrapper_fifo_generator_v9_3_3.ngc"/>
      <outfile xil_pn:name="microblaze_axi_timer_0_wrapper.ngc"/>
      <outfile xil_pn:name="microblaze_axis_pcie_0_wrapper.ngc"/>
      <outfile xil_pn:name="microblaze_clock_generator_0_wrapper.ncf"/>
      <outfile xil_pn:name="microblaze_clock_generator_0_wrapper.ngc"/>
      <outfile xil_pn:name="microblaze_debug_module_wrapper.ngc"/>
      <outfile xil_pn:name="microblaze_dip_switches_4bits_wrapper.ngc"/>
      <outfile xil_pn:name="microblaze_ethernet_lite_wrapper.ncf"/>
      <outfile xil_pn:name="microblaze_ethernet_lite_wrapper.ngc"/>
      <outfile xil_pn:name="microblaze_ethernet_lite_wrapper_blk_mem_gen_v7_3.ngc"/>
      <outfile xil_pn:name="microblaze_ethernet_lite_wrapper_fifo_generator_v9_3.ngc"/>
      <outfile xil_pn:name="microblaze_linear_flash_wrapper.ngc"/>
      <outfile xil_pn:name="microblaze_mcb_ddr3_wrapper.ncf"/>
      <outfile xil_pn:name="microblaze_mcb_ddr3_wrapper.ngc"/>
      <outfile xil_pn:name="microblaze_microblaze_0_bram_block_wrapper.ngc"/>
      <outfile xil_pn:name="microblaze_microblaze_0_d_bram_ctrl_wrapper.ngc"/>
      <outfile xil_pn:name="microblaze_microblaze_0_dlmb_wrapper.ncf"/>
      <outfile xil_pn:name="microblaze_microblaze_0_dlmb_wrapper.ngc"/>
      <outfile xil_pn:name="microblaze_microblaze_0_i_bram_ctrl_wrapper.ngc"/>
      <outfile xil_pn:name="microblaze_microblaze_0_ilmb_wrapper.ncf"/>
      <outfile xil_pn:name="microblaze_microblaze_0_ilmb_wrapper.ngc"/>
      <outfile xil_pn:name="microblaze_microblaze_0_intc_wrapper.ncf"/>
      <outfile xil_pn:name="microblaze_microblaze_0_intc_wrapper.ngc"/>
      <outfile xil_pn:name="microblaze_microblaze_0_wrapper.ncf"/>
      <outfile xil_pn:name="microblaze_microblaze_0_wrapper.ngc"/>
      <outfile xil_pn:name="microblaze_proc_sys_reset_0_wrapper.ngc"/>
      <outfile xil_pn:name="microblaze_push_buttons_4bits_wrapper.ngc"/>
      <outfile xil_pn:name="microblaze_rs232_uart_1_wrapper.ngc"/>
    </transform>
    <transform xil_pn:end_ts="1575216501" xil_pn:in_ck="8895586743438979285" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4797023474037990079" xil_pn:start_ts="1575216446">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="microblaze_top.lso"/>
      <outfile xil_pn:name="microblaze_top.ngc"/>
      <outfile xil_pn:name="microblaze_top.ngr"/>
      <outfile xil_pn:name="microblaze_top.prj"/>
      <outfile xil_pn:name="microblaze_top.stx"/>
      <outfile xil_pn:name="microblaze_top.syr"/>
      <outfile xil_pn:name="microblaze_top.xst"/>
      <outfile xil_pn:name="microblaze_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1575175433" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="750667104348657020" xil_pn:start_ts="1575175433">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575555906" xil_pn:in_ck="-5861813939999422796" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7103298731914979437" xil_pn:start_ts="1575555810">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1575556326" xil_pn:in_ck="-1982953399006319999" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4807565132092422995" xil_pn:start_ts="1575555906">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1575556609" xil_pn:in_ck="1750103753833009690" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="3214117756270688487" xil_pn:start_ts="1575556326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputRemoved"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="microblaze_top.ncd"/>
      <outfile xil_pn:name="microblaze_top.pad"/>
      <outfile xil_pn:name="microblaze_top.par"/>
      <outfile xil_pn:name="microblaze_top.ptwx"/>
      <outfile xil_pn:name="microblaze_top.unroutes"/>
      <outfile xil_pn:name="microblaze_top.xpi"/>
      <outfile xil_pn:name="microblaze_top_pad.csv"/>
      <outfile xil_pn:name="microblaze_top_pad.txt"/>
      <outfile xil_pn:name="microblaze_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1575556708" xil_pn:in_ck="-1982953399006320131" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1575556609">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="microblaze_top.bgn"/>
      <outfile xil_pn:name="microblaze_top.bit"/>
      <outfile xil_pn:name="microblaze_top.drc"/>
      <outfile xil_pn:name="microblaze_top.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1575556716" xil_pn:in_ck="-2558171203062321156" xil_pn:name="TRAN_exportToSDK" xil_pn:prop_ck="4296800" xil_pn:start_ts="1575556708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1575217158" xil_pn:in_ck="-1982953399006320131" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1575217129">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="microblaze_top.twr"/>
      <outfile xil_pn:name="microblaze_top.twx"/>
    </transform>
    <transform xil_pn:name="TRAN_exportToSDKnobit">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
