<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<board schema_version="2.2" vendor="xilinx.com" name="vck5000" display_name="VCK5000 Development Kit" preset_file="preset.xml">

   <file_version>1.0</file_version>

   <compatible_board_revisions>
      <revision id="0">Rev_A</revision>
   </compatible_board_revisions>

   <power_rails>
      <power_rail name="0V8_VCC" is_direct="true" num_phases="6">
         <supply name="VCCINT"/>
         <supply name="VCC_SOC"/>
         <supply name="VCC_PSLP"/>
         <supply name="VCC_PSFP"/>
         <supply name="VCC_PMC"/>
         <supply name="VCC_IO"/>
      </power_rail>
      <power_rail name="0V8_VCC_RAM" is_direct="true" num_phases="1">
         <supply name="VCCRAM"/>
      </power_rail>
      <power_rail name="0V88_MGTYAVCC" is_direct="true" num_phases="1">
         <supply name="GTY_AVCC"/>
      </power_rail>
      <power_rail name="1V2_VCC" is_direct="true" num_phases="1">
         <supply name="VCCO12"/>
      </power_rail>
      <power_rail name="1V2_MGTYAVTT" is_direct="true" num_phases="1">
         <supply name="GTY_AVTT"/>
      </power_rail>
      <power_rail name="1V5_VCCAUX" is_direct="true" num_phases="1">
         <supply name="VCCAUX_SMON"/>
         <supply name="VCCAUX"/>
         <supply name="GTY_AVCCAUX"/>
      </power_rail>
      <power_rail name="1V5_VCCAUX_PMC" is_direct="true" num_phases="1">
         <supply name="VCCAUX_PMC"/>
      </power_rail>
      <power_rail name="1V8_VCC" is_direct="true" num_phases="1">
         <supply name="VCCO_503"/>
         <supply name="VCCO_500"/>
         <supply name="VCC_FUSE"/>
      </power_rail>
      <power_rail name="3V3_VCC" is_direct="true" num_phases="1">
         <supply name="VCCO_502"/>
         <supply name="VCCO_501"/>
      </power_rail>
      <power_rail name="12V_PEX" is_direct="false">
         <rail name="0V8_VCC" phased_power_source="1"/>
         <rail name="0V8_VCC_RAM" phased_power_source="1"/>
         <rail name="0V88_MGTYAVCC" phased_power_source="1"/>
         <rail name="1V2_MGTYAVTT" phased_power_source="1"/>
         <rail name="1V5_VCCAUX_PMC" phased_power_source="1"/>
         <rail name="1V5_VCCAUX" phased_power_source="1"/>
         <rail name="1V8_VCC" phased_power_source="1"/>
         <rail name="3V3_VCC" phased_power_source="1"/>
      </power_rail>
      <power_rail name="12V_AUX1" is_direct="false">
         <rail name="0V8_VCC" phased_power_source="3"/>
         <rail name="1V2_VCC" phased_power_source="1"/>
      </power_rail>
      <power_rail name="12V_AUX2" is_direct="false">
         <rail name="0V8_VCC" phased_power_source="2"/>
      </power_rail>
   </power_rails>

   <data_properties>
      <data_property_group name="OPERATING_CONDITIONS">
         <data_property_group name="VOLTAGE">
            <data_property name="0V8_VCC" value="0.8"/>
            <data_property name="0V8_VCC_RAM" value="0.8"/>
            <data_property name="0V88_MGTYAVCC" value="0.88"/>
            <data_property name="1V2_MGTYAVTT" value="1.2"/>
            <data_property name="1V2_VCC" value="1.2"/>
            <data_property name="1V5_VCCAUX" value="1.5"/>
            <data_property name="1V5_VCCAUX_PMC" value="1.5"/>
            <data_property name="1V8_VCC" value="1.8"/>
            <data_property name="3V3_VCC" value="3.3"/>
            <data_property name="12V_PEX" value="12"/>
            <data_property name="12V_AUX1" value="12"/>
            <data_property name="12V_AUX2" value="12"/>
         </data_property_group>
         <data_property_group name="SUPPLY_CURRENT_BUDGET">
            <data_property name="0V8_VCC" value="194"/>
            <data_property name="0V8_VCC_RAM" value="1"/>
            <data_property name="0V88_MGTYAVCC" value="3"/>
            <data_property name="1V2_MGTYAVTT" value="4"/>
            <data_property name="1V2_VCC" value="18"/>
            <data_property name="1V5_VCCAUX" value="3"/>
            <data_property name="1V5_VCCAUX_PMC" value="2"/>
            <data_property name="1V8_VCC" value="1"/>
            <data_property name="3V3_VCC" value="5"/>
            <data_property name="12V_PEX" value="5.5"/>
            <data_property name="12V_AUX1" value="12.5"/>
            <data_property name="12V_AUX2" value="6.25"/>
         </data_property_group>
         <data_property name="THETAJA" value="0.75"/>
         <data_property name="AMBIENT_TEMP" value="55"/>
         <data_property name="DESIGN_POWER_BUDGET" value="165"/>
      </data_property_group>
   </data_properties>

   <components>
      <component name="part0" type="fpga" part_name="xcvc1902-vsvd1760-2MP-e-S" pin_map_file="part0_pins.xml">
         <interfaces>

            <interface mode="master" name="ddr4_sdram_c0" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram_c0" preset_proc="ddr4_preset">
               <port_maps>
                  <port_map logical_port="ACT_N" physical_port="c0_ddr4_act_n" dir="out">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c0_ddr4_act_n"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="ADR" physical_port="c0_ddr4_adr" dir="out" left="16" right="0">
                     <pin_maps>
                        <pin_map port_index="0"  component_pin="c0_ddr4_adr0"/>
                        <pin_map port_index="1"  component_pin="c0_ddr4_adr1"/>
                        <pin_map port_index="2"  component_pin="c0_ddr4_adr2"/>
                        <pin_map port_index="3"  component_pin="c0_ddr4_adr3"/>
                        <pin_map port_index="4"  component_pin="c0_ddr4_adr4"/>
                        <pin_map port_index="5"  component_pin="c0_ddr4_adr5"/>
                        <pin_map port_index="6"  component_pin="c0_ddr4_adr6"/>
                        <pin_map port_index="7"  component_pin="c0_ddr4_adr7"/>
                        <pin_map port_index="8"  component_pin="c0_ddr4_adr8"/>
                        <pin_map port_index="9"  component_pin="c0_ddr4_adr9"/>
                        <pin_map port_index="10" component_pin="c0_ddr4_adr10"/>
                        <pin_map port_index="11" component_pin="c0_ddr4_adr11"/>
                        <pin_map port_index="12" component_pin="c0_ddr4_adr12"/>
                        <pin_map port_index="13" component_pin="c0_ddr4_adr13"/>
                        <pin_map port_index="14" component_pin="c0_ddr4_adr14"/>
                        <pin_map port_index="15" component_pin="c0_ddr4_adr15"/>
                        <pin_map port_index="16" component_pin="c0_ddr4_adr16"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="BA" physical_port="c0_ddr4_ba" dir="out" left="1" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c0_ddr4_ba0"/>
                        <pin_map port_index="1" component_pin="c0_ddr4_ba1"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="BG" physical_port="c0_ddr4_bg" dir="out" >
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c0_ddr4_bg0"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="CK_T" physical_port="c0_ddr4_ck_t" dir="out">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c0_ddr4_ck_t0"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="CK_C" physical_port="c0_ddr4_ck_c" dir="out" >
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c0_ddr4_ck_c0"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="CKE" physical_port="c0_ddr4_cke" dir="out" >
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c0_ddr4_cke0"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="CS_N" physical_port="c0_ddr4_cs_n" dir="out" >
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c0_ddr4_cs0_n"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="DM_N" physical_port="c0_ddr4_dm_dbi_n" dir="inout" left="8" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c0_ddr4_dm_dbi_n0"/>
                        <pin_map port_index="1" component_pin="c0_ddr4_dm_dbi_n1"/>
                        <pin_map port_index="2" component_pin="c0_ddr4_dm_dbi_n2"/>
                        <pin_map port_index="3" component_pin="c0_ddr4_dm_dbi_n3"/>
                        <pin_map port_index="4" component_pin="c0_ddr4_dm_dbi_n4"/>
                        <pin_map port_index="5" component_pin="c0_ddr4_dm_dbi_n5"/>
                        <pin_map port_index="6" component_pin="c0_ddr4_dm_dbi_n6"/>
                        <pin_map port_index="7" component_pin="c0_ddr4_dm_dbi_n7"/>
                        <pin_map port_index="8" component_pin="c0_ddr4_dm_dbi_n8"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="DQ" physical_port="c0_ddr4_dq" dir="inout" left="71" right="0">
                     <pin_maps>
                        <pin_map port_index="0"  component_pin="c0_ddr4_dq0"/>
                        <pin_map port_index="1"  component_pin="c0_ddr4_dq1"/>
                        <pin_map port_index="2"  component_pin="c0_ddr4_dq2"/>
                        <pin_map port_index="3"  component_pin="c0_ddr4_dq3"/>
                        <pin_map port_index="4"  component_pin="c0_ddr4_dq4"/>
                        <pin_map port_index="5"  component_pin="c0_ddr4_dq5"/>
                        <pin_map port_index="6"  component_pin="c0_ddr4_dq6"/>
                        <pin_map port_index="7"  component_pin="c0_ddr4_dq7"/>
                        <pin_map port_index="8"  component_pin="c0_ddr4_dq8"/>
                        <pin_map port_index="9"  component_pin="c0_ddr4_dq9"/>
                        <pin_map port_index="10" component_pin="c0_ddr4_dq10"/>
                        <pin_map port_index="11" component_pin="c0_ddr4_dq11"/>
                        <pin_map port_index="12" component_pin="c0_ddr4_dq12"/>
                        <pin_map port_index="13" component_pin="c0_ddr4_dq13"/>
                        <pin_map port_index="14" component_pin="c0_ddr4_dq14"/>
                        <pin_map port_index="15" component_pin="c0_ddr4_dq15"/>
                        <pin_map port_index="16" component_pin="c0_ddr4_dq16"/>
                        <pin_map port_index="17" component_pin="c0_ddr4_dq17"/>
                        <pin_map port_index="18" component_pin="c0_ddr4_dq18"/>
                        <pin_map port_index="19" component_pin="c0_ddr4_dq19"/>
                        <pin_map port_index="20" component_pin="c0_ddr4_dq20"/>
                        <pin_map port_index="21" component_pin="c0_ddr4_dq21"/>
                        <pin_map port_index="22" component_pin="c0_ddr4_dq22"/>
                        <pin_map port_index="23" component_pin="c0_ddr4_dq23"/>
                        <pin_map port_index="24" component_pin="c0_ddr4_dq24"/>
                        <pin_map port_index="25" component_pin="c0_ddr4_dq25"/>
                        <pin_map port_index="26" component_pin="c0_ddr4_dq26"/>
                        <pin_map port_index="27" component_pin="c0_ddr4_dq27"/>
                        <pin_map port_index="28" component_pin="c0_ddr4_dq28"/>
                        <pin_map port_index="29" component_pin="c0_ddr4_dq29"/>
                        <pin_map port_index="30" component_pin="c0_ddr4_dq30"/>
                        <pin_map port_index="31" component_pin="c0_ddr4_dq31"/>
                        <pin_map port_index="32" component_pin="c0_ddr4_dq32"/>
                        <pin_map port_index="33" component_pin="c0_ddr4_dq33"/>
                        <pin_map port_index="34" component_pin="c0_ddr4_dq34"/>
                        <pin_map port_index="35" component_pin="c0_ddr4_dq35"/>
                        <pin_map port_index="36" component_pin="c0_ddr4_dq36"/>
                        <pin_map port_index="37" component_pin="c0_ddr4_dq37"/>
                        <pin_map port_index="38" component_pin="c0_ddr4_dq38"/>
                        <pin_map port_index="39" component_pin="c0_ddr4_dq39"/>
                        <pin_map port_index="40" component_pin="c0_ddr4_dq40"/>
                        <pin_map port_index="41" component_pin="c0_ddr4_dq41"/>
                        <pin_map port_index="42" component_pin="c0_ddr4_dq42"/>
                        <pin_map port_index="43" component_pin="c0_ddr4_dq43"/>
                        <pin_map port_index="44" component_pin="c0_ddr4_dq44"/>
                        <pin_map port_index="45" component_pin="c0_ddr4_dq45"/>
                        <pin_map port_index="46" component_pin="c0_ddr4_dq46"/>
                        <pin_map port_index="47" component_pin="c0_ddr4_dq47"/>
                        <pin_map port_index="48" component_pin="c0_ddr4_dq48"/>
                        <pin_map port_index="49" component_pin="c0_ddr4_dq49"/>
                        <pin_map port_index="50" component_pin="c0_ddr4_dq50"/>
                        <pin_map port_index="51" component_pin="c0_ddr4_dq51"/>
                        <pin_map port_index="52" component_pin="c0_ddr4_dq52"/>
                        <pin_map port_index="53" component_pin="c0_ddr4_dq53"/>
                        <pin_map port_index="54" component_pin="c0_ddr4_dq54"/>
                        <pin_map port_index="55" component_pin="c0_ddr4_dq55"/>
                        <pin_map port_index="56" component_pin="c0_ddr4_dq56"/>
                        <pin_map port_index="57" component_pin="c0_ddr4_dq57"/>
                        <pin_map port_index="58" component_pin="c0_ddr4_dq58"/>
                        <pin_map port_index="59" component_pin="c0_ddr4_dq59"/>
                        <pin_map port_index="60" component_pin="c0_ddr4_dq60"/>
                        <pin_map port_index="61" component_pin="c0_ddr4_dq61"/>
                        <pin_map port_index="62" component_pin="c0_ddr4_dq62"/>
                        <pin_map port_index="63" component_pin="c0_ddr4_dq63"/>
                        <pin_map port_index="64" component_pin="c0_ddr4_dq64"/>
                        <pin_map port_index="65" component_pin="c0_ddr4_dq65"/>
                        <pin_map port_index="66" component_pin="c0_ddr4_dq66"/>
                        <pin_map port_index="67" component_pin="c0_ddr4_dq67"/>
                        <pin_map port_index="68" component_pin="c0_ddr4_dq68"/>
                        <pin_map port_index="69" component_pin="c0_ddr4_dq69"/>
                        <pin_map port_index="70" component_pin="c0_ddr4_dq70"/>
                        <pin_map port_index="71" component_pin="c0_ddr4_dq71"/>
                    </pin_maps>
                  </port_map>
                  <port_map logical_port="DQS_T" physical_port="c0_ddr4_dqs_t" dir="out" left="8" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c0_ddr4_dqs_t0"/>
                        <pin_map port_index="1" component_pin="c0_ddr4_dqs_t1"/>
                        <pin_map port_index="2" component_pin="c0_ddr4_dqs_t2"/>
                        <pin_map port_index="3" component_pin="c0_ddr4_dqs_t3"/>
                        <pin_map port_index="4" component_pin="c0_ddr4_dqs_t4"/>
                        <pin_map port_index="5" component_pin="c0_ddr4_dqs_t5"/>
                        <pin_map port_index="6" component_pin="c0_ddr4_dqs_t6"/>
                        <pin_map port_index="7" component_pin="c0_ddr4_dqs_t7"/>
                        <pin_map port_index="8" component_pin="c0_ddr4_dqs_t8"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="DQS_C" physical_port="c0_ddr4_dqs_c" dir="inout" left="8" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c0_ddr4_dqs_c0"/>
                        <pin_map port_index="1" component_pin="c0_ddr4_dqs_c1"/>
                        <pin_map port_index="2" component_pin="c0_ddr4_dqs_c2"/>
                        <pin_map port_index="3" component_pin="c0_ddr4_dqs_c3"/>
                        <pin_map port_index="4" component_pin="c0_ddr4_dqs_c4"/>
                        <pin_map port_index="5" component_pin="c0_ddr4_dqs_c5"/>
                        <pin_map port_index="6" component_pin="c0_ddr4_dqs_c6"/>
                        <pin_map port_index="7" component_pin="c0_ddr4_dqs_c7"/>
                        <pin_map port_index="8" component_pin="c0_ddr4_dqs_c8"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="ODT" physical_port="c0_ddr4_odt" dir="out" >
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c0_ddr4_odt0"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="RESET_N" physical_port="c0_ddr4_reset_n" dir="out">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c0_ddr4_reset_n"/>
                     </pin_maps>
                  </port_map>
               </port_maps>
            </interface>

            <interface mode="master" name="ddr4_sdram_c1" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram_c1" preset_proc="ddr4_preset">
               <port_maps>
                  <port_map logical_port="ACT_N" physical_port="c1_ddr4_act_n" dir="out">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c1_ddr4_act_n"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="ADR" physical_port="c1_ddr4_adr" dir="out" left="16" right="0">
                     <pin_maps>
                        <pin_map port_index="0"  component_pin="c1_ddr4_adr0"/>
                        <pin_map port_index="1"  component_pin="c1_ddr4_adr1"/>
                        <pin_map port_index="2"  component_pin="c1_ddr4_adr2"/>
                        <pin_map port_index="3"  component_pin="c1_ddr4_adr3"/>
                        <pin_map port_index="4"  component_pin="c1_ddr4_adr4"/>
                        <pin_map port_index="5"  component_pin="c1_ddr4_adr5"/>
                        <pin_map port_index="6"  component_pin="c1_ddr4_adr6"/>
                        <pin_map port_index="7"  component_pin="c1_ddr4_adr7"/>
                        <pin_map port_index="8"  component_pin="c1_ddr4_adr8"/>
                        <pin_map port_index="9"  component_pin="c1_ddr4_adr9"/>
                        <pin_map port_index="10" component_pin="c1_ddr4_adr10"/>
                        <pin_map port_index="11" component_pin="c1_ddr4_adr11"/>
                        <pin_map port_index="12" component_pin="c1_ddr4_adr12"/>
                        <pin_map port_index="13" component_pin="c1_ddr4_adr13"/>
                        <pin_map port_index="14" component_pin="c1_ddr4_adr14"/>
                        <pin_map port_index="15" component_pin="c1_ddr4_adr15"/>
                        <pin_map port_index="16" component_pin="c1_ddr4_adr16"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="BA" physical_port="c1_ddr4_ba" dir="out" left="1" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c1_ddr4_ba0"/>
                        <pin_map port_index="1" component_pin="c1_ddr4_ba1"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="BG" physical_port="c1_ddr4_bg" dir="out" >
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c1_ddr4_bg0"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="CK_T" physical_port="c1_ddr4_ck_t" dir="out">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c1_ddr4_ck_t0"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="CK_C" physical_port="c1_ddr4_ck_c" dir="out" >
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c1_ddr4_ck_c0"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="CKE" physical_port="c1_ddr4_cke" dir="out" >
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c1_ddr4_cke0"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="CS_N" physical_port="c1_ddr4_cs_n" dir="out" >
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c1_ddr4_cs0_n"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="DM_N" physical_port="c1_ddr4_dm_dbi_n" dir="inout" left="8" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c1_ddr4_dm_dbi_n0"/>
                        <pin_map port_index="1" component_pin="c1_ddr4_dm_dbi_n1"/>
                        <pin_map port_index="2" component_pin="c1_ddr4_dm_dbi_n2"/>
                        <pin_map port_index="3" component_pin="c1_ddr4_dm_dbi_n3"/>
                        <pin_map port_index="4" component_pin="c1_ddr4_dm_dbi_n4"/>
                        <pin_map port_index="5" component_pin="c1_ddr4_dm_dbi_n5"/>
                        <pin_map port_index="6" component_pin="c1_ddr4_dm_dbi_n6"/>
                        <pin_map port_index="7" component_pin="c1_ddr4_dm_dbi_n7"/>
                        <pin_map port_index="8" component_pin="c1_ddr4_dm_dbi_n8"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="DQ" physical_port="c1_ddr4_dq" dir="inout" left="71" right="0">
                     <pin_maps>
                        <pin_map port_index="0"  component_pin="c1_ddr4_dq0"/>
                        <pin_map port_index="1"  component_pin="c1_ddr4_dq1"/>
                        <pin_map port_index="2"  component_pin="c1_ddr4_dq2"/>
                        <pin_map port_index="3"  component_pin="c1_ddr4_dq3"/>
                        <pin_map port_index="4"  component_pin="c1_ddr4_dq4"/>
                        <pin_map port_index="5"  component_pin="c1_ddr4_dq5"/>
                        <pin_map port_index="6"  component_pin="c1_ddr4_dq6"/>
                        <pin_map port_index="7"  component_pin="c1_ddr4_dq7"/>
                        <pin_map port_index="8"  component_pin="c1_ddr4_dq8"/>
                        <pin_map port_index="9"  component_pin="c1_ddr4_dq9"/>
                        <pin_map port_index="10" component_pin="c1_ddr4_dq10"/>
                        <pin_map port_index="11" component_pin="c1_ddr4_dq11"/>
                        <pin_map port_index="12" component_pin="c1_ddr4_dq12"/>
                        <pin_map port_index="13" component_pin="c1_ddr4_dq13"/>
                        <pin_map port_index="14" component_pin="c1_ddr4_dq14"/>
                        <pin_map port_index="15" component_pin="c1_ddr4_dq15"/>
                        <pin_map port_index="16" component_pin="c1_ddr4_dq16"/>
                        <pin_map port_index="17" component_pin="c1_ddr4_dq17"/>
                        <pin_map port_index="18" component_pin="c1_ddr4_dq18"/>
                        <pin_map port_index="19" component_pin="c1_ddr4_dq19"/>
                        <pin_map port_index="20" component_pin="c1_ddr4_dq20"/>
                        <pin_map port_index="21" component_pin="c1_ddr4_dq21"/>
                        <pin_map port_index="22" component_pin="c1_ddr4_dq22"/>
                        <pin_map port_index="23" component_pin="c1_ddr4_dq23"/>
                        <pin_map port_index="24" component_pin="c1_ddr4_dq24"/>
                        <pin_map port_index="25" component_pin="c1_ddr4_dq25"/>
                        <pin_map port_index="26" component_pin="c1_ddr4_dq26"/>
                        <pin_map port_index="27" component_pin="c1_ddr4_dq27"/>
                        <pin_map port_index="28" component_pin="c1_ddr4_dq28"/>
                        <pin_map port_index="29" component_pin="c1_ddr4_dq29"/>
                        <pin_map port_index="30" component_pin="c1_ddr4_dq30"/>
                        <pin_map port_index="31" component_pin="c1_ddr4_dq31"/>
                        <pin_map port_index="32" component_pin="c1_ddr4_dq32"/>
                        <pin_map port_index="33" component_pin="c1_ddr4_dq33"/>
                        <pin_map port_index="34" component_pin="c1_ddr4_dq34"/>
                        <pin_map port_index="35" component_pin="c1_ddr4_dq35"/>
                        <pin_map port_index="36" component_pin="c1_ddr4_dq36"/>
                        <pin_map port_index="37" component_pin="c1_ddr4_dq37"/>
                        <pin_map port_index="38" component_pin="c1_ddr4_dq38"/>
                        <pin_map port_index="39" component_pin="c1_ddr4_dq39"/>
                        <pin_map port_index="40" component_pin="c1_ddr4_dq40"/>
                        <pin_map port_index="41" component_pin="c1_ddr4_dq41"/>
                        <pin_map port_index="42" component_pin="c1_ddr4_dq42"/>
                        <pin_map port_index="43" component_pin="c1_ddr4_dq43"/>
                        <pin_map port_index="44" component_pin="c1_ddr4_dq44"/>
                        <pin_map port_index="45" component_pin="c1_ddr4_dq45"/>
                        <pin_map port_index="46" component_pin="c1_ddr4_dq46"/>
                        <pin_map port_index="47" component_pin="c1_ddr4_dq47"/>
                        <pin_map port_index="48" component_pin="c1_ddr4_dq48"/>
                        <pin_map port_index="49" component_pin="c1_ddr4_dq49"/>
                        <pin_map port_index="50" component_pin="c1_ddr4_dq50"/>
                        <pin_map port_index="51" component_pin="c1_ddr4_dq51"/>
                        <pin_map port_index="52" component_pin="c1_ddr4_dq52"/>
                        <pin_map port_index="53" component_pin="c1_ddr4_dq53"/>
                        <pin_map port_index="54" component_pin="c1_ddr4_dq54"/>
                        <pin_map port_index="55" component_pin="c1_ddr4_dq55"/>
                        <pin_map port_index="56" component_pin="c1_ddr4_dq56"/>
                        <pin_map port_index="57" component_pin="c1_ddr4_dq57"/>
                        <pin_map port_index="58" component_pin="c1_ddr4_dq58"/>
                        <pin_map port_index="59" component_pin="c1_ddr4_dq59"/>
                        <pin_map port_index="60" component_pin="c1_ddr4_dq60"/>
                        <pin_map port_index="61" component_pin="c1_ddr4_dq61"/>
                        <pin_map port_index="62" component_pin="c1_ddr4_dq62"/>
                        <pin_map port_index="63" component_pin="c1_ddr4_dq63"/>
                        <pin_map port_index="64" component_pin="c1_ddr4_dq64"/>
                        <pin_map port_index="65" component_pin="c1_ddr4_dq65"/>
                        <pin_map port_index="66" component_pin="c1_ddr4_dq66"/>
                        <pin_map port_index="67" component_pin="c1_ddr4_dq67"/>
                        <pin_map port_index="68" component_pin="c1_ddr4_dq68"/>
                        <pin_map port_index="69" component_pin="c1_ddr4_dq69"/>
                        <pin_map port_index="70" component_pin="c1_ddr4_dq70"/>
                        <pin_map port_index="71" component_pin="c1_ddr4_dq71"/>
                    </pin_maps>
                  </port_map>
                  <port_map logical_port="DQS_T" physical_port="c1_ddr4_dqs_t" dir="out" left="8" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c1_ddr4_dqs_t0"/>
                        <pin_map port_index="1" component_pin="c1_ddr4_dqs_t1"/>
                        <pin_map port_index="2" component_pin="c1_ddr4_dqs_t2"/>
                        <pin_map port_index="3" component_pin="c1_ddr4_dqs_t3"/>
                        <pin_map port_index="4" component_pin="c1_ddr4_dqs_t4"/>
                        <pin_map port_index="5" component_pin="c1_ddr4_dqs_t5"/>
                        <pin_map port_index="6" component_pin="c1_ddr4_dqs_t6"/>
                        <pin_map port_index="7" component_pin="c1_ddr4_dqs_t7"/>
                        <pin_map port_index="8" component_pin="c1_ddr4_dqs_t8"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="DQS_C" physical_port="c1_ddr4_dqs_c" dir="inout" left="8" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c1_ddr4_dqs_c0"/>
                        <pin_map port_index="1" component_pin="c1_ddr4_dqs_c1"/>
                        <pin_map port_index="2" component_pin="c1_ddr4_dqs_c2"/>
                        <pin_map port_index="3" component_pin="c1_ddr4_dqs_c3"/>
                        <pin_map port_index="4" component_pin="c1_ddr4_dqs_c4"/>
                        <pin_map port_index="5" component_pin="c1_ddr4_dqs_c5"/>
                        <pin_map port_index="6" component_pin="c1_ddr4_dqs_c6"/>
                        <pin_map port_index="7" component_pin="c1_ddr4_dqs_c7"/>
                        <pin_map port_index="8" component_pin="c1_ddr4_dqs_c8"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="ODT" physical_port="c1_ddr4_odt" dir="out" >
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c1_ddr4_odt0"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="RESET_N" physical_port="c1_ddr4_reset_n" dir="out">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c1_ddr4_reset_n"/>
                     </pin_maps>
                  </port_map>
               </port_maps>
            </interface>

            <interface mode="master" name="ddr4_sdram_c2" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram_c2" preset_proc="ddr4_preset">
               <port_maps>
                  <port_map logical_port="ACT_N" physical_port="c2_ddr4_act_n" dir="out">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c2_ddr4_act_n"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="ADR" physical_port="c2_ddr4_adr" dir="out" left="16" right="0">
                     <pin_maps>
                        <pin_map port_index="0"  component_pin="c2_ddr4_adr0"/>
                        <pin_map port_index="1"  component_pin="c2_ddr4_adr1"/>
                        <pin_map port_index="2"  component_pin="c2_ddr4_adr2"/>
                        <pin_map port_index="3"  component_pin="c2_ddr4_adr3"/>
                        <pin_map port_index="4"  component_pin="c2_ddr4_adr4"/>
                        <pin_map port_index="5"  component_pin="c2_ddr4_adr5"/>
                        <pin_map port_index="6"  component_pin="c2_ddr4_adr6"/>
                        <pin_map port_index="7"  component_pin="c2_ddr4_adr7"/>
                        <pin_map port_index="8"  component_pin="c2_ddr4_adr8"/>
                        <pin_map port_index="9"  component_pin="c2_ddr4_adr9"/>
                        <pin_map port_index="10" component_pin="c2_ddr4_adr10"/>
                        <pin_map port_index="11" component_pin="c2_ddr4_adr11"/>
                        <pin_map port_index="12" component_pin="c2_ddr4_adr12"/>
                        <pin_map port_index="13" component_pin="c2_ddr4_adr13"/>
                        <pin_map port_index="14" component_pin="c2_ddr4_adr14"/>
                        <pin_map port_index="15" component_pin="c2_ddr4_adr15"/>
                        <pin_map port_index="16" component_pin="c2_ddr4_adr16"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="BA" physical_port="c2_ddr4_ba" dir="out" left="1" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c2_ddr4_ba0"/>
                        <pin_map port_index="1" component_pin="c2_ddr4_ba1"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="BG" physical_port="c2_ddr4_bg" dir="out" >
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c2_ddr4_bg0"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="CK_T" physical_port="c2_ddr4_ck_t" dir="out">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c2_ddr4_ck_t0"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="CK_C" physical_port="c2_ddr4_ck_c" dir="out" >
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c2_ddr4_ck_c0"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="CKE" physical_port="c2_ddr4_cke" dir="out" >
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c2_ddr4_cke0"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="CS_N" physical_port="c2_ddr4_cs_n" dir="out" >
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c2_ddr4_cs0_n"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="DM_N" physical_port="c2_ddr4_dm_dbi_n" dir="inout" left="8" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c2_ddr4_dm_dbi_n0"/>
                        <pin_map port_index="1" component_pin="c2_ddr4_dm_dbi_n1"/>
                        <pin_map port_index="2" component_pin="c2_ddr4_dm_dbi_n2"/>
                        <pin_map port_index="3" component_pin="c2_ddr4_dm_dbi_n3"/>
                        <pin_map port_index="4" component_pin="c2_ddr4_dm_dbi_n4"/>
                        <pin_map port_index="5" component_pin="c2_ddr4_dm_dbi_n5"/>
                        <pin_map port_index="6" component_pin="c2_ddr4_dm_dbi_n6"/>
                        <pin_map port_index="7" component_pin="c2_ddr4_dm_dbi_n7"/>
                        <pin_map port_index="8" component_pin="c2_ddr4_dm_dbi_n8"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="DQ" physical_port="c2_ddr4_dq" dir="inout" left="71" right="0">
                     <pin_maps>
                        <pin_map port_index="0"  component_pin="c2_ddr4_dq0"/>
                        <pin_map port_index="1"  component_pin="c2_ddr4_dq1"/>
                        <pin_map port_index="2"  component_pin="c2_ddr4_dq2"/>
                        <pin_map port_index="3"  component_pin="c2_ddr4_dq3"/>
                        <pin_map port_index="4"  component_pin="c2_ddr4_dq4"/>
                        <pin_map port_index="5"  component_pin="c2_ddr4_dq5"/>
                        <pin_map port_index="6"  component_pin="c2_ddr4_dq6"/>
                        <pin_map port_index="7"  component_pin="c2_ddr4_dq7"/>
                        <pin_map port_index="8"  component_pin="c2_ddr4_dq8"/>
                        <pin_map port_index="9"  component_pin="c2_ddr4_dq9"/>
                        <pin_map port_index="10" component_pin="c2_ddr4_dq10"/>
                        <pin_map port_index="11" component_pin="c2_ddr4_dq11"/>
                        <pin_map port_index="12" component_pin="c2_ddr4_dq12"/>
                        <pin_map port_index="13" component_pin="c2_ddr4_dq13"/>
                        <pin_map port_index="14" component_pin="c2_ddr4_dq14"/>
                        <pin_map port_index="15" component_pin="c2_ddr4_dq15"/>
                        <pin_map port_index="16" component_pin="c2_ddr4_dq16"/>
                        <pin_map port_index="17" component_pin="c2_ddr4_dq17"/>
                        <pin_map port_index="18" component_pin="c2_ddr4_dq18"/>
                        <pin_map port_index="19" component_pin="c2_ddr4_dq19"/>
                        <pin_map port_index="20" component_pin="c2_ddr4_dq20"/>
                        <pin_map port_index="21" component_pin="c2_ddr4_dq21"/>
                        <pin_map port_index="22" component_pin="c2_ddr4_dq22"/>
                        <pin_map port_index="23" component_pin="c2_ddr4_dq23"/>
                        <pin_map port_index="24" component_pin="c2_ddr4_dq24"/>
                        <pin_map port_index="25" component_pin="c2_ddr4_dq25"/>
                        <pin_map port_index="26" component_pin="c2_ddr4_dq26"/>
                        <pin_map port_index="27" component_pin="c2_ddr4_dq27"/>
                        <pin_map port_index="28" component_pin="c2_ddr4_dq28"/>
                        <pin_map port_index="29" component_pin="c2_ddr4_dq29"/>
                        <pin_map port_index="30" component_pin="c2_ddr4_dq30"/>
                        <pin_map port_index="31" component_pin="c2_ddr4_dq31"/>
                        <pin_map port_index="32" component_pin="c2_ddr4_dq32"/>
                        <pin_map port_index="33" component_pin="c2_ddr4_dq33"/>
                        <pin_map port_index="34" component_pin="c2_ddr4_dq34"/>
                        <pin_map port_index="35" component_pin="c2_ddr4_dq35"/>
                        <pin_map port_index="36" component_pin="c2_ddr4_dq36"/>
                        <pin_map port_index="37" component_pin="c2_ddr4_dq37"/>
                        <pin_map port_index="38" component_pin="c2_ddr4_dq38"/>
                        <pin_map port_index="39" component_pin="c2_ddr4_dq39"/>
                        <pin_map port_index="40" component_pin="c2_ddr4_dq40"/>
                        <pin_map port_index="41" component_pin="c2_ddr4_dq41"/>
                        <pin_map port_index="42" component_pin="c2_ddr4_dq42"/>
                        <pin_map port_index="43" component_pin="c2_ddr4_dq43"/>
                        <pin_map port_index="44" component_pin="c2_ddr4_dq44"/>
                        <pin_map port_index="45" component_pin="c2_ddr4_dq45"/>
                        <pin_map port_index="46" component_pin="c2_ddr4_dq46"/>
                        <pin_map port_index="47" component_pin="c2_ddr4_dq47"/>
                        <pin_map port_index="48" component_pin="c2_ddr4_dq48"/>
                        <pin_map port_index="49" component_pin="c2_ddr4_dq49"/>
                        <pin_map port_index="50" component_pin="c2_ddr4_dq50"/>
                        <pin_map port_index="51" component_pin="c2_ddr4_dq51"/>
                        <pin_map port_index="52" component_pin="c2_ddr4_dq52"/>
                        <pin_map port_index="53" component_pin="c2_ddr4_dq53"/>
                        <pin_map port_index="54" component_pin="c2_ddr4_dq54"/>
                        <pin_map port_index="55" component_pin="c2_ddr4_dq55"/>
                        <pin_map port_index="56" component_pin="c2_ddr4_dq56"/>
                        <pin_map port_index="57" component_pin="c2_ddr4_dq57"/>
                        <pin_map port_index="58" component_pin="c2_ddr4_dq58"/>
                        <pin_map port_index="59" component_pin="c2_ddr4_dq59"/>
                        <pin_map port_index="60" component_pin="c2_ddr4_dq60"/>
                        <pin_map port_index="61" component_pin="c2_ddr4_dq61"/>
                        <pin_map port_index="62" component_pin="c2_ddr4_dq62"/>
                        <pin_map port_index="63" component_pin="c2_ddr4_dq63"/>
                        <pin_map port_index="64" component_pin="c2_ddr4_dq64"/>
                        <pin_map port_index="65" component_pin="c2_ddr4_dq65"/>
                        <pin_map port_index="66" component_pin="c2_ddr4_dq66"/>
                        <pin_map port_index="67" component_pin="c2_ddr4_dq67"/>
                        <pin_map port_index="68" component_pin="c2_ddr4_dq68"/>
                        <pin_map port_index="69" component_pin="c2_ddr4_dq69"/>
                        <pin_map port_index="70" component_pin="c2_ddr4_dq70"/>
                        <pin_map port_index="71" component_pin="c2_ddr4_dq71"/>
                    </pin_maps>
                  </port_map>
                  <port_map logical_port="DQS_T" physical_port="c2_ddr4_dqs_t" dir="out" left="8" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c2_ddr4_dqs_t0"/>
                        <pin_map port_index="1" component_pin="c2_ddr4_dqs_t1"/>
                        <pin_map port_index="2" component_pin="c2_ddr4_dqs_t2"/>
                        <pin_map port_index="3" component_pin="c2_ddr4_dqs_t3"/>
                        <pin_map port_index="4" component_pin="c2_ddr4_dqs_t4"/>
                        <pin_map port_index="5" component_pin="c2_ddr4_dqs_t5"/>
                        <pin_map port_index="6" component_pin="c2_ddr4_dqs_t6"/>
                        <pin_map port_index="7" component_pin="c2_ddr4_dqs_t7"/>
                        <pin_map port_index="8" component_pin="c2_ddr4_dqs_t8"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="DQS_C" physical_port="c2_ddr4_dqs_c" dir="inout" left="8" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c2_ddr4_dqs_c0"/>
                        <pin_map port_index="1" component_pin="c2_ddr4_dqs_c1"/>
                        <pin_map port_index="2" component_pin="c2_ddr4_dqs_c2"/>
                        <pin_map port_index="3" component_pin="c2_ddr4_dqs_c3"/>
                        <pin_map port_index="4" component_pin="c2_ddr4_dqs_c4"/>
                        <pin_map port_index="5" component_pin="c2_ddr4_dqs_c5"/>
                        <pin_map port_index="6" component_pin="c2_ddr4_dqs_c6"/>
                        <pin_map port_index="7" component_pin="c2_ddr4_dqs_c7"/>
                        <pin_map port_index="8" component_pin="c2_ddr4_dqs_c8"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="ODT" physical_port="c2_ddr4_odt" dir="out" >
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c2_ddr4_odt0"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="RESET_N" physical_port="c2_ddr4_reset_n" dir="out">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c2_ddr4_reset_n"/>
                     </pin_maps>
                  </port_map>
               </port_maps>
            </interface>

            <interface mode="master" name="ddr4_sdram_c3" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram_c3" preset_proc="ddr4_preset">
               <port_maps>
                  <port_map logical_port="ACT_N" physical_port="c3_ddr4_act_n" dir="out">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c3_ddr4_act_n"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="ADR" physical_port="c3_ddr4_adr" dir="out" left="16" right="0">
                     <pin_maps>
                        <pin_map port_index="0"  component_pin="c3_ddr4_adr0"/>
                        <pin_map port_index="1"  component_pin="c3_ddr4_adr1"/>
                        <pin_map port_index="2"  component_pin="c3_ddr4_adr2"/>
                        <pin_map port_index="3"  component_pin="c3_ddr4_adr3"/>
                        <pin_map port_index="4"  component_pin="c3_ddr4_adr4"/>
                        <pin_map port_index="5"  component_pin="c3_ddr4_adr5"/>
                        <pin_map port_index="6"  component_pin="c3_ddr4_adr6"/>
                        <pin_map port_index="7"  component_pin="c3_ddr4_adr7"/>
                        <pin_map port_index="8"  component_pin="c3_ddr4_adr8"/>
                        <pin_map port_index="9"  component_pin="c3_ddr4_adr9"/>
                        <pin_map port_index="10" component_pin="c3_ddr4_adr10"/>
                        <pin_map port_index="11" component_pin="c3_ddr4_adr11"/>
                        <pin_map port_index="12" component_pin="c3_ddr4_adr12"/>
                        <pin_map port_index="13" component_pin="c3_ddr4_adr13"/>
                        <pin_map port_index="14" component_pin="c3_ddr4_adr14"/>
                        <pin_map port_index="15" component_pin="c3_ddr4_adr15"/>
                        <pin_map port_index="16" component_pin="c3_ddr4_adr16"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="BA" physical_port="c3_ddr4_ba" dir="out" left="1" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c3_ddr4_ba0"/>
                        <pin_map port_index="1" component_pin="c3_ddr4_ba1"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="BG" physical_port="c3_ddr4_bg" dir="out" >
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c3_ddr4_bg0"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="CK_T" physical_port="c3_ddr4_ck_t" dir="out">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c3_ddr4_ck_t0"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="CK_C" physical_port="c3_ddr4_ck_c" dir="out" >
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c3_ddr4_ck_c0"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="CKE" physical_port="c3_ddr4_cke" dir="out" >
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c3_ddr4_cke0"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="CS_N" physical_port="c3_ddr4_cs_n" dir="out" >
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c3_ddr4_cs0_n"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="DM_N" physical_port="c3_ddr4_dm_dbi_n" dir="inout" left="8" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c3_ddr4_dm_dbi_n0"/>
                        <pin_map port_index="1" component_pin="c3_ddr4_dm_dbi_n1"/>
                        <pin_map port_index="2" component_pin="c3_ddr4_dm_dbi_n2"/>
                        <pin_map port_index="3" component_pin="c3_ddr4_dm_dbi_n3"/>
                        <pin_map port_index="4" component_pin="c3_ddr4_dm_dbi_n4"/>
                        <pin_map port_index="5" component_pin="c3_ddr4_dm_dbi_n5"/>
                        <pin_map port_index="6" component_pin="c3_ddr4_dm_dbi_n6"/>
                        <pin_map port_index="7" component_pin="c3_ddr4_dm_dbi_n7"/>
                        <pin_map port_index="8" component_pin="c3_ddr4_dm_dbi_n8"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="DQ" physical_port="c3_ddr4_dq" dir="inout" left="71" right="0">
                     <pin_maps>
                        <pin_map port_index="0"  component_pin="c3_ddr4_dq0"/>
                        <pin_map port_index="1"  component_pin="c3_ddr4_dq1"/>
                        <pin_map port_index="2"  component_pin="c3_ddr4_dq2"/>
                        <pin_map port_index="3"  component_pin="c3_ddr4_dq3"/>
                        <pin_map port_index="4"  component_pin="c3_ddr4_dq4"/>
                        <pin_map port_index="5"  component_pin="c3_ddr4_dq5"/>
                        <pin_map port_index="6"  component_pin="c3_ddr4_dq6"/>
                        <pin_map port_index="7"  component_pin="c3_ddr4_dq7"/>
                        <pin_map port_index="8"  component_pin="c3_ddr4_dq8"/>
                        <pin_map port_index="9"  component_pin="c3_ddr4_dq9"/>
                        <pin_map port_index="10" component_pin="c3_ddr4_dq10"/>
                        <pin_map port_index="11" component_pin="c3_ddr4_dq11"/>
                        <pin_map port_index="12" component_pin="c3_ddr4_dq12"/>
                        <pin_map port_index="13" component_pin="c3_ddr4_dq13"/>
                        <pin_map port_index="14" component_pin="c3_ddr4_dq14"/>
                        <pin_map port_index="15" component_pin="c3_ddr4_dq15"/>
                        <pin_map port_index="16" component_pin="c3_ddr4_dq16"/>
                        <pin_map port_index="17" component_pin="c3_ddr4_dq17"/>
                        <pin_map port_index="18" component_pin="c3_ddr4_dq18"/>
                        <pin_map port_index="19" component_pin="c3_ddr4_dq19"/>
                        <pin_map port_index="20" component_pin="c3_ddr4_dq20"/>
                        <pin_map port_index="21" component_pin="c3_ddr4_dq21"/>
                        <pin_map port_index="22" component_pin="c3_ddr4_dq22"/>
                        <pin_map port_index="23" component_pin="c3_ddr4_dq23"/>
                        <pin_map port_index="24" component_pin="c3_ddr4_dq24"/>
                        <pin_map port_index="25" component_pin="c3_ddr4_dq25"/>
                        <pin_map port_index="26" component_pin="c3_ddr4_dq26"/>
                        <pin_map port_index="27" component_pin="c3_ddr4_dq27"/>
                        <pin_map port_index="28" component_pin="c3_ddr4_dq28"/>
                        <pin_map port_index="29" component_pin="c3_ddr4_dq29"/>
                        <pin_map port_index="30" component_pin="c3_ddr4_dq30"/>
                        <pin_map port_index="31" component_pin="c3_ddr4_dq31"/>
                        <pin_map port_index="32" component_pin="c3_ddr4_dq32"/>
                        <pin_map port_index="33" component_pin="c3_ddr4_dq33"/>
                        <pin_map port_index="34" component_pin="c3_ddr4_dq34"/>
                        <pin_map port_index="35" component_pin="c3_ddr4_dq35"/>
                        <pin_map port_index="36" component_pin="c3_ddr4_dq36"/>
                        <pin_map port_index="37" component_pin="c3_ddr4_dq37"/>
                        <pin_map port_index="38" component_pin="c3_ddr4_dq38"/>
                        <pin_map port_index="39" component_pin="c3_ddr4_dq39"/>
                        <pin_map port_index="40" component_pin="c3_ddr4_dq40"/>
                        <pin_map port_index="41" component_pin="c3_ddr4_dq41"/>
                        <pin_map port_index="42" component_pin="c3_ddr4_dq42"/>
                        <pin_map port_index="43" component_pin="c3_ddr4_dq43"/>
                        <pin_map port_index="44" component_pin="c3_ddr4_dq44"/>
                        <pin_map port_index="45" component_pin="c3_ddr4_dq45"/>
                        <pin_map port_index="46" component_pin="c3_ddr4_dq46"/>
                        <pin_map port_index="47" component_pin="c3_ddr4_dq47"/>
                        <pin_map port_index="48" component_pin="c3_ddr4_dq48"/>
                        <pin_map port_index="49" component_pin="c3_ddr4_dq49"/>
                        <pin_map port_index="50" component_pin="c3_ddr4_dq50"/>
                        <pin_map port_index="51" component_pin="c3_ddr4_dq51"/>
                        <pin_map port_index="52" component_pin="c3_ddr4_dq52"/>
                        <pin_map port_index="53" component_pin="c3_ddr4_dq53"/>
                        <pin_map port_index="54" component_pin="c3_ddr4_dq54"/>
                        <pin_map port_index="55" component_pin="c3_ddr4_dq55"/>
                        <pin_map port_index="56" component_pin="c3_ddr4_dq56"/>
                        <pin_map port_index="57" component_pin="c3_ddr4_dq57"/>
                        <pin_map port_index="58" component_pin="c3_ddr4_dq58"/>
                        <pin_map port_index="59" component_pin="c3_ddr4_dq59"/>
                        <pin_map port_index="60" component_pin="c3_ddr4_dq60"/>
                        <pin_map port_index="61" component_pin="c3_ddr4_dq61"/>
                        <pin_map port_index="62" component_pin="c3_ddr4_dq62"/>
                        <pin_map port_index="63" component_pin="c3_ddr4_dq63"/>
                        <pin_map port_index="64" component_pin="c3_ddr4_dq64"/>
                        <pin_map port_index="65" component_pin="c3_ddr4_dq65"/>
                        <pin_map port_index="66" component_pin="c3_ddr4_dq66"/>
                        <pin_map port_index="67" component_pin="c3_ddr4_dq67"/>
                        <pin_map port_index="68" component_pin="c3_ddr4_dq68"/>
                        <pin_map port_index="69" component_pin="c3_ddr4_dq69"/>
                        <pin_map port_index="70" component_pin="c3_ddr4_dq70"/>
                        <pin_map port_index="71" component_pin="c3_ddr4_dq71"/>
                    </pin_maps>
                  </port_map>
                  <port_map logical_port="DQS_T" physical_port="c3_ddr4_dqs_t" dir="out" left="8" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c3_ddr4_dqs_t0"/>
                        <pin_map port_index="1" component_pin="c3_ddr4_dqs_t1"/>
                        <pin_map port_index="2" component_pin="c3_ddr4_dqs_t2"/>
                        <pin_map port_index="3" component_pin="c3_ddr4_dqs_t3"/>
                        <pin_map port_index="4" component_pin="c3_ddr4_dqs_t4"/>
                        <pin_map port_index="5" component_pin="c3_ddr4_dqs_t5"/>
                        <pin_map port_index="6" component_pin="c3_ddr4_dqs_t6"/>
                        <pin_map port_index="7" component_pin="c3_ddr4_dqs_t7"/>
                        <pin_map port_index="8" component_pin="c3_ddr4_dqs_t8"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="DQS_C" physical_port="c3_ddr4_dqs_c" dir="inout" left="8" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c3_ddr4_dqs_c0"/>
                        <pin_map port_index="1" component_pin="c3_ddr4_dqs_c1"/>
                        <pin_map port_index="2" component_pin="c3_ddr4_dqs_c2"/>
                        <pin_map port_index="3" component_pin="c3_ddr4_dqs_c3"/>
                        <pin_map port_index="4" component_pin="c3_ddr4_dqs_c4"/>
                        <pin_map port_index="5" component_pin="c3_ddr4_dqs_c5"/>
                        <pin_map port_index="6" component_pin="c3_ddr4_dqs_c6"/>
                        <pin_map port_index="7" component_pin="c3_ddr4_dqs_c7"/>
                        <pin_map port_index="8" component_pin="c3_ddr4_dqs_c8"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="ODT" physical_port="c3_ddr4_odt" dir="out" >
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c3_ddr4_odt0"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="RESET_N" physical_port="c3_ddr4_reset_n" dir="out">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="c3_ddr4_reset_n"/>
                     </pin_maps>
                  </port_map>
               </port_maps>
            </interface>

            <interface mode="slave" name="ddr4_c0_sysclk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="ddr4_c0_sysclk">
               <parameters>
                  <parameter name="frequency" value="200000000"/>
               </parameters>
               <port_maps>
                  <port_map logical_port="CLK_P" physical_port="ddr4_c0_sysclk_p" dir="in">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="ddr4_c0_sysclk_p"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="CLK_N" physical_port="ddr4_c0_sysclk_n" dir="in">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="ddr4_c0_sysclk_n"/>
                     </pin_maps>
                  </port_map>
               </port_maps>
            </interface>

            <interface mode="slave" name="ddr4_c1_sysclk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="ddr4_c1_sysclk">
               <parameters>
                  <parameter name="frequency" value="200000000"/>
               </parameters>
               <port_maps>
                  <port_map logical_port="CLK_P" physical_port="ddr4_c1_sysclk_p" dir="in">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="ddr4_c1_sysclk_p"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="CLK_N" physical_port="ddr4_c1_sysclk_n" dir="in">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="ddr4_c1_sysclk_n"/>
                     </pin_maps>
                  </port_map>
               </port_maps>
            </interface>

            <interface mode="slave" name="ddr4_c2_sysclk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="ddr4_c2_sysclk">
               <parameters>
                  <parameter name="frequency" value="200000000"/>
               </parameters>
               <port_maps>
                  <port_map logical_port="CLK_P" physical_port="ddr4_c2_sysclk_p" dir="in">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="ddr4_c2_sysclk_p"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="CLK_N" physical_port="ddr4_c2_sysclk_n" dir="in">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="ddr4_c2_sysclk_n"/>
                     </pin_maps>
                  </port_map>
               </port_maps>
            </interface>

            <interface mode="slave" name="ddr4_c3_sysclk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="ddr4_c3_sysclk">
               <parameters>
                  <parameter name="frequency" value="200000000"/>
               </parameters>
               <port_maps>
                  <port_map logical_port="CLK_P" physical_port="ddr4_c3_sysclk_p" dir="in">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="ddr4_c3_sysclk_p"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="CLK_N" physical_port="ddr4_c3_sysclk_n" dir="in">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="ddr4_c3_sysclk_n"/>
                     </pin_maps>
                  </port_map>
               </port_maps>
            </interface>

            <interface mode="master" name="qsfp0_4x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp0">
               <port_maps>
                  <port_map logical_port="GTX_N" physical_port="qsfp0_txn4" dir="out" left="3" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="qsfp0_TX_N0"/>
                        <pin_map port_index="1" component_pin="qsfp0_TX_N1"/>
                        <pin_map port_index="2" component_pin="qsfp0_TX_N2"/>
                        <pin_map port_index="3" component_pin="qsfp0_TX_N3"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="GTX_P" physical_port="qsfp0_txp4" dir="out" left="3" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="qsfp0_TX_P0"/>
                        <pin_map port_index="1" component_pin="qsfp0_TX_P1"/>
                        <pin_map port_index="2" component_pin="qsfp0_TX_P2"/>
                        <pin_map port_index="3" component_pin="qsfp0_TX_P3"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="GRX_N" physical_port="qsfp0_rxn4" dir="in" left="3" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="qsfp0_RX_N0"/>
                        <pin_map port_index="1" component_pin="qsfp0_RX_N1"/>
                        <pin_map port_index="2" component_pin="qsfp0_RX_N2"/>
                        <pin_map port_index="3" component_pin="qsfp0_RX_N3"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="GRX_P" physical_port="qsfp0_rxp4" dir="in" left="3" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="qsfp0_RX_P0"/>
                        <pin_map port_index="1" component_pin="qsfp0_RX_P1"/>
                        <pin_map port_index="2" component_pin="qsfp0_RX_P2"/>
                        <pin_map port_index="3" component_pin="qsfp0_RX_P3"/>
                     </pin_maps>
                  </port_map>
               </port_maps>
            </interface>

            <interface mode="master" name="qsfp1_4x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp1">
               <port_maps>
                  <port_map logical_port="GTX_N" physical_port="qsfp1_txn4" dir="out" left="3" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="qsfp1_TX_N0"/>
                        <pin_map port_index="1" component_pin="qsfp1_TX_N1"/>
                        <pin_map port_index="2" component_pin="qsfp1_TX_N2"/>
                        <pin_map port_index="3" component_pin="qsfp1_TX_N3"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="GTX_P" physical_port="qsfp1_txp4" dir="out" left="3" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="qsfp1_TX_P0"/>
                        <pin_map port_index="1" component_pin="qsfp1_TX_P1"/>
                        <pin_map port_index="2" component_pin="qsfp1_TX_P2"/>
                        <pin_map port_index="3" component_pin="qsfp1_TX_P3"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="GRX_N" physical_port="qsfp1_rxn4" dir="in" left="3" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="qsfp1_RX_N0"/>
                        <pin_map port_index="1" component_pin="qsfp1_RX_N1"/>
                        <pin_map port_index="2" component_pin="qsfp1_RX_N2"/>
                        <pin_map port_index="3" component_pin="qsfp1_RX_N3"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="GRX_P" physical_port="qsfp1_rxp4" dir="in" left="3" right="0">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="qsfp1_RX_P0"/>
                        <pin_map port_index="1" component_pin="qsfp1_RX_P1"/>
                        <pin_map port_index="2" component_pin="qsfp1_RX_P2"/>
                        <pin_map port_index="3" component_pin="qsfp1_RX_P3"/>
                     </pin_maps>
                  </port_map>
               </port_maps>
            </interface>

            <interface mode="slave" name="qsfp0_161mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="qsfp0">
               <parameters>
                  <parameter name="frequency" value="161132812"/>
               </parameters>
               <port_maps>
                  <port_map logical_port="CLK_P" physical_port="qsfp0_161mhz_p" dir="in">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="qsfp0_161mhz_p"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="CLK_N" physical_port="qsfp0_161mhz_n" dir="in">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="qsfp0_161mhz_n"/>
                     </pin_maps>
                  </port_map>
               </port_maps>
            </interface>

            <interface mode="slave" name="qsfp1_161mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="qsfp1">
               <parameters>
                  <parameter name="frequency" value="161132812"/>
               </parameters>
               <port_maps>
                  <port_map logical_port="CLK_P" physical_port="qsfp1_161mhz_p" dir="in">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="qsfp1_161mhz_p"/>
                     </pin_maps>
                  </port_map>
                  <port_map logical_port="CLK_N" physical_port="qsfp1_161mhz_n" dir="in">
                     <pin_maps>
                        <pin_map port_index="0" component_pin="qsfp1_161mhz_n"/>
                     </pin_maps>
                  </port_map>
               </port_maps>
            </interface>

         </interfaces>
      </component>

      <component name="ddr4_sdram_c0" type="chip" major_group="External Memory" sub_type="ddr">
         <component_modes>
            <component_mode name="ddr4_sdram_c0" display_name="ddr4_sdram_c0">
               <interfaces>
                  <interface name="ddr4_sdram_c0"/>
                  <interface name="ddr4_c0_sysclk" optional="true"/>
               </interfaces>
            </component_mode>
         </component_modes>
      </component>

      <component name="ddr4_sdram_c1" type="chip" major_group="External Memory" sub_type="ddr">
         <component_modes>
            <component_mode name="ddr4_sdram_c1" display_name="ddr4_sdram_c1">
               <interfaces>
                  <interface name="ddr4_sdram_c1"/>
                  <interface name="ddr4_c1_sysclk" optional="true"/>
               </interfaces>
            </component_mode>
         </component_modes>
      </component>

      <component name="ddr4_sdram_c2" type="chip" major_group="External Memory" sub_type="ddr">
         <component_modes>
            <component_mode name="ddr4_sdram_c2" display_name="ddr4_sdram_c2">
               <interfaces>
                  <interface name="ddr4_sdram_c2"/>
                  <interface name="ddr4_c2_sysclk" optional="true"/>
               </interfaces>
            </component_mode>
         </component_modes>
      </component>

      <component name="ddr4_sdram_c3" type="chip" major_group="External Memory" sub_type="ddr">
         <component_modes>
            <component_mode name="ddr4_sdram_c3" display_name="ddr4_sdram_c3">
               <interfaces>
                  <interface name="ddr4_sdram_c3"/>
                  <interface name="ddr4_c3_sysclk" optional="true"/>
               </interfaces>
            </component_mode>
         </component_modes>
      </component>

      <component name="ddr4_c0_sysclk" type="chip" major_group="Clock Sources" sub_type="system_clock">
         <parameters>
            <parameter name="frequency" value="200000000"/>
         </parameters>
      </component>

      <component name="ddr4_c1_sysclk" type="chip" major_group="Clock Sources" sub_type="system_clock">
         <parameters>
            <parameter name="frequency" value="200000000"/>
         </parameters>
      </component>

      <component name="ddr4_c2_sysclk" type="chip" major_group="Clock Sources" sub_type="system_clock">
         <parameters>
            <parameter name="frequency" value="200000000"/>
         </parameters>
      </component>

      <component name="ddr4_c3_sysclk" type="chip" major_group="Clock Sources" sub_type="system_clock">
         <parameters>
            <parameter name="frequency" value="200000000"/>
         </parameters>
      </component>

      <component name="qsfp0" type="chip" major_group="Ethernet Configurations" sub_type="sfp">
         <component_modes>
            <component_mode name="qsfp0_4x_161" display_name="qsfp0_4x_161">
               <interfaces>
                  <interface name="qsfp0_4x"/>
                  <interface name="qsfp0_161mhz" optional="true"/>
               </interfaces>
            </component_mode>
         </component_modes>
      </component>

      <component name="qsfp1" type="chip" major_group="Ethernet Configurations" sub_type="sfp">
         <component_modes>
            <component_mode name="qsfp1_4x_161" display_name="qsfp1_4x_161">
               <interfaces>
                  <interface name="qsfp1_4x"/>
                  <interface name="qsfp1_161mhz" optional="true"/>
               </interfaces>
            </component_mode>
         </component_modes>
      </component>

   </components>

   <connections>

      <connection name="part0_ddr4_sdram_c0" component1="part0" component2="ddr4_sdram_c0">
         <connection_map name="part0_ddr4_sdram_c0_0" c1_st_index="0" c1_end_index="125" c2_st_index="0" c2_end_index="125"/>
      </connection>

      <connection name="part0_ddr4_sdram_c1" component1="part0" component2="ddr4_sdram_c1">
         <connection_map name="part0_ddr4_sdram_c1_0" c1_st_index="128" c1_end_index="253" c2_st_index="0" c2_end_index="125"/>
      </connection>

      <connection name="part0_ddr4_sdram_c2" component1="part0" component2="ddr4_sdram_c2">
         <connection_map name="part0_ddr4_sdram_c2_0" c1_st_index="256" c1_end_index="381" c2_st_index="0" c2_end_index="125"/>
      </connection>

      <connection name="part0_ddr4_sdram_c3" component1="part0" component2="ddr4_sdram_c3">
         <connection_map name="part0_ddr4_sdram_c3_0" c1_st_index="384" c1_end_index="509" c2_st_index="0" c2_end_index="125"/>
      </connection>

      <connection name="part0_ddr4_c0_sysclk" component1="part0" component2="ddr4_c0_sysclk">
         <connection_map name="part0_ddr4_c0_sysclk_0" c1_st_index="126" c1_end_index="127" c2_st_index="0" c2_end_index="1"/>
      </connection>

      <connection name="part0_ddr4_c1_sysclk" component1="part0" component2="ddr4_c1_sysclk">
         <connection_map name="part0_ddr4_c1_sysclk_0" c1_st_index="254" c1_end_index="255" c2_st_index="0" c2_end_index="1"/>
      </connection>

      <connection name="part0_ddr4_c2_sysclk" component1="part0" component2="ddr4_c2_sysclk">
         <connection_map name="part0_ddr4_c2_sysclk_0" c1_st_index="382" c1_end_index="383" c2_st_index="0" c2_end_index="1"/>
      </connection>

      <connection name="part0_ddr4_c3_sysclk" component1="part0" component2="ddr4_c3_sysclk">
         <connection_map name="part0_ddr4_c3_sysclk_0" c1_st_index="510" c1_end_index="511" c2_st_index="0" c2_end_index="1"/>
      </connection>

      <connection name="part0_qsfp0" component1="part0" component2="qsfp0">
         <connection_map name="part0_qsfp0_0" c1_st_index="512" c1_end_index="529" c2_st_index="0" c2_end_index="17"/>
      </connection>

      <connection name="part0_qsfp1" component1="part0" component2="qsfp1">
         <connection_map name="part0_qsfp1_0" c1_st_index="530" c1_end_index="547" c2_st_index="0" c2_end_index="17"/>
      </connection>

   </connections>

</board>
