lbl_80336EA0:
/* 80336EA0 00000000  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 80336EA4 00000004  7C 08 02 A6 */	mflr r0
/* 80336EA8 00000008  90 01 00 44 */	stw r0, 0x44(r1)
/* 80336EAC 0000000C  39 61 00 40 */	addi r11, r1, 0x40
/* 80336EB0 00000010  48 02 B3 29 */	bl _savegpr_28
/* 80336EB4 00000014  7C 7C 1B 78 */	mr r28, r3
/* 80336EB8 00000018  7C 9E 23 78 */	mr r30, r4
/* 80336EBC 0000001C  7C BD 2B 78 */	mr r29, r5
/* 80336EC0 00000020  3B E0 00 00 */	li r31, 0
/* 80336EC4 00000024  38 61 00 08 */	addi r3, r1, 8
/* 80336EC8 00000028  48 00 04 89 */	bl __ct__15J3DShapeFactoryFRC13J3DShapeBlock
/* 80336ECC 0000002C  A0 9E 00 08 */	lhz r4, 8(r30)
/* 80336ED0 00000030  80 1E 00 14 */	lwz r0, 0x14(r30)
/* 80336ED4 00000034  28 00 00 00 */	cmplwi r0, 0
/* 80336ED8 00000038  41 82 00 08 */	beq lbl_80336EE0
/* 80336EDC 0000003C  3B E0 00 10 */	li r31, 0x10
lbl_80336EE0:
/* 80336EE0 00000000  54 80 10 3A */	slwi r0, r4, 2
/* 80336EE4 00000004  7F FF 02 14 */	add r31, r31, r0
/* 80336EE8 00000008  38 61 00 08 */	addi r3, r1, 8
/* 80336EEC 0000000C  48 00 0A ED */	bl calcSizeVcdVatCmdBuffer__15J3DShapeFactoryFUl
/* 80336EF0 00000010  7F FF 1A 14 */	add r31, r31, r3
/* 80336EF4 00000014  83 DC 00 14 */	lwz r30, 0x14(r28)
/* 80336EF8 00000018  48 00 00 24 */	b lbl_80336F1C
lbl_80336EFC:
/* 80336EFC 00000000  28 00 00 12 */	cmplwi r0, 0x12
/* 80336F00 00000004  40 82 00 18 */	bne lbl_80336F18
/* 80336F04 00000008  38 61 00 08 */	addi r3, r1, 8
/* 80336F08 0000000C  A0 9E 00 02 */	lhz r4, 2(r30)
/* 80336F0C 00000010  7F A5 EB 78 */	mr r5, r29
/* 80336F10 00000014  48 00 0A 35 */	bl calcSize__15J3DShapeFactoryFiUl
/* 80336F14 00000018  7F FF 1A 14 */	add r31, r31, r3
lbl_80336F18:
/* 80336F18 00000000  3B DE 00 04 */	addi r30, r30, 4
lbl_80336F1C:
/* 80336F1C 00000000  A0 1E 00 00 */	lhz r0, 0(r30)
/* 80336F20 00000004  28 00 00 00 */	cmplwi r0, 0
/* 80336F24 00000008  40 82 FF D8 */	bne lbl_80336EFC
/* 80336F28 0000000C  7F E3 FB 78 */	mr r3, r31
/* 80336F2C 00000010  39 61 00 40 */	addi r11, r1, 0x40
/* 80336F30 00000014  48 02 B2 F5 */	bl _restgpr_28
/* 80336F34 00000018  80 01 00 44 */	lwz r0, 0x44(r1)
/* 80336F38 0000001C  7C 08 03 A6 */	mtlr r0
/* 80336F3C 00000020  38 21 00 40 */	addi r1, r1, 0x40
/* 80336F40 00000024  4E 80 00 20 */	blr 
