read_verilog ../top.v
proc
share
synth -top top

