

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Tue Mar 17 16:13:37 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv2d
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      7.33|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2067609|  2067609|  2067609|  2067609|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |  2067607|  2067607|         5|          1|          1|  2067604|    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_8 (4)  [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecMemCore(i288* %p_hw_input_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_9 (5)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i288* %p_hw_input_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_10 (6)  [1/1] 1.59ns  loc: hls_target.cpp:67
newFuncRoot:2  br label %.preheader


 <State 2>: 7.33ns
ST_2: indvar_flatten (8)  [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i21 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader.preheader ]

ST_2: p_hw_output_y_scan_1 (9)  [1/1] 0.00ns  loc: hls_target.cpp:69
.preheader:1  %p_hw_output_y_scan_1 = phi i11 [ 0, %newFuncRoot ], [ %p_hw_output_y_scan_s, %.preheader.preheader ]

ST_2: p_hw_output_x_scan_2 (10)  [1/1] 0.00ns
.preheader:2  %p_hw_output_x_scan_2 = phi i11 [ 0, %newFuncRoot ], [ %p_hw_output_x_scan_1, %.preheader.preheader ]

ST_2: exitcond_flatten (11)  [1/1] 3.15ns
.preheader:3  %exitcond_flatten = icmp eq i21 %indvar_flatten, -29548

ST_2: indvar_flatten_next (12)  [1/1] 2.59ns
.preheader:4  %indvar_flatten_next = add i21 %indvar_flatten, 1

ST_2: StgValue_16 (13)  [1/1] 0.00ns
.preheader:5  br i1 %exitcond_flatten, label %.exitStub, label %.preheader.preheader

ST_2: exitcond8 (16)  [1/1] 2.94ns  loc: hls_target.cpp:69
.preheader.preheader:1  %exitcond8 = icmp eq i11 %p_hw_output_x_scan_2, -130

ST_2: p_hw_output_x_scan_s (17)  [1/1] 2.07ns  loc: hls_target.cpp:69
.preheader.preheader:2  %p_hw_output_x_scan_s = select i1 %exitcond8, i11 0, i11 %p_hw_output_x_scan_2

ST_2: p_hw_output_x_scan_1 (68)  [1/1] 2.33ns  loc: hls_target.cpp:69
.preheader.preheader:53  %p_hw_output_x_scan_1 = add i11 1, %p_hw_output_x_scan_s


 <State 3>: 4.77ns
ST_3: p_hw_output_y_scan_2 (18)  [1/1] 2.33ns  loc: hls_target.cpp:67
.preheader.preheader:3  %p_hw_output_y_scan_2 = add i11 1, %p_hw_output_y_scan_1

ST_3: tmp5 (20)  [1/1] 2.94ns  loc: hls_target.cpp:159
.preheader.preheader:5  %tmp5 = icmp eq i11 %p_hw_output_y_scan_1, -971

ST_3: p_hw_output_y_scan_s (22)  [1/1] 2.07ns  loc: hls_target.cpp:69
.preheader.preheader:7  %p_hw_output_y_scan_s = select i1 %exitcond8, i11 %p_hw_output_y_scan_2, i11 %p_hw_output_y_scan_1

ST_3: tmp_value_V (25)  [1/1] 2.45ns  loc: hls_target.cpp:75
.preheader.preheader:10  %tmp_value_V = call i288 @_ssdm_op_Read.ap_fifo.volatile.i288P(i288* %p_hw_input_stencil_stream_V_value_V)

ST_3: p_346 (26)  [1/1] 0.00ns  loc: hls_target.cpp:84
.preheader.preheader:11  %p_346 = trunc i288 %tmp_value_V to i8

ST_3: p_349_cast (27)  [1/1] 0.00ns  loc: hls_target.cpp:87
.preheader.preheader:12  %p_349_cast = zext i8 %p_346 to i9

ST_3: tmp_2 (28)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:13  %tmp_2 = call i7 @_ssdm_op_PartSelect.i7.i288.i32.i32(i288 %tmp_value_V, i32 32, i32 38)

ST_3: p_355 (29)  [1/1] 0.00ns  loc: hls_target.cpp:94
.preheader.preheader:14  %p_355 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_2, i1 false)

ST_3: p_356_cast (30)  [1/1] 0.00ns  loc: hls_target.cpp:95
.preheader.preheader:15  %p_356_cast = zext i8 %p_355 to i9

ST_3: p_357 (31)  [1/1] 2.32ns  loc: hls_target.cpp:96
.preheader.preheader:16  %p_357 = add i9 %p_356_cast, %p_349_cast

ST_3: p_360 (33)  [1/1] 0.00ns  loc: hls_target.cpp:100
.preheader.preheader:18  %p_360 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %tmp_value_V, i32 64, i32 71)

ST_3: p_363_cast_cast (34)  [1/1] 0.00ns  loc: hls_target.cpp:100
.preheader.preheader:19  %p_363_cast_cast = zext i8 %p_360 to i9

ST_3: tmp_3 (35)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:20  %tmp_3 = call i7 @_ssdm_op_PartSelect.i7.i288.i32.i32(i288 %tmp_value_V, i32 96, i32 102)

ST_3: p_369 (36)  [1/1] 0.00ns  loc: hls_target.cpp:110
.preheader.preheader:21  %p_369 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_3, i1 false)

ST_3: p_370_cast_cast (37)  [1/1] 0.00ns  loc: hls_target.cpp:112
.preheader.preheader:22  %p_370_cast_cast = zext i8 %p_369 to i9

ST_3: tmp1 (38)  [1/1] 2.32ns  loc: hls_target.cpp:112
.preheader.preheader:23  %tmp1 = add i9 %p_370_cast_cast, %p_363_cast_cast

ST_3: tmp_4 (42)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:27  %tmp_4 = call i6 @_ssdm_op_PartSelect.i6.i288.i32.i32(i288 %tmp_value_V, i32 128, i32 133)

ST_3: tmp_5 (45)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:30  %tmp_5 = call i7 @_ssdm_op_PartSelect.i7.i288.i32.i32(i288 %tmp_value_V, i32 160, i32 166)

ST_3: p_388 (48)  [1/1] 0.00ns  loc: hls_target.cpp:132
.preheader.preheader:33  %p_388 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %tmp_value_V, i32 192, i32 199)

ST_3: p_391_cast_cast (49)  [1/1] 0.00ns  loc: hls_target.cpp:132
.preheader.preheader:34  %p_391_cast_cast = zext i8 %p_388 to i9

ST_3: tmp_6 (50)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:35  %tmp_6 = call i7 @_ssdm_op_PartSelect.i7.i288.i32.i32(i288 %tmp_value_V, i32 224, i32 230)

ST_3: p_397 (51)  [1/1] 0.00ns  loc: hls_target.cpp:142
.preheader.preheader:36  %p_397 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_6, i1 false)

ST_3: p_398_cast_cast (52)  [1/1] 0.00ns  loc: hls_target.cpp:144
.preheader.preheader:37  %p_398_cast_cast = zext i8 %p_397 to i9

ST_3: tmp4 (54)  [1/1] 2.32ns  loc: hls_target.cpp:144
.preheader.preheader:39  %tmp4 = add i9 %p_398_cast_cast, %p_391_cast_cast

ST_3: p_402 (60)  [1/1] 0.00ns  loc: hls_target.cpp:148
.preheader.preheader:45  %p_402 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %tmp_value_V, i32 256, i32 263)

ST_3: tmp_s (64)  [1/1] 2.94ns  loc: hls_target.cpp:159
.preheader.preheader:49  %tmp_s = icmp eq i11 %p_hw_output_x_scan_s, -131


 <State 4>: 2.94ns
ST_4: tmp_mid1 (19)  [1/1] 2.94ns  loc: hls_target.cpp:159
.preheader.preheader:4  %tmp_mid1 = icmp eq i11 %p_hw_output_y_scan_2, -971

ST_4: p_357_cast (32)  [1/1] 0.00ns  loc: hls_target.cpp:96
.preheader.preheader:17  %p_357_cast = zext i9 %p_357 to i10

ST_4: tmp1_cast (39)  [1/1] 0.00ns  loc: hls_target.cpp:112
.preheader.preheader:24  %tmp1_cast = zext i9 %tmp1 to i10

ST_4: p_371 (40)  [1/1] 2.32ns  loc: hls_target.cpp:112
.preheader.preheader:25  %p_371 = add i10 %p_357_cast, %tmp1_cast

ST_4: p_383 (46)  [1/1] 0.00ns  loc: hls_target.cpp:126
.preheader.preheader:31  %p_383 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_5, i1 false)

ST_4: p_384_cast_cast (47)  [1/1] 0.00ns  loc: hls_target.cpp:126
.preheader.preheader:32  %p_384_cast_cast = zext i8 %p_383 to i10

ST_4: tmp4_cast (55)  [1/1] 0.00ns  loc: hls_target.cpp:144
.preheader.preheader:40  %tmp4_cast = zext i9 %tmp4 to i10

ST_4: tmp3 (56)  [1/1] 2.32ns  loc: hls_target.cpp:144
.preheader.preheader:41  %tmp3 = add i10 %p_384_cast_cast, %tmp4_cast


 <State 5>: 3.76ns
ST_5: tmp_mid2 (21)  [1/1] 0.00ns  loc: hls_target.cpp:159 (grouped into LUT with out node tmp_last_V)
.preheader.preheader:6  %tmp_mid2 = select i1 %exitcond8, i1 %tmp_mid1, i1 %tmp5

ST_5: p_371_cast (41)  [1/1] 0.00ns  loc: hls_target.cpp:112
.preheader.preheader:26  %p_371_cast = zext i10 %p_371 to i11

ST_5: p_376 (43)  [1/1] 0.00ns  loc: hls_target.cpp:118
.preheader.preheader:28  %p_376 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_4, i2 0)

ST_5: p_377_cast (44)  [1/1] 0.00ns  loc: hls_target.cpp:119
.preheader.preheader:29  %p_377_cast = zext i8 %p_376 to i11

ST_5: tmp2 (53)  [1/1] 1.88ns  loc: hls_target.cpp:144
.preheader.preheader:38  %tmp2 = add i11 %p_377_cast, %p_371_cast

ST_5: tmp3_cast (57)  [1/1] 0.00ns  loc: hls_target.cpp:144
.preheader.preheader:42  %tmp3_cast = zext i10 %tmp3 to i11

ST_5: p_399 (58)  [1/1] 1.88ns  loc: hls_target.cpp:144
.preheader.preheader:43  %p_399 = add i11 %tmp2, %tmp3_cast

ST_5: tmp_last_V (65)  [1/1] 2.07ns  loc: hls_target.cpp:159 (out node of the LUT)
.preheader.preheader:50  %tmp_last_V = and i1 %tmp_s, %tmp_mid2


 <State 6>: 2.33ns
ST_6: empty (15)  [1/1] 0.00ns
.preheader.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2067604, i64 2067604, i64 2067604)

ST_6: tmp_1 (23)  [1/1] 0.00ns  loc: hls_target.cpp:70
.preheader.preheader:8  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

ST_6: StgValue_64 (24)  [1/1] 0.00ns  loc: hls_target.cpp:71
.preheader.preheader:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_6: p_399_cast (59)  [1/1] 0.00ns  loc: hls_target.cpp:144
.preheader.preheader:44  %p_399_cast = zext i11 %p_399 to i12

ST_6: p_405_cast (61)  [1/1] 0.00ns  loc: hls_target.cpp:151
.preheader.preheader:46  %p_405_cast = zext i8 %p_402 to i12

ST_6: p_406 (62)  [1/1] 2.33ns  loc: hls_target.cpp:152
.preheader.preheader:47  %p_406 = add i12 %p_405_cast, %p_399_cast

ST_6: p_409 (63)  [1/1] 0.00ns  loc: hls_target.cpp:156
.preheader.preheader:48  %p_409 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_406, i32 4, i32 11)

ST_6: StgValue_69 (66)  [1/1] 0.00ns  loc: hls_target.cpp:164
.preheader.preheader:51  call void @_ssdm_op_Write.ap_auto.volatile.i8P.i1P(i8* %hw_output_V_value_V, i1* %hw_output_V_last_V, i8 %p_409, i1 %tmp_last_V)

ST_6: empty_76 (67)  [1/1] 0.00ns  loc: hls_target.cpp:166
.preheader.preheader:52  %empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_1)

ST_6: StgValue_71 (69)  [1/1] 0.00ns  loc: hls_target.cpp:69
.preheader.preheader:54  br label %.preheader


 <State 7>: 0.00ns
ST_7: StgValue_72 (71)  [1/1] 0.00ns
.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_hw_input_stencil_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hw_output_V_value_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ hw_output_V_last_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8           (specmemcore      ) [ 00000000]
StgValue_9           (specinterface    ) [ 00000000]
StgValue_10          (br               ) [ 01111110]
indvar_flatten       (phi              ) [ 00100000]
p_hw_output_y_scan_1 (phi              ) [ 00110000]
p_hw_output_x_scan_2 (phi              ) [ 00100000]
exitcond_flatten     (icmp             ) [ 00111110]
indvar_flatten_next  (add              ) [ 01111110]
StgValue_16          (br               ) [ 00000000]
exitcond8            (icmp             ) [ 00111100]
p_hw_output_x_scan_s (select           ) [ 00110000]
p_hw_output_x_scan_1 (add              ) [ 01111110]
p_hw_output_y_scan_2 (add              ) [ 00101000]
tmp5                 (icmp             ) [ 00101100]
p_hw_output_y_scan_s (select           ) [ 01101110]
tmp_value_V          (read             ) [ 00000000]
p_346                (trunc            ) [ 00000000]
p_349_cast           (zext             ) [ 00000000]
tmp_2                (partselect       ) [ 00000000]
p_355                (bitconcatenate   ) [ 00000000]
p_356_cast           (zext             ) [ 00000000]
p_357                (add              ) [ 00101000]
p_360                (partselect       ) [ 00000000]
p_363_cast_cast      (zext             ) [ 00000000]
tmp_3                (partselect       ) [ 00000000]
p_369                (bitconcatenate   ) [ 00000000]
p_370_cast_cast      (zext             ) [ 00000000]
tmp1                 (add              ) [ 00101000]
tmp_4                (partselect       ) [ 00101100]
tmp_5                (partselect       ) [ 00101000]
p_388                (partselect       ) [ 00000000]
p_391_cast_cast      (zext             ) [ 00000000]
tmp_6                (partselect       ) [ 00000000]
p_397                (bitconcatenate   ) [ 00000000]
p_398_cast_cast      (zext             ) [ 00000000]
tmp4                 (add              ) [ 00101000]
p_402                (partselect       ) [ 00101110]
tmp_s                (icmp             ) [ 00101100]
tmp_mid1             (icmp             ) [ 00100100]
p_357_cast           (zext             ) [ 00000000]
tmp1_cast            (zext             ) [ 00000000]
p_371                (add              ) [ 00100100]
p_383                (bitconcatenate   ) [ 00000000]
p_384_cast_cast      (zext             ) [ 00000000]
tmp4_cast            (zext             ) [ 00000000]
tmp3                 (add              ) [ 00100100]
tmp_mid2             (select           ) [ 00000000]
p_371_cast           (zext             ) [ 00000000]
p_376                (bitconcatenate   ) [ 00000000]
p_377_cast           (zext             ) [ 00000000]
tmp2                 (add              ) [ 00000000]
tmp3_cast            (zext             ) [ 00000000]
p_399                (add              ) [ 00100010]
tmp_last_V           (and              ) [ 00100010]
empty                (speclooptripcount) [ 00000000]
tmp_1                (specregionbegin  ) [ 00000000]
StgValue_64          (specpipeline     ) [ 00000000]
p_399_cast           (zext             ) [ 00000000]
p_405_cast           (zext             ) [ 00000000]
p_406                (add              ) [ 00000000]
p_409                (partselect       ) [ 00000000]
StgValue_69          (write            ) [ 00000000]
empty_76             (specregionend    ) [ 00000000]
StgValue_71          (br               ) [ 01111110]
StgValue_72          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_hw_input_stencil_stream_V_value_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_hw_input_stencil_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hw_output_V_value_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_output_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hw_output_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_output_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i288P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i288.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i288.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i288.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_value_V_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="288" slack="0"/>
<pin id="112" dir="0" index="1" bw="288" slack="0"/>
<pin id="113" dir="1" index="2" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_value_V/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="StgValue_69_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="0" index="3" bw="8" slack="0"/>
<pin id="121" dir="0" index="4" bw="1" slack="1"/>
<pin id="122" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_69/6 "/>
</bind>
</comp>

<comp id="126" class="1005" name="indvar_flatten_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="21" slack="1"/>
<pin id="128" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_flatten_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="21" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="p_hw_output_y_scan_1_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="1"/>
<pin id="139" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_y_scan_1 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="p_hw_output_y_scan_1_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="11" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_hw_output_y_scan_1/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="p_hw_output_x_scan_2_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="11" slack="1"/>
<pin id="151" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_x_scan_2 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_hw_output_x_scan_2_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="11" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_hw_output_x_scan_2/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="exitcond_flatten_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="21" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="indvar_flatten_next_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="21" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="exitcond8_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="11" slack="0"/>
<pin id="174" dir="0" index="1" bw="9" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_hw_output_x_scan_s_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="11" slack="0"/>
<pin id="182" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_hw_output_x_scan_s/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_hw_output_x_scan_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="11" slack="0"/>
<pin id="189" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_hw_output_x_scan_1/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_hw_output_y_scan_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="11" slack="1"/>
<pin id="195" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_hw_output_y_scan_2/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp5_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="11" slack="1"/>
<pin id="200" dir="0" index="1" bw="11" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp5/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_hw_output_y_scan_s_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="11" slack="0"/>
<pin id="207" dir="0" index="2" bw="11" slack="1"/>
<pin id="208" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_hw_output_y_scan_s/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_346_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="288" slack="0"/>
<pin id="213" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_346/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_349_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_349_cast/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="0"/>
<pin id="221" dir="0" index="1" bw="288" slack="0"/>
<pin id="222" dir="0" index="2" bw="7" slack="0"/>
<pin id="223" dir="0" index="3" bw="7" slack="0"/>
<pin id="224" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_355_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="7" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_355/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_356_cast_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_356_cast/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_357_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_357/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_360_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="288" slack="0"/>
<pin id="250" dir="0" index="2" bw="8" slack="0"/>
<pin id="251" dir="0" index="3" bw="8" slack="0"/>
<pin id="252" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_360/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_363_cast_cast_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_363_cast_cast/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_3_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="0"/>
<pin id="263" dir="0" index="1" bw="288" slack="0"/>
<pin id="264" dir="0" index="2" bw="8" slack="0"/>
<pin id="265" dir="0" index="3" bw="8" slack="0"/>
<pin id="266" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_369_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="7" slack="0"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_369/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="p_370_cast_cast_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_370_cast_cast/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="0"/>
<pin id="286" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_4_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="0" index="1" bw="288" slack="0"/>
<pin id="292" dir="0" index="2" bw="9" slack="0"/>
<pin id="293" dir="0" index="3" bw="9" slack="0"/>
<pin id="294" dir="1" index="4" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_5_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="0"/>
<pin id="301" dir="0" index="1" bw="288" slack="0"/>
<pin id="302" dir="0" index="2" bw="9" slack="0"/>
<pin id="303" dir="0" index="3" bw="9" slack="0"/>
<pin id="304" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_388_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="288" slack="0"/>
<pin id="312" dir="0" index="2" bw="9" slack="0"/>
<pin id="313" dir="0" index="3" bw="9" slack="0"/>
<pin id="314" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_388/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_391_cast_cast_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_391_cast_cast/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_6_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="0"/>
<pin id="325" dir="0" index="1" bw="288" slack="0"/>
<pin id="326" dir="0" index="2" bw="9" slack="0"/>
<pin id="327" dir="0" index="3" bw="9" slack="0"/>
<pin id="328" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_397_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="7" slack="0"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_397/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="p_398_cast_cast_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_398_cast_cast/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp4_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="8" slack="0"/>
<pin id="348" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_402_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="0" index="1" bw="288" slack="0"/>
<pin id="354" dir="0" index="2" bw="10" slack="0"/>
<pin id="355" dir="0" index="3" bw="10" slack="0"/>
<pin id="356" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_402/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_s_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="11" slack="1"/>
<pin id="363" dir="0" index="1" bw="9" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_mid1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="11" slack="1"/>
<pin id="368" dir="0" index="1" bw="11" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="p_357_cast_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="1"/>
<pin id="373" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_357_cast/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp1_cast_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="9" slack="1"/>
<pin id="376" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="p_371_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="9" slack="0"/>
<pin id="379" dir="0" index="1" bw="9" slack="0"/>
<pin id="380" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_371/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="p_383_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="7" slack="1"/>
<pin id="386" dir="0" index="2" bw="1" slack="0"/>
<pin id="387" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_383/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="p_384_cast_cast_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_384_cast_cast/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp4_cast_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="9" slack="1"/>
<pin id="396" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp3_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="9" slack="0"/>
<pin id="400" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_mid2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="3"/>
<pin id="405" dir="0" index="1" bw="1" slack="1"/>
<pin id="406" dir="0" index="2" bw="1" slack="2"/>
<pin id="407" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_371_cast_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="1"/>
<pin id="410" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_371_cast/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_376_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="6" slack="2"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_376/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_377_cast_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_377_cast/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="10" slack="0"/>
<pin id="425" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp3_cast_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="10" slack="1"/>
<pin id="430" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_399_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="11" slack="0"/>
<pin id="433" dir="0" index="1" bw="10" slack="0"/>
<pin id="434" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_399/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_last_V_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="2"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_last_V/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_399_cast_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="11" slack="1"/>
<pin id="444" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_399_cast/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="p_405_cast_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="3"/>
<pin id="447" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_405_cast/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_406_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="11" slack="0"/>
<pin id="451" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_406/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="p_409_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="12" slack="0"/>
<pin id="457" dir="0" index="2" bw="4" slack="0"/>
<pin id="458" dir="0" index="3" bw="5" slack="0"/>
<pin id="459" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_409/6 "/>
</bind>
</comp>

<comp id="465" class="1005" name="exitcond_flatten_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="1"/>
<pin id="467" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="469" class="1005" name="indvar_flatten_next_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="21" slack="0"/>
<pin id="471" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="474" class="1005" name="exitcond8_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond8 "/>
</bind>
</comp>

<comp id="480" class="1005" name="p_hw_output_x_scan_s_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="11" slack="1"/>
<pin id="482" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_x_scan_s "/>
</bind>
</comp>

<comp id="485" class="1005" name="p_hw_output_x_scan_1_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="11" slack="0"/>
<pin id="487" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="p_hw_output_x_scan_1 "/>
</bind>
</comp>

<comp id="490" class="1005" name="p_hw_output_y_scan_2_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="11" slack="1"/>
<pin id="492" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_y_scan_2 "/>
</bind>
</comp>

<comp id="495" class="1005" name="tmp5_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="2"/>
<pin id="497" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="500" class="1005" name="p_hw_output_y_scan_s_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="11" slack="1"/>
<pin id="502" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_y_scan_s "/>
</bind>
</comp>

<comp id="505" class="1005" name="p_357_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="9" slack="1"/>
<pin id="507" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_357 "/>
</bind>
</comp>

<comp id="510" class="1005" name="tmp1_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="9" slack="1"/>
<pin id="512" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="515" class="1005" name="tmp_4_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="6" slack="2"/>
<pin id="517" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="520" class="1005" name="tmp_5_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="7" slack="1"/>
<pin id="522" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="525" class="1005" name="tmp4_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="9" slack="1"/>
<pin id="527" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="530" class="1005" name="p_402_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="3"/>
<pin id="532" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_402 "/>
</bind>
</comp>

<comp id="535" class="1005" name="tmp_s_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="2"/>
<pin id="537" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="540" class="1005" name="tmp_mid1_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="1"/>
<pin id="542" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid1 "/>
</bind>
</comp>

<comp id="545" class="1005" name="p_371_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="10" slack="1"/>
<pin id="547" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_371 "/>
</bind>
</comp>

<comp id="550" class="1005" name="tmp3_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="10" slack="1"/>
<pin id="552" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="555" class="1005" name="p_399_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="11" slack="1"/>
<pin id="557" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_399 "/>
</bind>
</comp>

<comp id="560" class="1005" name="tmp_last_V_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="38" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="123"><net_src comp="106" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="141" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="130" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="130" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="153" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="153" pin="4"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="34" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="178" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="137" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="137" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="192" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="210"><net_src comp="137" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="214"><net_src comp="110" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="40" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="110" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="44" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="219" pin="4"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="240"><net_src comp="229" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="215" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="50" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="110" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="52" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="256"><net_src comp="54" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="260"><net_src comp="247" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="40" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="110" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="56" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="58" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="276"><net_src comp="46" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="261" pin="4"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="48" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="282"><net_src comp="271" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="257" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="60" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="110" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="62" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="298"><net_src comp="64" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="305"><net_src comp="40" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="110" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="66" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="308"><net_src comp="68" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="315"><net_src comp="50" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="110" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="70" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="318"><net_src comp="72" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="322"><net_src comp="309" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="40" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="110" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="74" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="76" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="338"><net_src comp="46" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="323" pin="4"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="48" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="344"><net_src comp="333" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="341" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="319" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="50" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="110" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="78" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="80" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="365"><net_src comp="82" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="36" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="46" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="48" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="393"><net_src comp="383" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="401"><net_src comp="390" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="394" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="416"><net_src comp="84" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="86" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="421"><net_src comp="411" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="418" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="408" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="435"><net_src comp="422" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="428" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="403" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="452"><net_src comp="445" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="442" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="460"><net_src comp="100" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="448" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="462"><net_src comp="102" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="463"><net_src comp="104" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="464"><net_src comp="454" pin="4"/><net_sink comp="116" pin=3"/></net>

<net id="468"><net_src comp="160" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="166" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="477"><net_src comp="172" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="483"><net_src comp="178" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="488"><net_src comp="186" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="493"><net_src comp="192" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="498"><net_src comp="198" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="503"><net_src comp="204" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="508"><net_src comp="241" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="513"><net_src comp="283" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="518"><net_src comp="289" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="523"><net_src comp="299" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="528"><net_src comp="345" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="533"><net_src comp="351" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="538"><net_src comp="361" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="543"><net_src comp="366" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="548"><net_src comp="377" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="553"><net_src comp="397" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="558"><net_src comp="431" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="563"><net_src comp="437" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="116" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hw_output_V_value_V | {6 }
	Port: hw_output_V_last_V | {6 }
 - Input state : 
	Port: Loop_1_proc : p_hw_input_stencil_stream_V_value_V | {3 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_16 : 2
		exitcond8 : 1
		p_hw_output_x_scan_s : 2
		p_hw_output_x_scan_1 : 3
	State 3
		p_hw_output_y_scan_s : 1
		p_349_cast : 1
		p_355 : 1
		p_356_cast : 2
		p_357 : 3
		p_363_cast_cast : 1
		p_369 : 1
		p_370_cast_cast : 2
		tmp1 : 3
		p_391_cast_cast : 1
		p_397 : 1
		p_398_cast_cast : 2
		tmp4 : 3
	State 4
		p_371 : 1
		p_384_cast_cast : 1
		tmp3 : 2
	State 5
		p_377_cast : 1
		tmp2 : 2
		p_399 : 3
		tmp_last_V : 1
	State 6
		p_406 : 1
		p_409 : 2
		StgValue_69 : 3
		empty_76 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |  indvar_flatten_next_fu_166 |    68   |    26   |
|          | p_hw_output_x_scan_1_fu_186 |    38   |    16   |
|          | p_hw_output_y_scan_2_fu_192 |    38   |    16   |
|          |         p_357_fu_241        |    29   |    13   |
|          |         tmp1_fu_283         |    29   |    13   |
|    add   |         tmp4_fu_345         |    29   |    13   |
|          |         p_371_fu_377        |    32   |    14   |
|          |         tmp3_fu_397         |    32   |    14   |
|          |         tmp2_fu_422         |    0    |    11   |
|          |         p_399_fu_431        |    0    |    11   |
|          |         p_406_fu_448        |    38   |    16   |
|----------|-----------------------------|---------|---------|
|          |   exitcond_flatten_fu_160   |    0    |    13   |
|          |       exitcond8_fu_172      |    0    |    6    |
|   icmp   |         tmp5_fu_198         |    0    |    6    |
|          |         tmp_s_fu_361        |    0    |    6    |
|          |       tmp_mid1_fu_366       |    0    |    6    |
|----------|-----------------------------|---------|---------|
|          | p_hw_output_x_scan_s_fu_178 |    0    |    11   |
|  select  | p_hw_output_y_scan_s_fu_204 |    0    |    11   |
|          |       tmp_mid2_fu_403       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    and   |      tmp_last_V_fu_437      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   |   tmp_value_V_read_fu_110   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   StgValue_69_write_fu_116  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |         p_346_fu_211        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      p_349_cast_fu_215      |    0    |    0    |
|          |      p_356_cast_fu_237      |    0    |    0    |
|          |    p_363_cast_cast_fu_257   |    0    |    0    |
|          |    p_370_cast_cast_fu_279   |    0    |    0    |
|          |    p_391_cast_cast_fu_319   |    0    |    0    |
|          |    p_398_cast_cast_fu_341   |    0    |    0    |
|          |      p_357_cast_fu_371      |    0    |    0    |
|   zext   |       tmp1_cast_fu_374      |    0    |    0    |
|          |    p_384_cast_cast_fu_390   |    0    |    0    |
|          |       tmp4_cast_fu_394      |    0    |    0    |
|          |      p_371_cast_fu_408      |    0    |    0    |
|          |      p_377_cast_fu_418      |    0    |    0    |
|          |       tmp3_cast_fu_428      |    0    |    0    |
|          |      p_399_cast_fu_442      |    0    |    0    |
|          |      p_405_cast_fu_445      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         tmp_2_fu_219        |    0    |    0    |
|          |         p_360_fu_247        |    0    |    0    |
|          |         tmp_3_fu_261        |    0    |    0    |
|          |         tmp_4_fu_289        |    0    |    0    |
|partselect|         tmp_5_fu_299        |    0    |    0    |
|          |         p_388_fu_309        |    0    |    0    |
|          |         tmp_6_fu_323        |    0    |    0    |
|          |         p_402_fu_351        |    0    |    0    |
|          |         p_409_fu_454        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         p_355_fu_229        |    0    |    0    |
|          |         p_369_fu_271        |    0    |    0    |
|bitconcatenate|         p_397_fu_333        |    0    |    0    |
|          |         p_383_fu_383        |    0    |    0    |
|          |         p_376_fu_411        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |   333   |   226   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      exitcond8_reg_474     |    1   |
|  exitcond_flatten_reg_465  |    1   |
| indvar_flatten_next_reg_469|   21   |
|   indvar_flatten_reg_126   |   21   |
|        p_357_reg_505       |    9   |
|        p_371_reg_545       |   10   |
|        p_399_reg_555       |   11   |
|        p_402_reg_530       |    8   |
|p_hw_output_x_scan_1_reg_485|   11   |
|p_hw_output_x_scan_2_reg_149|   11   |
|p_hw_output_x_scan_s_reg_480|   11   |
|p_hw_output_y_scan_1_reg_137|   11   |
|p_hw_output_y_scan_2_reg_490|   11   |
|p_hw_output_y_scan_s_reg_500|   11   |
|        tmp1_reg_510        |    9   |
|        tmp3_reg_550        |   10   |
|        tmp4_reg_525        |    9   |
|        tmp5_reg_495        |    1   |
|        tmp_4_reg_515       |    6   |
|        tmp_5_reg_520       |    7   |
|     tmp_last_V_reg_560     |    1   |
|      tmp_mid1_reg_540      |    1   |
|        tmp_s_reg_535       |    1   |
+----------------------------+--------+
|            Total           |   193  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
| p_hw_output_y_scan_1_reg_137 |  p0  |   2  |  11  |   22   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   22   ||  1.588  ||    9    |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   333  |   226  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   193  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   526  |   235  |
+-----------+--------+--------+--------+
