<html>
<head><meta charset="utf-8"><title>wasmtime / issue #3747 Missing support for multiple instr... · git-wasmtime · Zulip Chat Archive</title></head>
<h2>Stream: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/index.html">git-wasmtime</a></h2>
<h3>Topic: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.233747.20Missing.20support.20for.20multiple.20instr.2E.2E.2E.html">wasmtime / issue #3747 Missing support for multiple instr...</a></h3>

<hr>

<base href="https://bytecodealliance.zulipchat.com">

<head><link href="https://bytecodealliance.github.io/zulip-archive/style.css" rel="stylesheet"></head>

<a name="270183018"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%233747%20Missing%20support%20for%20multiple%20instr.../near/270183018" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.233747.20Missing.20support.20for.20multiple.20instr.2E.2E.2E.html#270183018">(Feb 01 2022 at 10:20)</a>:</h4>
<p>uweigand opened <a href="https://github.com/bytecodealliance/wasmtime/issues/3747">issue #3747</a>:</p>
<blockquote>
<p>Support for instructions with multiple outputs in ISLE seems to be missing and/or broken at the moment.   In general, CLIF instructions may have any number of outputs, each of which may in turn be implemented as one or more registers (i.e. a <code>ValueRegs</code> structure).</p>
<p>However, with ISLE instruction selection, the <code>lower_common</code> helper routine calls the <code>lower</code> ISLE constructor, which only has a _single_ <code>ValueRegs</code> return value.   Now, there is some code in <code>lower_common</code> that seems intended to use the registers provides in that single <code>ValueRegs</code> to implement multiple outputs.  But that doesn't appear to be working.</p>
<p>In particular, in the common case where we have two outputs with a single register each, and the ISLE <code>lower</code> constructor attempts to handle this by returning two registers in a single <code>ValueRegs</code>, we run into this loop:</p>
<div class="codehilite" data-code-language="Rust"><pre><span></span><code><span class="w">    </span><span class="k">for</span><span class="w"> </span><span class="n">output</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="n">outputs</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">        </span><span class="kd">let</span><span class="w"> </span><span class="n">dsts</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">get_output_reg</span><span class="p">(</span><span class="n">isle_ctx</span><span class="p">.</span><span class="n">lower_ctx</span><span class="p">,</span><span class="w"> </span><span class="o">*</span><span class="n">output</span><span class="p">);</span><span class="w"></span>
<span class="w">        </span><span class="kd">let</span><span class="w"> </span><span class="n">ty</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">isle_ctx</span><span class="p">.</span><span class="n">lower_ctx</span><span class="p">.</span><span class="n">output_ty</span><span class="p">(</span><span class="n">output</span><span class="p">.</span><span class="n">insn</span><span class="p">,</span><span class="w"> </span><span class="n">output</span><span class="p">.</span><span class="n">output</span><span class="p">);</span><span class="w"></span>
<span class="w">        </span><span class="kd">let</span><span class="w"> </span><span class="p">(</span><span class="n">_</span><span class="p">,</span><span class="w"> </span><span class="n">tys</span><span class="p">)</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">&lt;</span><span class="n">C</span>::<span class="n">I</span><span class="o">&gt;</span>::<span class="n">rc_for_type</span><span class="p">(</span><span class="n">ty</span><span class="p">).</span><span class="n">unwrap</span><span class="p">();</span><span class="w"></span>
<span class="w">        </span><span class="k">for</span><span class="w"> </span><span class="p">((</span><span class="n">temp</span><span class="p">,</span><span class="w"> </span><span class="n">dst</span><span class="p">),</span><span class="w"> </span><span class="n">ty</span><span class="p">)</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="n">temp_regs</span><span class="p">.</span><span class="n">by_ref</span><span class="p">().</span><span class="n">zip</span><span class="p">(</span><span class="n">dsts</span><span class="p">.</span><span class="n">regs</span><span class="p">()).</span><span class="n">zip</span><span class="p">(</span><span class="n">tys</span><span class="p">)</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">            </span><span class="n">renamer</span><span class="p">.</span><span class="n">add_rename</span><span class="p">(</span><span class="o">*</span><span class="n">temp</span><span class="p">,</span><span class="w"> </span><span class="n">dst</span><span class="p">.</span><span class="n">to_reg</span><span class="p">(),</span><span class="w"> </span><span class="o">*</span><span class="n">ty</span><span class="p">);</span><span class="w"></span>
<span class="w">        </span><span class="p">}</span><span class="w"></span>
<span class="w">    </span><span class="p">}</span><span class="w"></span>
</code></pre></div>
<p>The problem here is that due to the way the Rust <code>zip</code> routine works, the first pass through that loop will already consume <em>both</em> registers in <code>temp_regs</code> (the <code>ValueRegs</code> returned from <code>lower</code>).   The second pass through the loop will find <code>temp_regs</code> empty and simply not initialize the second output at all.</p>
<p>This isn't an issue at the moment since the only multi-output instruction currently implemented in ISLE is <code>iadd_ifcout</code>, and here the second output is the carry flag, which is ignored as an output anyway (it's handled differently by explicitly matching the combination of the <code>iadd_ifcout</code> and the carry consumer).   But if we want to handle instructions that really use multiple outputs (most notably call instructions), this is a problem.</p>
<p>Now, this specific issue can be fixed by doing the <code>zip</code> the other way around.   B.t.w. this then actually breaks <code>iadd_ifcout</code> - the current implementations <em>rely</em> on the second output being dropped!  That problem can also be fixed e.g. by special-casing <code>IFLAG</code> type outputs.  But even then, we can only handle at most two outputs, because any single <code>ValueRegs</code> contains at most two registers.</p>
<p>How is this supposed to be handled?   Should <code>lower</code> be changed to return something like a vector of <code>ValueRegs</code> instead of just a single one?   Or should there be a different ISLE constructor for multi-output instructions?</p>
<p>CC @cfallin </p>
</blockquote>



<a name="270261886"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%233747%20Missing%20support%20for%20multiple%20instr.../near/270261886" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.233747.20Missing.20support.20for.20multiple.20instr.2E.2E.2E.html#270261886">(Feb 01 2022 at 18:33)</a>:</h4>
<p>fitzgen labeled <a href="https://github.com/bytecodealliance/wasmtime/issues/3747">issue #3747</a>:</p>
<blockquote>
<p>Support for instructions with multiple outputs in ISLE seems to be missing and/or broken at the moment.   In general, CLIF instructions may have any number of outputs, each of which may in turn be implemented as one or more registers (i.e. a <code>ValueRegs</code> structure).</p>
<p>However, with ISLE instruction selection, the <code>lower_common</code> helper routine calls the <code>lower</code> ISLE constructor, which only has a _single_ <code>ValueRegs</code> return value.   Now, there is some code in <code>lower_common</code> that seems intended to use the registers provides in that single <code>ValueRegs</code> to implement multiple outputs.  But that doesn't appear to be working.</p>
<p>In particular, in the common case where we have two outputs with a single register each, and the ISLE <code>lower</code> constructor attempts to handle this by returning two registers in a single <code>ValueRegs</code>, we run into this loop:</p>
<div class="codehilite" data-code-language="Rust"><pre><span></span><code><span class="w">    </span><span class="k">for</span><span class="w"> </span><span class="n">output</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="n">outputs</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">        </span><span class="kd">let</span><span class="w"> </span><span class="n">dsts</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">get_output_reg</span><span class="p">(</span><span class="n">isle_ctx</span><span class="p">.</span><span class="n">lower_ctx</span><span class="p">,</span><span class="w"> </span><span class="o">*</span><span class="n">output</span><span class="p">);</span><span class="w"></span>
<span class="w">        </span><span class="kd">let</span><span class="w"> </span><span class="n">ty</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">isle_ctx</span><span class="p">.</span><span class="n">lower_ctx</span><span class="p">.</span><span class="n">output_ty</span><span class="p">(</span><span class="n">output</span><span class="p">.</span><span class="n">insn</span><span class="p">,</span><span class="w"> </span><span class="n">output</span><span class="p">.</span><span class="n">output</span><span class="p">);</span><span class="w"></span>
<span class="w">        </span><span class="kd">let</span><span class="w"> </span><span class="p">(</span><span class="n">_</span><span class="p">,</span><span class="w"> </span><span class="n">tys</span><span class="p">)</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">&lt;</span><span class="n">C</span>::<span class="n">I</span><span class="o">&gt;</span>::<span class="n">rc_for_type</span><span class="p">(</span><span class="n">ty</span><span class="p">).</span><span class="n">unwrap</span><span class="p">();</span><span class="w"></span>
<span class="w">        </span><span class="k">for</span><span class="w"> </span><span class="p">((</span><span class="n">temp</span><span class="p">,</span><span class="w"> </span><span class="n">dst</span><span class="p">),</span><span class="w"> </span><span class="n">ty</span><span class="p">)</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="n">temp_regs</span><span class="p">.</span><span class="n">by_ref</span><span class="p">().</span><span class="n">zip</span><span class="p">(</span><span class="n">dsts</span><span class="p">.</span><span class="n">regs</span><span class="p">()).</span><span class="n">zip</span><span class="p">(</span><span class="n">tys</span><span class="p">)</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">            </span><span class="n">renamer</span><span class="p">.</span><span class="n">add_rename</span><span class="p">(</span><span class="o">*</span><span class="n">temp</span><span class="p">,</span><span class="w"> </span><span class="n">dst</span><span class="p">.</span><span class="n">to_reg</span><span class="p">(),</span><span class="w"> </span><span class="o">*</span><span class="n">ty</span><span class="p">);</span><span class="w"></span>
<span class="w">        </span><span class="p">}</span><span class="w"></span>
<span class="w">    </span><span class="p">}</span><span class="w"></span>
</code></pre></div>
<p>The problem here is that due to the way the Rust <code>zip</code> routine works, the first pass through that loop will already consume <em>both</em> registers in <code>temp_regs</code> (the <code>ValueRegs</code> returned from <code>lower</code>).   The second pass through the loop will find <code>temp_regs</code> empty and simply not initialize the second output at all.</p>
<p>This isn't an issue at the moment since the only multi-output instruction currently implemented in ISLE is <code>iadd_ifcout</code>, and here the second output is the carry flag, which is ignored as an output anyway (it's handled differently by explicitly matching the combination of the <code>iadd_ifcout</code> and the carry consumer).   But if we want to handle instructions that really use multiple outputs (most notably call instructions), this is a problem.</p>
<p>Now, this specific issue can be fixed by doing the <code>zip</code> the other way around.   B.t.w. this then actually breaks <code>iadd_ifcout</code> - the current implementations <em>rely</em> on the second output being dropped!  That problem can also be fixed e.g. by special-casing <code>IFLAG</code> type outputs.  But even then, we can only handle at most two outputs, because any single <code>ValueRegs</code> contains at most two registers.</p>
<p>How is this supposed to be handled?   Should <code>lower</code> be changed to return something like a vector of <code>ValueRegs</code> instead of just a single one?   Or should there be a different ISLE constructor for multi-output instructions?</p>
<p>CC @cfallin </p>
</blockquote>



<a name="270262023"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%233747%20Missing%20support%20for%20multiple%20instr.../near/270262023" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.233747.20Missing.20support.20for.20multiple.20instr.2E.2E.2E.html#270262023">(Feb 01 2022 at 18:34)</a>:</h4>
<p>github-actions[bot] <a href="https://github.com/bytecodealliance/wasmtime/issues/3747#issuecomment-1027161169">commented</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/3747">issue #3747</a>:</p>
<blockquote>
<h4>Subscribe to Label Action</h4>
<p>cc @cfallin, @fitzgen</p>
<p>&lt;details&gt;<br>
This issue or pull request has been labeled: "isle"</p>
<p>Thus the following users have been cc'd because of the following labels:</p>
<ul>
<li>cfallin: isle</li>
<li>fitzgen: isle</li>
</ul>
<p>To subscribe or unsubscribe from this label, edit the &lt;code&gt;.github/subscribe-to-label.json&lt;/code&gt; configuration file.</p>
<p><a href="https://github.com/bytecodealliance/subscribe-to-label-action">Learn more.</a><br>
&lt;/details&gt;</p>
</blockquote>



<a name="270262078"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%233747%20Missing%20support%20for%20multiple%20instr.../near/270262078" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.233747.20Missing.20support.20for.20multiple.20instr.2E.2E.2E.html#270262078">(Feb 01 2022 at 18:34)</a>:</h4>
<p>cfallin <a href="https://github.com/bytecodealliance/wasmtime/issues/3747#issuecomment-1027161462">commented</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/3747">issue #3747</a>:</p>
<blockquote>
<p>Thanks for writing this up -- it's still an unresolved question in the ISLE integration but we've talked about a few approaches -- the main ones that I think are viable exactly those you named in your last paragraph. To expand a bit more:</p>
<ul>
<li>We could add a <code>lower_2</code>, <code>lower_3</code>, ... entrypoint for those instructions that have a fixed number of results -- the add+carry-like operators, etc. Here we should have a return type that is a container with exactly this many <code>ValueRegs</code>.</li>
<li>We could additionally add a <code>lower_multiple</code> entrypoint for those instructions that return a dynamic (at compiler-backend-author-time) number of values. <code>call</code> and, if we eventually SSA-ify by creating a pseudoinst that grabs argument values, <code>func_args</code> are probably the two most prominent examples. Any others that might fit this?</li>
<li>Specifically I think it's important that we <em>don't</em> change the existing <code>lower</code> entrypoint -- the clarity of just returning one value, without additional wrappers, should remain for most operators I think.</li>
</ul>
</blockquote>



<a name="270262335"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%233747%20Missing%20support%20for%20multiple%20instr.../near/270262335" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.233747.20Missing.20support.20for.20multiple.20instr.2E.2E.2E.html#270262335">(Feb 01 2022 at 18:36)</a>:</h4>
<p>fitzgen <a href="https://github.com/bytecodealliance/wasmtime/issues/3747#issuecomment-1027162621">commented</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/3747">issue #3747</a>:</p>
<blockquote>
<p>Thanks for digging into this.</p>
<blockquote>
<p>How is this supposed to be handled? Should <code>lower</code> be changed to return something like a vector of <code>ValueRegs</code> instead of just a single one? Or should there be a different ISLE constructor for multi-output instructions?</p>
</blockquote>
<p>I think having a different ISLE constructor for multi-output instructions would strike a good balance here. We want the single-output common case to read nicely, and the more we have to repackage and wrap the result (<code>Reg</code> into <code>ValueRegs</code> into <code>ValuesRegs</code> or something) the more difficult it is to read 99% of the lowerings.</p>
</blockquote>



<a name="270363317"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%233747%20Missing%20support%20for%20multiple%20instr.../near/270363317" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.233747.20Missing.20support.20for.20multiple.20instr.2E.2E.2E.html#270363317">(Feb 02 2022 at 10:34)</a>:</h4>
<p>uweigand <a href="https://github.com/bytecodealliance/wasmtime/issues/3747#issuecomment-1027796559">commented</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/3747">issue #3747</a>:</p>
<blockquote>
<p>Hmm.  I agree that we shouldn't have to do mass changes of existing back ends.  But I don't see how these would be needed just because we change the return type of <code>lower</code> - basically all existing rules for <code>lower</code> return either <code>value_reg</code>, <code>value_regs</code>, or <code>value_regs_none</code>, so as long as we change the return type of those accordingly, the actual written rules wouldn't have to change.</p>
<p>So as an example, we could change the output type of <code>lower</code> to something like <code>ValueRegsList</code>, and then have <code>value_regs_none</code> return an empty <code>ValueRegsList</code> and <code>value_reg</code> and <code>value_regs</code> return a single-element <code>ValueRegsList</code>.  We'd probably want a new <code>value_regs_pair</code> or something for the <code>iadd_ifcout</code> case.</p>
<p>For variadic instructions like <code>call</code> we'd need a new mechanism to generate variable-length lists anyway, probably using some sort of builder pattern, starting from an empty list and appending outputs in a matching rule using tail recursion.<br>
</p>
</blockquote>



<a name="270391269"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%233747%20Missing%20support%20for%20multiple%20instr.../near/270391269" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.233747.20Missing.20support.20for.20multiple.20instr.2E.2E.2E.html#270391269">(Feb 02 2022 at 14:25)</a>:</h4>
<p>bjorn3 <a href="https://github.com/bytecodealliance/wasmtime/issues/3747#issuecomment-1027991982">commented</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/3747">issue #3747</a>:</p>
<blockquote>
<p>Would it be possible to migrate call and ret to ISLE at all? They use quite a lot of non-trivial logic to handle the calling convention.</p>
</blockquote>



<a name="270394460"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%233747%20Missing%20support%20for%20multiple%20instr.../near/270394460" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.233747.20Missing.20support.20for.20multiple.20instr.2E.2E.2E.html#270394460">(Feb 02 2022 at 14:44)</a>:</h4>
<p>uweigand <a href="https://github.com/bytecodealliance/wasmtime/issues/3747#issuecomment-1028010740">commented</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/3747">issue #3747</a>:</p>
<blockquote>
<blockquote>
<p>Would it be possible to migrate call and ret to ISLE at all? They use quite a lot of non-trivial logic to handle the calling convention.</p>
</blockquote>
<p>I believe it is possible.  In fact, I have an experimental patch that does so for s390x, and it is working except for functions with multiple return values, which is why I opened this issue.</p>
<p>Once I'm a bit further along with cleaning up the remaining issues, I'd be happy to post a proof-of-concept patch to start further discussion.</p>
</blockquote>



<a name="281212127"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%233747%20Missing%20support%20for%20multiple%20instr.../near/281212127" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.233747.20Missing.20support.20for.20multiple.20instr.2E.2E.2E.html#281212127">(May 04 2022 at 20:02)</a>:</h4>
<p>cfallin labeled <a href="https://github.com/bytecodealliance/wasmtime/issues/3747">issue #3747</a>:</p>
<blockquote>
<p>Support for instructions with multiple outputs in ISLE seems to be missing and/or broken at the moment.   In general, CLIF instructions may have any number of outputs, each of which may in turn be implemented as one or more registers (i.e. a <code>ValueRegs</code> structure).</p>
<p>However, with ISLE instruction selection, the <code>lower_common</code> helper routine calls the <code>lower</code> ISLE constructor, which only has a _single_ <code>ValueRegs</code> return value.   Now, there is some code in <code>lower_common</code> that seems intended to use the registers provides in that single <code>ValueRegs</code> to implement multiple outputs.  But that doesn't appear to be working.</p>
<p>In particular, in the common case where we have two outputs with a single register each, and the ISLE <code>lower</code> constructor attempts to handle this by returning two registers in a single <code>ValueRegs</code>, we run into this loop:</p>
<div class="codehilite" data-code-language="Rust"><pre><span></span><code><span class="w">    </span><span class="k">for</span><span class="w"> </span><span class="n">output</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="n">outputs</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">        </span><span class="kd">let</span><span class="w"> </span><span class="n">dsts</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">get_output_reg</span><span class="p">(</span><span class="n">isle_ctx</span><span class="p">.</span><span class="n">lower_ctx</span><span class="p">,</span><span class="w"> </span><span class="o">*</span><span class="n">output</span><span class="p">);</span><span class="w"></span>
<span class="w">        </span><span class="kd">let</span><span class="w"> </span><span class="n">ty</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">isle_ctx</span><span class="p">.</span><span class="n">lower_ctx</span><span class="p">.</span><span class="n">output_ty</span><span class="p">(</span><span class="n">output</span><span class="p">.</span><span class="n">insn</span><span class="p">,</span><span class="w"> </span><span class="n">output</span><span class="p">.</span><span class="n">output</span><span class="p">);</span><span class="w"></span>
<span class="w">        </span><span class="kd">let</span><span class="w"> </span><span class="p">(</span><span class="n">_</span><span class="p">,</span><span class="w"> </span><span class="n">tys</span><span class="p">)</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">&lt;</span><span class="n">C</span>::<span class="n">I</span><span class="o">&gt;</span>::<span class="n">rc_for_type</span><span class="p">(</span><span class="n">ty</span><span class="p">).</span><span class="n">unwrap</span><span class="p">();</span><span class="w"></span>
<span class="w">        </span><span class="k">for</span><span class="w"> </span><span class="p">((</span><span class="n">temp</span><span class="p">,</span><span class="w"> </span><span class="n">dst</span><span class="p">),</span><span class="w"> </span><span class="n">ty</span><span class="p">)</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="n">temp_regs</span><span class="p">.</span><span class="n">by_ref</span><span class="p">().</span><span class="n">zip</span><span class="p">(</span><span class="n">dsts</span><span class="p">.</span><span class="n">regs</span><span class="p">()).</span><span class="n">zip</span><span class="p">(</span><span class="n">tys</span><span class="p">)</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">            </span><span class="n">renamer</span><span class="p">.</span><span class="n">add_rename</span><span class="p">(</span><span class="o">*</span><span class="n">temp</span><span class="p">,</span><span class="w"> </span><span class="n">dst</span><span class="p">.</span><span class="n">to_reg</span><span class="p">(),</span><span class="w"> </span><span class="o">*</span><span class="n">ty</span><span class="p">);</span><span class="w"></span>
<span class="w">        </span><span class="p">}</span><span class="w"></span>
<span class="w">    </span><span class="p">}</span><span class="w"></span>
</code></pre></div>
<p>The problem here is that due to the way the Rust <code>zip</code> routine works, the first pass through that loop will already consume <em>both</em> registers in <code>temp_regs</code> (the <code>ValueRegs</code> returned from <code>lower</code>).   The second pass through the loop will find <code>temp_regs</code> empty and simply not initialize the second output at all.</p>
<p>This isn't an issue at the moment since the only multi-output instruction currently implemented in ISLE is <code>iadd_ifcout</code>, and here the second output is the carry flag, which is ignored as an output anyway (it's handled differently by explicitly matching the combination of the <code>iadd_ifcout</code> and the carry consumer).   But if we want to handle instructions that really use multiple outputs (most notably call instructions), this is a problem.</p>
<p>Now, this specific issue can be fixed by doing the <code>zip</code> the other way around.   B.t.w. this then actually breaks <code>iadd_ifcout</code> - the current implementations <em>rely</em> on the second output being dropped!  That problem can also be fixed e.g. by special-casing <code>IFLAG</code> type outputs.  But even then, we can only handle at most two outputs, because any single <code>ValueRegs</code> contains at most two registers.</p>
<p>How is this supposed to be handled?   Should <code>lower</code> be changed to return something like a vector of <code>ValueRegs</code> instead of just a single one?   Or should there be a different ISLE constructor for multi-output instructions?</p>
<p>CC @cfallin </p>
</blockquote>



<a name="292067984"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%233747%20Missing%20support%20for%20multiple%20instr.../near/292067984" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.233747.20Missing.20support.20for.20multiple.20instr.2E.2E.2E.html#292067984">(Aug 04 2022 at 20:47)</a>:</h4>
<p>uweigand closed <a href="https://github.com/bytecodealliance/wasmtime/issues/3747">issue #3747</a>:</p>
<blockquote>
<p>Support for instructions with multiple outputs in ISLE seems to be missing and/or broken at the moment.   In general, CLIF instructions may have any number of outputs, each of which may in turn be implemented as one or more registers (i.e. a <code>ValueRegs</code> structure).</p>
<p>However, with ISLE instruction selection, the <code>lower_common</code> helper routine calls the <code>lower</code> ISLE constructor, which only has a _single_ <code>ValueRegs</code> return value.   Now, there is some code in <code>lower_common</code> that seems intended to use the registers provides in that single <code>ValueRegs</code> to implement multiple outputs.  But that doesn't appear to be working.</p>
<p>In particular, in the common case where we have two outputs with a single register each, and the ISLE <code>lower</code> constructor attempts to handle this by returning two registers in a single <code>ValueRegs</code>, we run into this loop:</p>
<div class="codehilite" data-code-language="Rust"><pre><span></span><code><span class="w">    </span><span class="k">for</span><span class="w"> </span><span class="n">output</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="n">outputs</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">        </span><span class="kd">let</span><span class="w"> </span><span class="n">dsts</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">get_output_reg</span><span class="p">(</span><span class="n">isle_ctx</span><span class="p">.</span><span class="n">lower_ctx</span><span class="p">,</span><span class="w"> </span><span class="o">*</span><span class="n">output</span><span class="p">);</span><span class="w"></span>
<span class="w">        </span><span class="kd">let</span><span class="w"> </span><span class="n">ty</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">isle_ctx</span><span class="p">.</span><span class="n">lower_ctx</span><span class="p">.</span><span class="n">output_ty</span><span class="p">(</span><span class="n">output</span><span class="p">.</span><span class="n">insn</span><span class="p">,</span><span class="w"> </span><span class="n">output</span><span class="p">.</span><span class="n">output</span><span class="p">);</span><span class="w"></span>
<span class="w">        </span><span class="kd">let</span><span class="w"> </span><span class="p">(</span><span class="n">_</span><span class="p">,</span><span class="w"> </span><span class="n">tys</span><span class="p">)</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">&lt;</span><span class="n">C</span>::<span class="n">I</span><span class="o">&gt;</span>::<span class="n">rc_for_type</span><span class="p">(</span><span class="n">ty</span><span class="p">).</span><span class="n">unwrap</span><span class="p">();</span><span class="w"></span>
<span class="w">        </span><span class="k">for</span><span class="w"> </span><span class="p">((</span><span class="n">temp</span><span class="p">,</span><span class="w"> </span><span class="n">dst</span><span class="p">),</span><span class="w"> </span><span class="n">ty</span><span class="p">)</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="n">temp_regs</span><span class="p">.</span><span class="n">by_ref</span><span class="p">().</span><span class="n">zip</span><span class="p">(</span><span class="n">dsts</span><span class="p">.</span><span class="n">regs</span><span class="p">()).</span><span class="n">zip</span><span class="p">(</span><span class="n">tys</span><span class="p">)</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">            </span><span class="n">renamer</span><span class="p">.</span><span class="n">add_rename</span><span class="p">(</span><span class="o">*</span><span class="n">temp</span><span class="p">,</span><span class="w"> </span><span class="n">dst</span><span class="p">.</span><span class="n">to_reg</span><span class="p">(),</span><span class="w"> </span><span class="o">*</span><span class="n">ty</span><span class="p">);</span><span class="w"></span>
<span class="w">        </span><span class="p">}</span><span class="w"></span>
<span class="w">    </span><span class="p">}</span><span class="w"></span>
</code></pre></div>
<p>The problem here is that due to the way the Rust <code>zip</code> routine works, the first pass through that loop will already consume <em>both</em> registers in <code>temp_regs</code> (the <code>ValueRegs</code> returned from <code>lower</code>).   The second pass through the loop will find <code>temp_regs</code> empty and simply not initialize the second output at all.</p>
<p>This isn't an issue at the moment since the only multi-output instruction currently implemented in ISLE is <code>iadd_ifcout</code>, and here the second output is the carry flag, which is ignored as an output anyway (it's handled differently by explicitly matching the combination of the <code>iadd_ifcout</code> and the carry consumer).   But if we want to handle instructions that really use multiple outputs (most notably call instructions), this is a problem.</p>
<p>Now, this specific issue can be fixed by doing the <code>zip</code> the other way around.   B.t.w. this then actually breaks <code>iadd_ifcout</code> - the current implementations <em>rely</em> on the second output being dropped!  That problem can also be fixed e.g. by special-casing <code>IFLAG</code> type outputs.  But even then, we can only handle at most two outputs, because any single <code>ValueRegs</code> contains at most two registers.</p>
<p>How is this supposed to be handled?   Should <code>lower</code> be changed to return something like a vector of <code>ValueRegs</code> instead of just a single one?   Or should there be a different ISLE constructor for multi-output instructions?</p>
<p>CC @cfallin </p>
</blockquote>



<hr><p>Last updated: Jan 20 2025 at 06:04 UTC</p>
</html>