INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/hp/AXI4_LITE_INTERFACE/AXI4_LITE_INTERFACE.srcs/sources_1/new/axi4_lite_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/hp/AXI4_LITE_INTERFACE/AXI4_LITE_INTERFACE.srcs/sources_1/new/axi4_lite_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/hp/AXI4_LITE_INTERFACE/AXI4_LITE_INTERFACE.srcs/sources_1/new/axi4_lite_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/hp/AXI4_LITE_INTERFACE/AXI4_LITE_INTERFACE.srcs/sim_1/new/axi4_lite_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_tb
