{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652199278936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652199278936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 18:14:38 2022 " "Processing started: Tue May 10 18:14:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652199278936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652199278936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter_mod12_prj -c Counter_mod12 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter_mod12_prj -c Counter_mod12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652199278936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652199279188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652199279188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file quad_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Quad_MUX2-truth_table " "Found design unit 1: Quad_MUX2-truth_table" {  } { { "Quad_MUX2.vhd" "" { Text "C:/CSD/P7/Counter_mod12C2/Quad_MUX2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652199287330 ""} { "Info" "ISGN_ENTITY_NAME" "1 Quad_MUX2 " "Found entity 1: Quad_MUX2" {  } { { "Quad_MUX2.vhd" "" { Text "C:/CSD/P7/Counter_mod12C2/Quad_MUX2.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652199287330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652199287330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod12_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_mod12_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_mod12_vhd_tst-Counter_mod12_arch " "Found design unit 1: Counter_mod12_vhd_tst-Counter_mod12_arch" {  } { { "Counter_mod12_tb.vhd" "" { Text "C:/CSD/P7/Counter_mod12C2/Counter_mod12_tb.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652199287330 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_mod12_vhd_tst " "Found entity 1: Counter_mod12_vhd_tst" {  } { { "Counter_mod12_tb.vhd" "" { Text "C:/CSD/P7/Counter_mod12C2/Counter_mod12_tb.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652199287330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652199287330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod12 (1).vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_mod12 (1).vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_mod12-hierarchical_structure " "Found design unit 1: Counter_mod12-hierarchical_structure" {  } { { "Counter_mod12 (1).vhd" "" { Text "C:/CSD/P7/Counter_mod12C2/Counter_mod12 (1).vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652199287330 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_mod12 " "Found entity 1: Counter_mod12" {  } { { "Counter_mod12 (1).vhd" "" { Text "C:/CSD/P7/Counter_mod12C2/Counter_mod12 (1).vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652199287330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652199287330 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter_mod12 " "Elaborating entity \"Counter_mod12\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652199287362 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_mod16.vhd 2 1 " "Using design file counter_mod16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_mod16-FSM_like " "Found design unit 1: Counter_mod16-FSM_like" {  } { { "counter_mod16.vhd" "" { Text "C:/CSD/P7/Counter_mod12C2/counter_mod16.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652199287377 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_mod16 " "Found entity 1: Counter_mod16" {  } { { "counter_mod16.vhd" "" { Text "C:/CSD/P7/Counter_mod12C2/counter_mod16.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652199287377 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1652199287377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_mod16 Counter_mod16:Chip1 " "Elaborating entity \"Counter_mod16\" for hierarchy \"Counter_mod16:Chip1\"" {  } { { "Counter_mod12 (1).vhd" "Chip1" { Text "C:/CSD/P7/Counter_mod12C2/Counter_mod12 (1).vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652199287377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_MUX2 Quad_MUX2:Chip2 " "Elaborating entity \"Quad_MUX2\" for hierarchy \"Quad_MUX2:Chip2\"" {  } { { "Counter_mod12 (1).vhd" "Chip2" { Text "C:/CSD/P7/Counter_mod12C2/Counter_mod12 (1).vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652199287377 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652199287718 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652199287718 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652199287718 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652199287718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652199287819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 18:14:47 2022 " "Processing ended: Tue May 10 18:14:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652199287819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652199287819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652199287819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652199287819 ""}
