

================================================================
== Vivado HLS Report for 'nearest_neighbor_axim'
================================================================
* Date:           Mon Jul  2 18:19:56 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        Nearest_neighbor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  33025|  33025|  33025|  33025|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  33024|  33024|       258|          -|          -|   128|    no    |
        | + Loop 1.1  |    256|    256|         2|          -|          -|   128|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	3  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %cam_fb) nounwind, !map !7"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x i32]* %nn_fb) nounwind, !map !13"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !19"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([22 x i8]* @nearest_neighbor_axi) nounwind"
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.loopexit" [Nearest_neighbor/nearest_neighbor.c:14]

 <State 2> : 1.92ns
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%y = phi i8 [ 0, %0 ], [ %y_1, %.loopexit.loopexit ]"
ST_2 : Operation 11 [1/1] (1.55ns)   --->   "%exitcond1 = icmp eq i8 %y, -128" [Nearest_neighbor/nearest_neighbor.c:14]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind"
ST_2 : Operation 13 [1/1] (1.91ns)   --->   "%y_1 = add i8 %y, 1" [Nearest_neighbor/nearest_neighbor.c:14]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %1, label %.preheader.preheader" [Nearest_neighbor/nearest_neighbor.c:14]
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %y, i32 1, i32 6)" [Nearest_neighbor/nearest_neighbor.c:17]
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = trunc i8 %y to i7" [Nearest_neighbor/nearest_neighbor.c:14]
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_2 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %tmp, i7 0)" [Nearest_neighbor/nearest_neighbor.c:20]
ST_2 : Operation 18 [1/1] (1.76ns)   --->   "br label %.preheader" [Nearest_neighbor/nearest_neighbor.c:15]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret i32 0" [Nearest_neighbor/nearest_neighbor.c:24]

 <State 3> : 3.25ns
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%x = phi i8 [ %x_1, %._crit_edge ], [ 0, %.preheader.preheader ]"
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%x_cast3 = zext i8 %x to i14" [Nearest_neighbor/nearest_neighbor.c:15]
ST_3 : Operation 22 [1/1] (1.55ns)   --->   "%exitcond = icmp eq i8 %x, -128" [Nearest_neighbor/nearest_neighbor.c:15]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind"
ST_3 : Operation 24 [1/1] (1.91ns)   --->   "%x_1 = add i8 %x, 1" [Nearest_neighbor/nearest_neighbor.c:15]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %._crit_edge" [Nearest_neighbor/nearest_neighbor.c:15]
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%p_lshr_f1_cast = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %x, i32 1, i32 6)" [Nearest_neighbor/nearest_neighbor.c:16]
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_5 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %p_lshr_f_cast, i6 %p_lshr_f1_cast)" [Nearest_neighbor/nearest_neighbor.c:20]
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_6 = zext i12 %tmp_5 to i64" [Nearest_neighbor/nearest_neighbor.c:20]
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%cam_fb_addr = getelementptr [4096 x i32]* %cam_fb, i64 0, i64 %tmp_6" [Nearest_neighbor/nearest_neighbor.c:20]
ST_3 : Operation 30 [2/2] (3.25ns)   --->   "%cam_fb_load = load volatile i32* %cam_fb_addr, align 4" [Nearest_neighbor/nearest_neighbor.c:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 31 [1/1] (2.03ns)   --->   "%tmp_7 = add i14 %tmp_2, %x_cast3" [Nearest_neighbor/nearest_neighbor.c:20]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %.loopexit"

 <State 4> : 6.51ns
ST_4 : Operation 33 [1/2] (3.25ns)   --->   "%cam_fb_load = load volatile i32* %cam_fb_addr, align 4" [Nearest_neighbor/nearest_neighbor.c:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_8 = zext i14 %tmp_7 to i64" [Nearest_neighbor/nearest_neighbor.c:20]
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%nn_fb_addr = getelementptr [16384 x i32]* %nn_fb, i64 0, i64 %tmp_8" [Nearest_neighbor/nearest_neighbor.c:20]
ST_4 : Operation 36 [1/1] (3.25ns)   --->   "store volatile i32 %cam_fb_load, i32* %nn_fb_addr, align 4" [Nearest_neighbor/nearest_neighbor.c:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %.preheader" [Nearest_neighbor/nearest_neighbor.c:15]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('y') with incoming values : ('y', Nearest_neighbor/nearest_neighbor.c:14) [9]  (1.77 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', Nearest_neighbor/nearest_neighbor.c:14) [9]  (0 ns)
	'add' operation ('y', Nearest_neighbor/nearest_neighbor.c:14) [12]  (1.92 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', Nearest_neighbor/nearest_neighbor.c:15) [20]  (0 ns)
	'getelementptr' operation ('cam_fb_addr', Nearest_neighbor/nearest_neighbor.c:20) [30]  (0 ns)
	'load' operation ('cam_fb_load', Nearest_neighbor/nearest_neighbor.c:20) on array 'cam_fb' [31]  (3.25 ns)

 <State 4>: 6.51ns
The critical path consists of the following:
	'load' operation ('cam_fb_load', Nearest_neighbor/nearest_neighbor.c:20) on array 'cam_fb' [31]  (3.25 ns)
	'store' operation (Nearest_neighbor/nearest_neighbor.c:20) of variable 'cam_fb_load', Nearest_neighbor/nearest_neighbor.c:20 on array 'nn_fb' [35]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
