/*
 * Copyright (c) 2023 Antmicro <www.antmicro.com>
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <arm/armv7-m.dtsi>
#include <zephyr/dt-bindings/i2c/i2c.h>
#include <zephyr/dt-bindings/spi/spi.h>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			compatible = "arm,cortex-m4f";
			reg = <0>;
		};
	};

	sram0: memory@400 {
		compatible = "mmio-sram";
		reg = <0x00000000 DT_SIZE_K(191)>;
	};

	flash0: flash@8212000 {
		compatible = "soc-nv-flash";
		reg = <0x8202000 DT_SIZE_K(2040)>;
	};

	soc {
	};
};

&nvic {
	arm,num-irq-priority-bits = <4>;
};
