Source Block: hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@165:175@HdlIdDef
wire [(UP_ADDRESS_WIDTH-1):0]   up_raddr_s;

// Scratch register
reg [31:0] up_scratch = 'h00;

reg  [7:0] sync_id = 'h00;
reg        sync_id_pending = 1'b0;

generate if (MM_IF_TYPE == S_AXI) begin

  // assign clock and reset

Diff Content:
- 170 reg  [7:0] sync_id = 'h00;

Clone Blocks:
Clone Blocks 1:
hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@166:176

// Scratch register
reg [31:0] up_scratch = 'h00;

reg  [7:0] sync_id = 'h00;
reg        sync_id_pending = 1'b0;

generate if (MM_IF_TYPE == S_AXI) begin

  // assign clock and reset


