{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622389314333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622389314338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 30 18:41:54 2021 " "Processing started: Sun May 30 18:41:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622389314338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622389314338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ergasia2h_Part2 -c ergasia2h_Part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ergasia2h_Part2 -c ergasia2h_Part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622389314338 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622389315343 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622389315343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ergasia2h_part2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ergasia2h_part2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ergasia2h_Part2-foo " "Found design unit 1: ergasia2h_Part2-foo" {  } { { "ergasia2h_Part2.vhd" "" { Text "C:/Quartus2h/ergasia2h(Part2)/ergasia2h_Part2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389322227 ""} { "Info" "ISGN_ENTITY_NAME" "1 ergasia2h_Part2 " "Found entity 1: ergasia2h_Part2" {  } { { "ergasia2h_Part2.vhd" "" { Text "C:/Quartus2h/ergasia2h(Part2)/ergasia2h_Part2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389322227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622389322227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_16_bit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file alu_16_bit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622389322229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlcircuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlcircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlCircuit-structure10 " "Found design unit 1: ControlCircuit-structure10" {  } { { "ControlCircuit.vhd" "" { Text "C:/Quartus2h/ergasia2h(Part2)/ControlCircuit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389322230 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlCircuit " "Found entity 1: ControlCircuit" {  } { { "ControlCircuit.vhd" "" { Text "C:/Quartus2h/ergasia2h(Part2)/ControlCircuit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389322230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622389322230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1_bit.vhd 20 10 " "Found 20 design units, including 10 entities, in source file alu_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orGate-structure1 " "Found design unit 1: orGate-structure1" {  } { { "alu_1_bit.vhd" "" { Text "C:/Quartus2h/ergasia2h(Part2)/alu_1_bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389322232 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 andGate-structure2 " "Found design unit 2: andGate-structure2" {  } { { "alu_1_bit.vhd" "" { Text "C:/Quartus2h/ergasia2h(Part2)/alu_1_bit.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389322232 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ADD-structure3 " "Found design unit 3: ADD-structure3" {  } { { "alu_1_bit.vhd" "" { Text "C:/Quartus2h/ergasia2h(Part2)/alu_1_bit.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389322232 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 notB-structure4 " "Found design unit 4: notB-structure4" {  } { { "alu_1_bit.vhd" "" { Text "C:/Quartus2h/ergasia2h(Part2)/alu_1_bit.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389322232 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 notA-structure5 " "Found design unit 5: notA-structure5" {  } { { "alu_1_bit.vhd" "" { Text "C:/Quartus2h/ergasia2h(Part2)/alu_1_bit.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389322232 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 xorGate-structure6 " "Found design unit 6: xorGate-structure6" {  } { { "alu_1_bit.vhd" "" { Text "C:/Quartus2h/ergasia2h(Part2)/alu_1_bit.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389322232 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 mux2a-structure7 " "Found design unit 7: mux2a-structure7" {  } { { "alu_1_bit.vhd" "" { Text "C:/Quartus2h/ergasia2h(Part2)/alu_1_bit.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389322232 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 mux2b-structure8 " "Found design unit 8: mux2b-structure8" {  } { { "alu_1_bit.vhd" "" { Text "C:/Quartus2h/ergasia2h(Part2)/alu_1_bit.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389322232 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 mux4-structure9 " "Found design unit 9: mux4-structure9" {  } { { "alu_1_bit.vhd" "" { Text "C:/Quartus2h/ergasia2h(Part2)/alu_1_bit.vhd" 150 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389322232 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 alu_1_bit-structural " "Found design unit 10: alu_1_bit-structural" {  } { { "alu_1_bit.vhd" "" { Text "C:/Quartus2h/ergasia2h(Part2)/alu_1_bit.vhd" 169 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389322232 ""} { "Info" "ISGN_ENTITY_NAME" "1 orGate " "Found entity 1: orGate" {  } { { "alu_1_bit.vhd" "" { Text "C:/Quartus2h/ergasia2h(Part2)/alu_1_bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389322232 ""} { "Info" "ISGN_ENTITY_NAME" "2 andGate " "Found entity 2: andGate" {  } { { "alu_1_bit.vhd" "" { Text "C:/Quartus2h/ergasia2h(Part2)/alu_1_bit.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389322232 ""} { "Info" "ISGN_ENTITY_NAME" "3 ADD " "Found entity 3: ADD" {  } { { "alu_1_bit.vhd" "" { Text "C:/Quartus2h/ergasia2h(Part2)/alu_1_bit.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389322232 ""} { "Info" "ISGN_ENTITY_NAME" "4 notB " "Found entity 4: notB" {  } { { "alu_1_bit.vhd" "" { Text "C:/Quartus2h/ergasia2h(Part2)/alu_1_bit.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389322232 ""} { "Info" "ISGN_ENTITY_NAME" "5 notA " "Found entity 5: notA" {  } { { "alu_1_bit.vhd" "" { Text "C:/Quartus2h/ergasia2h(Part2)/alu_1_bit.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389322232 ""} { "Info" "ISGN_ENTITY_NAME" "6 xorGate " "Found entity 6: xorGate" {  } { { "alu_1_bit.vhd" "" { Text "C:/Quartus2h/ergasia2h(Part2)/alu_1_bit.vhd" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389322232 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux2a " "Found entity 7: mux2a" {  } { { "alu_1_bit.vhd" "" { Text "C:/Quartus2h/ergasia2h(Part2)/alu_1_bit.vhd" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389322232 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux2b " "Found entity 8: mux2b" {  } { { "alu_1_bit.vhd" "" { Text "C:/Quartus2h/ergasia2h(Part2)/alu_1_bit.vhd" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389322232 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux4 " "Found entity 9: mux4" {  } { { "alu_1_bit.vhd" "" { Text "C:/Quartus2h/ergasia2h(Part2)/alu_1_bit.vhd" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389322232 ""} { "Info" "ISGN_ENTITY_NAME" "10 alu_1_bit " "Found entity 10: alu_1_bit" {  } { { "alu_1_bit.vhd" "" { Text "C:/Quartus2h/ergasia2h(Part2)/alu_1_bit.vhd" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389322232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622389322232 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ergasia2h_Part2 " "Elaborating entity \"ergasia2h_Part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622389322269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlCircuit ControlCircuit:CONTROL_CIRCUIT " "Elaborating entity \"ControlCircuit\" for hierarchy \"ControlCircuit:CONTROL_CIRCUIT\"" {  } { { "ergasia2h_Part2.vhd" "CONTROL_CIRCUIT" { Text "C:/Quartus2h/ergasia2h(Part2)/ergasia2h_Part2.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622389322279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_1_bit alu_1_bit:\\GEN_ALU:0:ALU " "Elaborating entity \"alu_1_bit\" for hierarchy \"alu_1_bit:\\GEN_ALU:0:ALU\"" {  } { { "ergasia2h_Part2.vhd" "\\GEN_ALU:0:ALU" { Text "C:/Quartus2h/ergasia2h(Part2)/ergasia2h_Part2.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622389322282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2a alu_1_bit:\\GEN_ALU:0:ALU\|mux2a:MUX_2A " "Elaborating entity \"mux2a\" for hierarchy \"alu_1_bit:\\GEN_ALU:0:ALU\|mux2a:MUX_2A\"" {  } { { "alu_1_bit.vhd" "MUX_2A" { Text "C:/Quartus2h/ergasia2h(Part2)/alu_1_bit.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622389322286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2b alu_1_bit:\\GEN_ALU:0:ALU\|mux2b:MUX_2B " "Elaborating entity \"mux2b\" for hierarchy \"alu_1_bit:\\GEN_ALU:0:ALU\|mux2b:MUX_2B\"" {  } { { "alu_1_bit.vhd" "MUX_2B" { Text "C:/Quartus2h/ergasia2h(Part2)/alu_1_bit.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622389322289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andGate alu_1_bit:\\GEN_ALU:0:ALU\|andGate:AND1 " "Elaborating entity \"andGate\" for hierarchy \"alu_1_bit:\\GEN_ALU:0:ALU\|andGate:AND1\"" {  } { { "alu_1_bit.vhd" "AND1" { Text "C:/Quartus2h/ergasia2h(Part2)/alu_1_bit.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622389322293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orGate alu_1_bit:\\GEN_ALU:0:ALU\|orGate:OR1 " "Elaborating entity \"orGate\" for hierarchy \"alu_1_bit:\\GEN_ALU:0:ALU\|orGate:OR1\"" {  } { { "alu_1_bit.vhd" "OR1" { Text "C:/Quartus2h/ergasia2h(Part2)/alu_1_bit.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622389322296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD alu_1_bit:\\GEN_ALU:0:ALU\|ADD:ADD1 " "Elaborating entity \"ADD\" for hierarchy \"alu_1_bit:\\GEN_ALU:0:ALU\|ADD:ADD1\"" {  } { { "alu_1_bit.vhd" "ADD1" { Text "C:/Quartus2h/ergasia2h(Part2)/alu_1_bit.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622389322299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorGate alu_1_bit:\\GEN_ALU:0:ALU\|xorGate:XOR1 " "Elaborating entity \"xorGate\" for hierarchy \"alu_1_bit:\\GEN_ALU:0:ALU\|xorGate:XOR1\"" {  } { { "alu_1_bit.vhd" "XOR1" { Text "C:/Quartus2h/ergasia2h(Part2)/alu_1_bit.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622389322303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 alu_1_bit:\\GEN_ALU:0:ALU\|mux4:MUX_4 " "Elaborating entity \"mux4\" for hierarchy \"alu_1_bit:\\GEN_ALU:0:ALU\|mux4:MUX_4\"" {  } { { "alu_1_bit.vhd" "MUX_4" { Text "C:/Quartus2h/ergasia2h(Part2)/alu_1_bit.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622389322307 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622389322704 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622389322704 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622389322704 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622389322704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622389322740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 30 18:42:02 2021 " "Processing ended: Sun May 30 18:42:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622389322740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622389322740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622389322740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622389322740 ""}
