<stg><name>loopback</name>


<trans_list>

<trans id="27" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="28" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="29" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="31" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:0  call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %a) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1  call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %out_r) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:2  %out_addr = getelementptr [100 x i32]* %out_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.preheader.0:4  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @loopback_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.0:5  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.0:0  %k_0_0 = phi i7 [ %add_ln11, %0 ], [ 0, %.preheader.preheader.0 ]

]]></Node>
<StgValue><ssdm name="k_0_0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:1  %icmp_ln11 = icmp eq i7 %k_0_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:3  %add_ln11 = add i7 %k_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:4  br i1 %icmp_ln11, label %1, label %0

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="7">
<![CDATA[
:0  %zext_ln12 = zext i7 %k_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %a_addr = getelementptr [100 x i16]* %a, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="7">
<![CDATA[
:2  %a_load = load i16* %a_addr, align 2

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="7">
<![CDATA[
:0  %v = load i32* %out_addr, align 4

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="7">
<![CDATA[
:2  %a_load = load i16* %a_addr, align 2

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="16">
<![CDATA[
:3  %sext_ln12 = sext i16 %a_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln12"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %out_addr_1 = getelementptr [100 x i32]* %out_r, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="out_addr_1"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %sext_ln12, i32* %out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="7">
<![CDATA[
:0  %v = load i32* %out_addr, align 4

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32">
<![CDATA[
:1  ret i32 %v

]]></Node>
<StgValue><ssdm name="ret_ln25"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="33" name="a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="34" name="out_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="36" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="35" toId="5">
</dataflow>
<dataflow id="37" from="a" to="specbitsmap_ln0" fromId="33" toId="5">
</dataflow>
<dataflow id="38" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="35" toId="6">
</dataflow>
<dataflow id="39" from="out_r" to="specbitsmap_ln0" fromId="34" toId="6">
</dataflow>
<dataflow id="40" from="out_r" to="out_addr" fromId="34" toId="7">
</dataflow>
<dataflow id="42" from="StgValue_41" to="out_addr" fromId="41" toId="7">
</dataflow>
<dataflow id="43" from="StgValue_41" to="out_addr" fromId="41" toId="7">
</dataflow>
<dataflow id="44" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="35" toId="8">
</dataflow>
<dataflow id="46" from="StgValue_45" to="specbitsmap_ln0" fromId="45" toId="8">
</dataflow>
<dataflow id="48" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="47" toId="9">
</dataflow>
<dataflow id="50" from="loopback_str" to="spectopmodule_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="51" from="add_ln11" to="k_0_0" fromId="14" toId="11">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="52" from="br_ln11" to="k_0_0" fromId="24" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="54" from="StgValue_53" to="k_0_0" fromId="53" toId="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="55" from="br_ln11" to="k_0_0" fromId="10" toId="11">
</dataflow>
<dataflow id="56" from="k_0_0" to="icmp_ln11" fromId="11" toId="12">
</dataflow>
<dataflow id="58" from="StgValue_57" to="icmp_ln11" fromId="57" toId="12">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="59" toId="13">
</dataflow>
<dataflow id="62" from="StgValue_61" to="empty" fromId="61" toId="13">
</dataflow>
<dataflow id="63" from="StgValue_61" to="empty" fromId="61" toId="13">
</dataflow>
<dataflow id="64" from="StgValue_61" to="empty" fromId="61" toId="13">
</dataflow>
<dataflow id="65" from="k_0_0" to="add_ln11" fromId="11" toId="14">
</dataflow>
<dataflow id="67" from="StgValue_66" to="add_ln11" fromId="66" toId="14">
</dataflow>
<dataflow id="68" from="icmp_ln11" to="br_ln11" fromId="12" toId="15">
</dataflow>
<dataflow id="69" from="k_0_0" to="zext_ln12" fromId="11" toId="16">
</dataflow>
<dataflow id="70" from="a" to="a_addr" fromId="33" toId="17">
</dataflow>
<dataflow id="71" from="StgValue_41" to="a_addr" fromId="41" toId="17">
</dataflow>
<dataflow id="72" from="zext_ln12" to="a_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="73" from="a_addr" to="a_load" fromId="17" toId="18">
</dataflow>
<dataflow id="74" from="out_addr" to="v" fromId="7" toId="19">
</dataflow>
<dataflow id="75" from="a_addr" to="a_load" fromId="17" toId="20">
</dataflow>
<dataflow id="76" from="a_load" to="sext_ln12" fromId="20" toId="21">
</dataflow>
<dataflow id="77" from="out_r" to="out_addr_1" fromId="34" toId="22">
</dataflow>
<dataflow id="78" from="StgValue_41" to="out_addr_1" fromId="41" toId="22">
</dataflow>
<dataflow id="79" from="zext_ln12" to="out_addr_1" fromId="16" toId="22">
</dataflow>
<dataflow id="80" from="sext_ln12" to="store_ln12" fromId="21" toId="23">
</dataflow>
<dataflow id="81" from="out_addr_1" to="store_ln12" fromId="22" toId="23">
</dataflow>
<dataflow id="82" from="out_addr" to="v" fromId="7" toId="25">
</dataflow>
<dataflow id="83" from="v" to="ret_ln25" fromId="25" toId="26">
</dataflow>
<dataflow id="84" from="icmp_ln11" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
