[INF:CM0023] Creating log file ../../build/regression/TypedefRange/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:PP0122] Preprocessing source file "dut.sv".

[INF:PA0201] Parsing source file "dut.sv".

[WRN:PA0205] dut.sv:1:1: No timescale set for "pkg".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "pkg".

[INF:EL0526] Design Elaboration...

Instance tree:

[NTE:EL0508] Nb Top level modules: 0.

[NTE:EL0509] Max instance depth: 0.

[NTE:EL0510] Nb instances: 0.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../build/regression/TypedefRange/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/TypedefRange/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/TypedefRange/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|uhdmallPackages:
\_package: pkg (pkg::), file:dut.sv, line:1:1, endln:6:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiTypedef:
  \_struct_typespec: (pkg::a), line:2:12, endln:2:18
    |vpiParent:
    \_package: pkg (pkg::), file:dut.sv, line:1:1, endln:6:11
    |vpiName:pkg::a
    |vpiInstance:
    \_package: pkg (pkg::), file:dut.sv, line:1:1, endln:6:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (x), line:3:16, endln:3:17
      |vpiParent:
      \_struct_typespec: (pkg::a), line:2:12, endln:2:18
      |vpiName:x
      |vpiTypespec:
      \_logic_typespec: , line:3:7, endln:3:12
        |vpiParent:
        \_typespec_member: (x), line:3:16, endln:3:17
        |vpiInstance:
        \_package: (pkg), file:
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:12
  |vpiDefName:pkg
|uhdmtopPackages:
\_package: pkg (pkg::), file:dut.sv, line:1:1, endln:6:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiTypedef:
  \_struct_typespec: (pkg::a), line:2:12, endln:2:18
    |vpiParent:
    \_package: pkg (pkg::), file:dut.sv, line:1:1, endln:6:11
    |vpiName:pkg::a
    |vpiInstance:
    \_package: pkg (pkg::), file:dut.sv, line:1:1, endln:6:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (x), line:3:16, endln:3:17
      |vpiParent:
      \_struct_typespec: (pkg::a), line:2:12, endln:2:18
      |vpiName:x
      |vpiTypespec:
      \_logic_typespec: , line:3:7, endln:3:12
        |vpiParent:
        \_typespec_member: (x), line:3:16, endln:3:17
        |vpiInstance:
        \_package: pkg (pkg::), file:dut.sv, line:1:1, endln:6:11
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:12
  |vpiTypedef:
  \_packed_array_typespec: (pkg::b), line:5:12, endln:5:13
    |vpiParent:
    \_package: pkg (pkg::), file:dut.sv, line:1:1, endln:6:11
    |vpiName:pkg::b
    |vpiTypedefAlias:
    \_packed_array_typespec: , line:5:12, endln:5:13
      |vpiInstance:
      \_package: pkg (pkg::), file:dut.sv, line:1:1, endln:6:11
      |vpiRange:
      \_range: , line:5:13, endln:5:18
        |vpiLeftRange:
        \_constant: , line:5:14, endln:5:15
          |vpiParent:
          \_range: , line:5:13, endln:5:18
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:16, endln:5:17
          |vpiParent:
          \_range: , line:5:13, endln:5:18
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiElemTypespec:
      \_struct_typespec: (pkg::a), line:2:12, endln:2:18
    |vpiInstance:
    \_package: pkg (pkg::), file:dut.sv, line:1:1, endln:6:11
    |vpiRange:
    \_range: , line:5:13, endln:5:18
      |vpiParent:
      \_packed_array_typespec: (pkg::b), line:5:12, endln:5:13
      |vpiLeftRange:
      \_constant: , line:5:14, endln:5:15
        |vpiParent:
        \_range: , line:5:13, endln:5:18
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:5:16, endln:5:17
        |vpiParent:
        \_range: , line:5:13, endln:5:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_struct_typespec: (pkg::a), line:2:12, endln:2:18
      |vpiParent:
      \_packed_array_typespec: (pkg::b), line:5:12, endln:5:13
      |vpiName:pkg::a
      |vpiInstance:
      \_package: pkg (pkg::), file:dut.sv, line:1:1, endln:6:11
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (x), line:3:16, endln:3:17
        |vpiParent:
        \_struct_typespec: (pkg::a), line:2:12, endln:2:18
        |vpiName:x
        |vpiTypespec:
        \_logic_typespec: , line:3:7, endln:3:12
          |vpiParent:
          \_typespec_member: (x), line:3:16, endln:3:17
          |vpiInstance:
          \_package: pkg (pkg::), file:dut.sv, line:1:1, endln:6:11
        |vpiRefFile:dut.sv
        |vpiRefLineNo:3
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:3
        |vpiRefEndColumnNo:12
  |vpiDefName:pkg
  |vpiTop:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 4


[roundtrip]: ${SURELOG_DIR}/tests/TypedefRange/dut.sv | ${SURELOG_DIR}/build/regression/TypedefRange/roundtrip/dut_000.sv | 1 | 6 | 

