package cpucore.Unit

import chisel3._
import chisel3.util._

import Config.Configs._

class Difftest extends HasBlackBoxInline {
	val io = IO(new Bundle{
    	val pc = Input(UInt(32.W))
    	val rf = Input(Vec(32, UInt(32.W)))
	})

	setInline("Difftest.v",
	"""module difftest(
	|	imput wire [31:0] pc,
	|	input wire [31:0] rf_0,
	|	input wire [31:0] rf_1,
	|	input wire [31:0] rf_2,
	|	input wire [31:0] rf_3,
	|	input wire [31:0] rf_4,
	|	input wire [31:0] rf_5,
	|	input wire [31:0] rf_6,
	|	input wire [31:0] rf_7,
	|	input wire [31:0] rf_8,
	|	input wire [31:0] rf_9,
	|	input wire [31:0] rf_10,
	|	input wire [31:0] rf_11,
	|	input wire [31:0] rf_12,
	|	input wire [31:0] rf_13,
	|	input wire [31:0] rf_14,
	|	input wire [31:0] rf_15,
	|	input wire [31:0] rf_16,
	|	input wire [31:0] rf_17,
	|	input wire [31:0] rf_18,
	|	input wire [31:0] rf_19,
	|	input wire [31:0] rf_20,
	|	input wire [31:0] rf_21,
	|	input wire [31:0] rf_22,
	|	input wire [31:0] rf_23,
	|	input wire [31:0] rf_24,
	|	input wire [31:0] rf_25,
	|	input wire [31:0] rf_26,
	|	input wire [31:0] rf_27,
	|	input wire [31:0] rf_28,
	|	input wire [31:0] rf_29,
	|	input wire [31:0] rf_30,
	|	input wire [31:0] rf_31,
	|)
	|
	|import "DPI-C" function void set_gpr_ptr(imput int pc, input logic [31:0] regs[]);
	|
	|wire [63:0] regs [32];
	|assign regs[0] = rf_0;
	|assign regs[1] = rf_1;
	|assign regs[2] = rf_2;
	|assign regs[3] = rf_3;
	|assign regs[4] = rf_4;
	|assign regs[5] = rf_5;
	|assign regs[6] = rf_6;
	|assign regs[7] = rf_7;
	|assign regs[8] = rf_8;
	|assign regs[9] = rf_9;
	|assign regs[10] = rf_10;
	|assign regs[11] = rf_11;
	|assign regs[12] = rf_12;
	|assign regs[13] = rf_13;
	|assign regs[14] = rf_14;
	|assign regs[15] = rf_15;
	|assign regs[16] = rf_16;
	|assign regs[17] = rf_17;
	|assign regs[18] = rf_18;
	|assign regs[19] = rf_19;
	|assign regs[20] = rf_20;
	|assign regs[21] = rf_21;
	|assign regs[22] = rf_22;
	|assign regs[23] = rf_23;
	|assign regs[24] = rf_24;
	|assign regs[25] = rf_25;
	|assign regs[26] = rf_26;
	|assign regs[27] = rf_27;
	|assign regs[28] = rf_28;
	|assign regs[29] = rf_29;
	|assign regs[30] = rf_30;
	|assign regs[31] = rf_31;
	|
	|initial set_gpr_ptr(pc, regs);
	|
	|endmodule
	|""".stripMargin)
}