
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta7
Install: D:\Program Files\Gowin\1.8\SynplifyPro
OS: Windows 6.1

Hostname: GQG-PC

Implementation : rev_1

# Written on Mon Aug 20 16:28:25 2018

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                           Requested     Requested     Clock        Clock                   Clock
Level     Clock                                           Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------------------------
0 -       _\~oserx4_DPHY_TX_TOP\ |sclk_inferred_clock     1.0 MHz       1000.000      inferred     Inferred_clkgroup_0     5    
================================================================================================================================


Clock Load Summary
******************

                                                Clock     Source                                             Clock Pin                               Non-clock Pin     Non-clock Pin
Clock                                           Load      Pin                                                Seq Example                             Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
_\~oserx4_DPHY_TX_TOP\ |sclk_inferred_clock     5         DPHY_TX_INST.u_oserx4.U3_CLKDIV.CLKOUT(CLKDIV)     DPHY_TX_INST.u_oserx4.U6_OSER8.PCLK     -                 -            
====================================================================================================================================================================================
