<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab7.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Lab7A_top_level.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab7A_top_level.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab7A_top_level.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab7A_top_level.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab7A_top_level.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Lab7A_top_level.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab7A_top_level.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Lab7A_top_level.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Lab7A_top_level.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Lab7A_top_level.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab7A_top_level.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Lab7A_top_level.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab7A_top_level.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab7A_top_level.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Lab7A_top_level.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Lab7A_top_level.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Lab7A_top_level.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Lab7A_top_level.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab7A_top_level.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab7A_top_level_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Lab7A_top_level_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab7A_top_level_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab7A_top_level_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab7A_top_level_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Lab7A_top_level_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7A_top_level_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7A_top_level_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Lab7A_top_level_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Lab7A_top_level_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7A_top_level_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab7A_top_level_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Lab7A_top_level_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Lab7A_top_level_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7A_top_level_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Lab7B_top_level.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="Lab7B_top_level.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Lab7B_top_level.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab7B_top_level.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="Lab7B_top_level.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab7B_top_level.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab7B_top_level.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab7B_top_level.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Lab7B_top_level.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab7B_top_level.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Lab7B_top_level.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Lab7B_top_level.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Lab7B_top_level.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab7B_top_level.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Lab7B_top_level.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab7B_top_level.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab7B_top_level.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Lab7B_top_level.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Lab7B_top_level.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Lab7B_top_level.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Lab7B_top_level.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Lab7B_top_level.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab7B_top_level.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab7B_top_level_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Lab7B_top_level_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab7B_top_level_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab7B_top_level_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab7B_top_level_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Lab7B_top_level_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7B_top_level_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7B_top_level_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Lab7B_top_level_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Lab7B_top_level_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7B_top_level_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab7B_top_level_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Lab7B_top_level_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Lab7B_top_level_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7B_top_level_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab7C_top_level.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab7C_top_level.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab7C_top_level.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab7C_top_level.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab7C_top_level.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab7C_top_level.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab7C_top_level.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab7C_top_level.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7C_top_level_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab7D_top_level.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab7D_top_level.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab7D_top_level.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab7D_top_level.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab7D_top_level.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab7D_top_level.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab7D_top_level.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab7D_top_level.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab7D_top_level_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab7D_top_level_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7D_top_level_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Lab7E_top_level.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="Lab7E_top_level.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Lab7E_top_level.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab7E_top_level.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="Lab7E_top_level.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab7E_top_level.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab7E_top_level.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab7E_top_level.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Lab7E_top_level.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab7E_top_level.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Lab7E_top_level.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Lab7E_top_level.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Lab7E_top_level.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab7E_top_level.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Lab7E_top_level.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab7E_top_level.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab7E_top_level.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Lab7E_top_level.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Lab7E_top_level.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Lab7E_top_level.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Lab7E_top_level.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Lab7E_top_level.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab7E_top_level.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab7E_top_level_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Lab7E_top_level_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab7E_top_level_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab7E_top_level_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab7E_top_level_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Lab7E_top_level_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7E_top_level_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7E_top_level_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Lab7E_top_level_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Lab7E_top_level_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7E_top_level_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab7E_top_level_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Lab7E_top_level_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Lab7E_top_level_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7E_top_level_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MAC_Frame_Gen.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MAC_Frame_Gen.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MAC_Frame_Gen.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_Lab7A_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Lab7A_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Test_Lab7B.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Test_Lab7B.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Lab7B.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Test_Lab7B.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Test_Lab7B.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_Lab7B_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Test_Lab7B_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Test_Lab7B_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_Lab7C_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_Lab7C_md_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Lab7D_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_Lab7D_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Test_Lab7D_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1525318508" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1525318508">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525369046" xil_pn:in_ck="233758965875374704" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1525369045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CRC.vhd"/>
      <outfile xil_pn:name="Data_Buffer.vhd"/>
      <outfile xil_pn:name="HEXon7segDisp(1).vhd"/>
      <outfile xil_pn:name="LLC_PDU_Gen.vhd"/>
      <outfile xil_pn:name="Lab7A_top_level.vhd"/>
      <outfile xil_pn:name="Lab7B_top_level.vhd"/>
      <outfile xil_pn:name="Lab7C_top_level.vhd"/>
      <outfile xil_pn:name="Lab7D_top_level.vhd"/>
      <outfile xil_pn:name="Lab7E_top_level.vhd"/>
      <outfile xil_pn:name="Local_Functions.vhd"/>
      <outfile xil_pn:name="MAC_Frame_Dec.vhd"/>
      <outfile xil_pn:name="MAC_Frame_Gen.vhd"/>
      <outfile xil_pn:name="Test_Lab7A.vhd"/>
      <outfile xil_pn:name="Test_Lab7B.vhd"/>
      <outfile xil_pn:name="Test_Lab7C.vhd"/>
      <outfile xil_pn:name="Test_Lab7C_md.vhd"/>
      <outfile xil_pn:name="Test_Lab7D.vhd"/>
      <outfile xil_pn:name="md(1).vhd"/>
      <outfile xil_pn:name="me(1).vhd"/>
      <outfile xil_pn:name="real_debounce(2).vhd"/>
    </transform>
    <transform xil_pn:end_ts="1525369046" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4375737749983991543" xil_pn:start_ts="1525369046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525369046" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="368196511156466375" xil_pn:start_ts="1525369046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525358963" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2888569240530917682" xil_pn:start_ts="1525358963">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525369046" xil_pn:in_ck="233758965875374704" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1525369046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CRC.vhd"/>
      <outfile xil_pn:name="Data_Buffer.vhd"/>
      <outfile xil_pn:name="HEXon7segDisp(1).vhd"/>
      <outfile xil_pn:name="LLC_PDU_Gen.vhd"/>
      <outfile xil_pn:name="Lab7A_top_level.vhd"/>
      <outfile xil_pn:name="Lab7B_top_level.vhd"/>
      <outfile xil_pn:name="Lab7C_top_level.vhd"/>
      <outfile xil_pn:name="Lab7D_top_level.vhd"/>
      <outfile xil_pn:name="Lab7E_top_level.vhd"/>
      <outfile xil_pn:name="Local_Functions.vhd"/>
      <outfile xil_pn:name="MAC_Frame_Dec.vhd"/>
      <outfile xil_pn:name="MAC_Frame_Gen.vhd"/>
      <outfile xil_pn:name="Test_Lab7A.vhd"/>
      <outfile xil_pn:name="Test_Lab7B.vhd"/>
      <outfile xil_pn:name="Test_Lab7C.vhd"/>
      <outfile xil_pn:name="Test_Lab7C_md.vhd"/>
      <outfile xil_pn:name="Test_Lab7D.vhd"/>
      <outfile xil_pn:name="md(1).vhd"/>
      <outfile xil_pn:name="me(1).vhd"/>
      <outfile xil_pn:name="real_debounce(2).vhd"/>
    </transform>
    <transform xil_pn:end_ts="1525369047" xil_pn:in_ck="233758965875374704" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3907801632783792552" xil_pn:start_ts="1525369046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_Lab7D_beh.prj"/>
      <outfile xil_pn:name="Test_Lab7D_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1525369048" xil_pn:in_ck="4381711884467028193" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6293185018341031179" xil_pn:start_ts="1525369047">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_Lab7D_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1525368254" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1525368254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525368254" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3436874228034300897" xil_pn:start_ts="1525368254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525368254" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2888569240530917682" xil_pn:start_ts="1525368254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525368254" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1525368254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525368254" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="437742825102220321" xil_pn:start_ts="1525368254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525368254" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1525368254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525368254" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6611250690350053224" xil_pn:start_ts="1525368254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525378761" xil_pn:in_ck="3350927844098083050" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3747070633843897187" xil_pn:start_ts="1525378753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab7E_top_level.lso"/>
      <outfile xil_pn:name="Lab7E_top_level.ngc"/>
      <outfile xil_pn:name="Lab7E_top_level.ngr"/>
      <outfile xil_pn:name="Lab7E_top_level.prj"/>
      <outfile xil_pn:name="Lab7E_top_level.stx"/>
      <outfile xil_pn:name="Lab7E_top_level.syr"/>
      <outfile xil_pn:name="Lab7E_top_level.xst"/>
      <outfile xil_pn:name="Lab7E_top_level_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1525373444" xil_pn:in_ck="-883698478615529291" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="340259963115495756" xil_pn:start_ts="1525373444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525378767" xil_pn:in_ck="6827162095544067277" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4138432161834317743" xil_pn:start_ts="1525378761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab7E_top_level.bld"/>
      <outfile xil_pn:name="Lab7E_top_level.ngd"/>
      <outfile xil_pn:name="Lab7E_top_level_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1525378777" xil_pn:in_ck="-4831790463714077921" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1525378767">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab7E_top_level.pcf"/>
      <outfile xil_pn:name="Lab7E_top_level_map.map"/>
      <outfile xil_pn:name="Lab7E_top_level_map.mrp"/>
      <outfile xil_pn:name="Lab7E_top_level_map.ncd"/>
      <outfile xil_pn:name="Lab7E_top_level_map.ngm"/>
      <outfile xil_pn:name="Lab7E_top_level_map.xrpt"/>
      <outfile xil_pn:name="Lab7E_top_level_summary.xml"/>
      <outfile xil_pn:name="Lab7E_top_level_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1525378788" xil_pn:in_ck="-4939087642611095670" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1525378777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab7E_top_level.ncd"/>
      <outfile xil_pn:name="Lab7E_top_level.pad"/>
      <outfile xil_pn:name="Lab7E_top_level.par"/>
      <outfile xil_pn:name="Lab7E_top_level.ptwx"/>
      <outfile xil_pn:name="Lab7E_top_level.unroutes"/>
      <outfile xil_pn:name="Lab7E_top_level.xpi"/>
      <outfile xil_pn:name="Lab7E_top_level_pad.csv"/>
      <outfile xil_pn:name="Lab7E_top_level_pad.txt"/>
      <outfile xil_pn:name="Lab7E_top_level_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1525378796" xil_pn:in_ck="5799711154838065854" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1525378788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab7E_top_level.bgn"/>
      <outfile xil_pn:name="Lab7E_top_level.bit"/>
      <outfile xil_pn:name="Lab7E_top_level.drc"/>
      <outfile xil_pn:name="Lab7E_top_level.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1525378788" xil_pn:in_ck="-1068350905357990637" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1525378784">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab7E_top_level.twr"/>
      <outfile xil_pn:name="Lab7E_top_level.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
