// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Full Version"

// DATE "11/03/2016 20:08:01"

// 
// Device: Altera EP4CE30F29C6 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module reg_file (
	clock,
	enableWrite,
	registerA,
	registerB,
	registerWrite,
	dataIn,
	flag,
	regA,
	regB,
	flagBit);
input 	clock;
input 	enableWrite;
input 	[2:0] registerA;
input 	[2:0] registerB;
input 	[2:0] registerWrite;
input 	[7:0] dataIn;
input 	flag;
output 	[7:0] regA;
output 	[7:0] regB;
output 	flagBit;

// Design Ports Information
// regA[0]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[1]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[2]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[3]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[4]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[5]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[6]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regA[7]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regB[0]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regB[1]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regB[2]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regB[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regB[4]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regB[5]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regB[6]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regB[7]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flagBit	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// registerA[1]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// registerA[0]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// registerA[2]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// registerB[1]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// registerB[0]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// registerB[2]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[0]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enableWrite	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// registerWrite[1]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// registerWrite[0]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// registerWrite[2]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[1]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[2]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[3]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[4]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[5]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[6]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataIn[7]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flag	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("adder_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \regA[0]~output_o ;
wire \regA[1]~output_o ;
wire \regA[2]~output_o ;
wire \regA[3]~output_o ;
wire \regA[4]~output_o ;
wire \regA[5]~output_o ;
wire \regA[6]~output_o ;
wire \regA[7]~output_o ;
wire \regB[0]~output_o ;
wire \regB[1]~output_o ;
wire \regB[2]~output_o ;
wire \regB[3]~output_o ;
wire \regB[4]~output_o ;
wire \regB[5]~output_o ;
wire \regB[6]~output_o ;
wire \regB[7]~output_o ;
wire \flagBit~output_o ;
wire \registerA[1]~input_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \dataIn[0]~input_o ;
wire \registerWrite[2]~input_o ;
wire \registerWrite[0]~input_o ;
wire \registerWrite[1]~input_o ;
wire \enableWrite~input_o ;
wire \registers~131_combout ;
wire \registers~24_q ;
wire \registers~128_combout ;
wire \registers~16_q ;
wire \registerA[0]~input_o ;
wire \registers~129_combout ;
wire \registers~8_q ;
wire \registers~130_combout ;
wire \registers~0_q ;
wire \registers~64_combout ;
wire \registers~65_combout ;
wire \registers~135_combout ;
wire \registers~56_q ;
wire \registers~132_combout ;
wire \registers~40_q ;
wire \registers~134_combout ;
wire \registers~32_q ;
wire \registers~133_combout ;
wire \registers~48_q ;
wire \registers~66_combout ;
wire \registers~67_combout ;
wire \registerA[2]~input_o ;
wire \regA~0_combout ;
wire \regA~1_combout ;
wire \dataIn[1]~input_o ;
wire \registers~33_q ;
wire \registers~49_q ;
wire \registers~70_combout ;
wire \registers~57_q ;
wire \registers~41_q ;
wire \registers~71_combout ;
wire \registers~9_q ;
wire \registers~1_q ;
wire \registers~68_combout ;
wire \registers~17_q ;
wire \registers~25_q ;
wire \registers~69_combout ;
wire \regA~2_combout ;
wire \dataIn[2]~input_o ;
wire \registers~2_q ;
wire \registers~10_q ;
wire \registers~72_combout ;
wire \registers~18_q ;
wire \registers~26_q ;
wire \registers~73_combout ;
wire \registers~34_q ;
wire \registers~50_q ;
wire \registers~74_combout ;
wire \registers~58_q ;
wire \registers~42_q ;
wire \registers~75_combout ;
wire \regA~3_combout ;
wire \dataIn[3]~input_o ;
wire \registers~27_q ;
wire \registers~19_q ;
wire \registers~3_q ;
wire \registers~11_q ;
wire \registers~76_combout ;
wire \registers~77_combout ;
wire \registers~59_q ;
wire \registers~35_q ;
wire \registers~51_q ;
wire \registers~78_combout ;
wire \registers~43_q ;
wire \registers~79_combout ;
wire \regA~4_combout ;
wire \dataIn[4]~input_o ;
wire \registers~60_q ;
wire \registers~36_q ;
wire \registers~52_q ;
wire \registers~82_combout ;
wire \registers~44_q ;
wire \registers~83_combout ;
wire \registers~28_q ;
wire \registers~20_q ;
wire \registers~4_q ;
wire \registers~12_q ;
wire \registers~80_combout ;
wire \registers~81_combout ;
wire \regA~5_combout ;
wire \dataIn[5]~input_o ;
wire \registers~37_q ;
wire \registers~53_q ;
wire \registers~86_combout ;
wire \registers~61_q ;
wire \registers~45_q ;
wire \registers~87_combout ;
wire \registers~5_q ;
wire \registers~13_q ;
wire \registers~84_combout ;
wire \registers~29_q ;
wire \registers~21_q ;
wire \registers~85_combout ;
wire \regA~6_combout ;
wire \dataIn[6]~input_o ;
wire \registers~30_q ;
wire \registers~22_q ;
wire \registers~6_q ;
wire \registers~14_q ;
wire \registers~88_combout ;
wire \registers~89_combout ;
wire \registers~62_q ;
wire \registers~38_q ;
wire \registers~54_q ;
wire \registers~90_combout ;
wire \registers~46_q ;
wire \registers~91_combout ;
wire \regA~7_combout ;
wire \dataIn[7]~input_o ;
wire \registers~63_q ;
wire \registers~39_q ;
wire \registers~55_q ;
wire \registers~94_combout ;
wire \registers~47_q ;
wire \registers~95_combout ;
wire \registers~31_q ;
wire \registers~23_q ;
wire \registers~7_q ;
wire \registers~15_q ;
wire \registers~92_combout ;
wire \registers~93_combout ;
wire \regA~8_combout ;
wire \registerB[0]~input_o ;
wire \registerB[1]~input_o ;
wire \registers~98_combout ;
wire \registers~99_combout ;
wire \registerB[2]~input_o ;
wire \regB~0_combout ;
wire \registers~96_combout ;
wire \registers~97_combout ;
wire \regB~1_combout ;
wire \registers~100_combout ;
wire \registers~101_combout ;
wire \registers~102_combout ;
wire \registers~103_combout ;
wire \regB~2_combout ;
wire \registers~104_combout ;
wire \registers~105_combout ;
wire \registers~106_combout ;
wire \registers~107_combout ;
wire \regB~3_combout ;
wire \registers~110_combout ;
wire \registers~111_combout ;
wire \registers~108_combout ;
wire \registers~109_combout ;
wire \regB~4_combout ;
wire \registers~114_combout ;
wire \registers~115_combout ;
wire \registers~112_combout ;
wire \registers~113_combout ;
wire \regB~5_combout ;
wire \registers~118_combout ;
wire \registers~119_combout ;
wire \registers~116_combout ;
wire \registers~117_combout ;
wire \regB~6_combout ;
wire \registers~122_combout ;
wire \registers~123_combout ;
wire \registers~120_combout ;
wire \registers~121_combout ;
wire \regB~7_combout ;
wire \registers~126_combout ;
wire \registers~127_combout ;
wire \registers~124_combout ;
wire \registers~125_combout ;
wire \regB~8_combout ;
wire \flag~input_o ;
wire \flagBit~reg0feeder_combout ;
wire \flagBit~reg0_q ;


// Location: IOOBUF_X38_Y43_N16
cycloneive_io_obuf \regA[0]~output (
	.i(\regA~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[0]~output .bus_hold = "false";
defparam \regA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N23
cycloneive_io_obuf \regA[1]~output (
	.i(\regA~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[1]~output .bus_hold = "false";
defparam \regA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N9
cycloneive_io_obuf \regA[2]~output (
	.i(\regA~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[2]~output .bus_hold = "false";
defparam \regA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N2
cycloneive_io_obuf \regA[3]~output (
	.i(\regA~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[3]~output .bus_hold = "false";
defparam \regA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N30
cycloneive_io_obuf \regA[4]~output (
	.i(\regA~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[4]~output .bus_hold = "false";
defparam \regA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N30
cycloneive_io_obuf \regA[5]~output (
	.i(\regA~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[5]~output .bus_hold = "false";
defparam \regA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y43_N2
cycloneive_io_obuf \regA[6]~output (
	.i(\regA~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[6]~output .bus_hold = "false";
defparam \regA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N23
cycloneive_io_obuf \regA[7]~output (
	.i(\regA~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \regA[7]~output .bus_hold = "false";
defparam \regA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y43_N9
cycloneive_io_obuf \regB[0]~output (
	.i(\regB~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \regB[0]~output .bus_hold = "false";
defparam \regB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y43_N16
cycloneive_io_obuf \regB[1]~output (
	.i(\regB~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \regB[1]~output .bus_hold = "false";
defparam \regB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N2
cycloneive_io_obuf \regB[2]~output (
	.i(\regB~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \regB[2]~output .bus_hold = "false";
defparam \regB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N30
cycloneive_io_obuf \regB[3]~output (
	.i(\regB~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \regB[3]~output .bus_hold = "false";
defparam \regB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y43_N23
cycloneive_io_obuf \regB[4]~output (
	.i(\regB~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \regB[4]~output .bus_hold = "false";
defparam \regB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N16
cycloneive_io_obuf \regB[5]~output (
	.i(\regB~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \regB[5]~output .bus_hold = "false";
defparam \regB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y32_N16
cycloneive_io_obuf \regB[6]~output (
	.i(\regB~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \regB[6]~output .bus_hold = "false";
defparam \regB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y43_N30
cycloneive_io_obuf \regB[7]~output (
	.i(\regB~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \regB[7]~output .bus_hold = "false";
defparam \regB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N2
cycloneive_io_obuf \flagBit~output (
	.i(\flagBit~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\flagBit~output_o ),
	.obar());
// synopsys translate_off
defparam \flagBit~output .bus_hold = "false";
defparam \flagBit~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X41_Y43_N15
cycloneive_io_ibuf \registerA[1]~input (
	.i(registerA[1]),
	.ibar(gnd),
	.o(\registerA[1]~input_o ));
// synopsys translate_off
defparam \registerA[1]~input .bus_hold = "false";
defparam \registerA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X43_Y43_N22
cycloneive_io_ibuf \dataIn[0]~input (
	.i(dataIn[0]),
	.ibar(gnd),
	.o(\dataIn[0]~input_o ));
// synopsys translate_off
defparam \dataIn[0]~input .bus_hold = "false";
defparam \dataIn[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y43_N8
cycloneive_io_ibuf \registerWrite[2]~input (
	.i(registerWrite[2]),
	.ibar(gnd),
	.o(\registerWrite[2]~input_o ));
// synopsys translate_off
defparam \registerWrite[2]~input .bus_hold = "false";
defparam \registerWrite[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N8
cycloneive_io_ibuf \registerWrite[0]~input (
	.i(registerWrite[0]),
	.ibar(gnd),
	.o(\registerWrite[0]~input_o ));
// synopsys translate_off
defparam \registerWrite[0]~input .bus_hold = "false";
defparam \registerWrite[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y43_N15
cycloneive_io_ibuf \registerWrite[1]~input (
	.i(registerWrite[1]),
	.ibar(gnd),
	.o(\registerWrite[1]~input_o ));
// synopsys translate_off
defparam \registerWrite[1]~input .bus_hold = "false";
defparam \registerWrite[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y32_N22
cycloneive_io_ibuf \enableWrite~input (
	.i(enableWrite),
	.ibar(gnd),
	.o(\enableWrite~input_o ));
// synopsys translate_off
defparam \enableWrite~input .bus_hold = "false";
defparam \enableWrite~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N22
cycloneive_lcell_comb \registers~131 (
// Equation(s):
// \registers~131_combout  = (!\registerWrite[2]~input_o  & (\registerWrite[0]~input_o  & (\registerWrite[1]~input_o  & \enableWrite~input_o )))

	.dataa(\registerWrite[2]~input_o ),
	.datab(\registerWrite[0]~input_o ),
	.datac(\registerWrite[1]~input_o ),
	.datad(\enableWrite~input_o ),
	.cin(gnd),
	.combout(\registers~131_combout ),
	.cout());
// synopsys translate_off
defparam \registers~131 .lut_mask = 16'h4000;
defparam \registers~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N27
dffeas \registers~24 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~24 .is_wysiwyg = "true";
defparam \registers~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N0
cycloneive_lcell_comb \registers~128 (
// Equation(s):
// \registers~128_combout  = (!\registerWrite[2]~input_o  & (!\registerWrite[0]~input_o  & (\registerWrite[1]~input_o  & \enableWrite~input_o )))

	.dataa(\registerWrite[2]~input_o ),
	.datab(\registerWrite[0]~input_o ),
	.datac(\registerWrite[1]~input_o ),
	.datad(\enableWrite~input_o ),
	.cin(gnd),
	.combout(\registers~128_combout ),
	.cout());
// synopsys translate_off
defparam \registers~128 .lut_mask = 16'h1000;
defparam \registers~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N1
dffeas \registers~16 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~16 .is_wysiwyg = "true";
defparam \registers~16 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y43_N29
cycloneive_io_ibuf \registerA[0]~input (
	.i(registerA[0]),
	.ibar(gnd),
	.o(\registerA[0]~input_o ));
// synopsys translate_off
defparam \registerA[0]~input .bus_hold = "false";
defparam \registerA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N10
cycloneive_lcell_comb \registers~129 (
// Equation(s):
// \registers~129_combout  = (!\registerWrite[2]~input_o  & (\registerWrite[0]~input_o  & (!\registerWrite[1]~input_o  & \enableWrite~input_o )))

	.dataa(\registerWrite[2]~input_o ),
	.datab(\registerWrite[0]~input_o ),
	.datac(\registerWrite[1]~input_o ),
	.datad(\enableWrite~input_o ),
	.cin(gnd),
	.combout(\registers~129_combout ),
	.cout());
// synopsys translate_off
defparam \registers~129 .lut_mask = 16'h0400;
defparam \registers~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N9
dffeas \registers~8 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~8 .is_wysiwyg = "true";
defparam \registers~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N28
cycloneive_lcell_comb \registers~130 (
// Equation(s):
// \registers~130_combout  = (!\registerWrite[2]~input_o  & (!\registerWrite[0]~input_o  & (!\registerWrite[1]~input_o  & \enableWrite~input_o )))

	.dataa(\registerWrite[2]~input_o ),
	.datab(\registerWrite[0]~input_o ),
	.datac(\registerWrite[1]~input_o ),
	.datad(\enableWrite~input_o ),
	.cin(gnd),
	.combout(\registers~130_combout ),
	.cout());
// synopsys translate_off
defparam \registers~130 .lut_mask = 16'h0100;
defparam \registers~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N11
dffeas \registers~0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~0 .is_wysiwyg = "true";
defparam \registers~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N8
cycloneive_lcell_comb \registers~64 (
// Equation(s):
// \registers~64_combout  = (\registerA[1]~input_o  & (\registerA[0]~input_o )) # (!\registerA[1]~input_o  & ((\registerA[0]~input_o  & (\registers~8_q )) # (!\registerA[0]~input_o  & ((\registers~0_q )))))

	.dataa(\registerA[1]~input_o ),
	.datab(\registerA[0]~input_o ),
	.datac(\registers~8_q ),
	.datad(\registers~0_q ),
	.cin(gnd),
	.combout(\registers~64_combout ),
	.cout());
// synopsys translate_off
defparam \registers~64 .lut_mask = 16'hD9C8;
defparam \registers~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N0
cycloneive_lcell_comb \registers~65 (
// Equation(s):
// \registers~65_combout  = (\registerA[1]~input_o  & ((\registers~64_combout  & (\registers~24_q )) # (!\registers~64_combout  & ((\registers~16_q ))))) # (!\registerA[1]~input_o  & (((\registers~64_combout ))))

	.dataa(\registerA[1]~input_o ),
	.datab(\registers~24_q ),
	.datac(\registers~16_q ),
	.datad(\registers~64_combout ),
	.cin(gnd),
	.combout(\registers~65_combout ),
	.cout());
// synopsys translate_off
defparam \registers~65 .lut_mask = 16'hDDA0;
defparam \registers~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N6
cycloneive_lcell_comb \registers~135 (
// Equation(s):
// \registers~135_combout  = (\registerWrite[2]~input_o  & (\registerWrite[0]~input_o  & (\registerWrite[1]~input_o  & \enableWrite~input_o )))

	.dataa(\registerWrite[2]~input_o ),
	.datab(\registerWrite[0]~input_o ),
	.datac(\registerWrite[1]~input_o ),
	.datad(\enableWrite~input_o ),
	.cin(gnd),
	.combout(\registers~135_combout ),
	.cout());
// synopsys translate_off
defparam \registers~135 .lut_mask = 16'h8000;
defparam \registers~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N19
dffeas \registers~56 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~56 .is_wysiwyg = "true";
defparam \registers~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N16
cycloneive_lcell_comb \registers~132 (
// Equation(s):
// \registers~132_combout  = (\registerWrite[2]~input_o  & (\registerWrite[0]~input_o  & (!\registerWrite[1]~input_o  & \enableWrite~input_o )))

	.dataa(\registerWrite[2]~input_o ),
	.datab(\registerWrite[0]~input_o ),
	.datac(\registerWrite[1]~input_o ),
	.datad(\enableWrite~input_o ),
	.cin(gnd),
	.combout(\registers~132_combout ),
	.cout());
// synopsys translate_off
defparam \registers~132 .lut_mask = 16'h0800;
defparam \registers~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N9
dffeas \registers~40 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~40 .is_wysiwyg = "true";
defparam \registers~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N4
cycloneive_lcell_comb \registers~134 (
// Equation(s):
// \registers~134_combout  = (\registerWrite[2]~input_o  & (!\registerWrite[0]~input_o  & (!\registerWrite[1]~input_o  & \enableWrite~input_o )))

	.dataa(\registerWrite[2]~input_o ),
	.datab(\registerWrite[0]~input_o ),
	.datac(\registerWrite[1]~input_o ),
	.datad(\enableWrite~input_o ),
	.cin(gnd),
	.combout(\registers~134_combout ),
	.cout());
// synopsys translate_off
defparam \registers~134 .lut_mask = 16'h0200;
defparam \registers~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N19
dffeas \registers~32 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~32 .is_wysiwyg = "true";
defparam \registers~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N2
cycloneive_lcell_comb \registers~133 (
// Equation(s):
// \registers~133_combout  = (\registerWrite[2]~input_o  & (!\registerWrite[0]~input_o  & (\registerWrite[1]~input_o  & \enableWrite~input_o )))

	.dataa(\registerWrite[2]~input_o ),
	.datab(\registerWrite[0]~input_o ),
	.datac(\registerWrite[1]~input_o ),
	.datad(\enableWrite~input_o ),
	.cin(gnd),
	.combout(\registers~133_combout ),
	.cout());
// synopsys translate_off
defparam \registers~133 .lut_mask = 16'h2000;
defparam \registers~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N25
dffeas \registers~48 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~48 .is_wysiwyg = "true";
defparam \registers~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N24
cycloneive_lcell_comb \registers~66 (
// Equation(s):
// \registers~66_combout  = (\registerA[1]~input_o  & (((\registers~48_q ) # (\registerA[0]~input_o )))) # (!\registerA[1]~input_o  & (\registers~32_q  & ((!\registerA[0]~input_o ))))

	.dataa(\registerA[1]~input_o ),
	.datab(\registers~32_q ),
	.datac(\registers~48_q ),
	.datad(\registerA[0]~input_o ),
	.cin(gnd),
	.combout(\registers~66_combout ),
	.cout());
// synopsys translate_off
defparam \registers~66 .lut_mask = 16'hAAE4;
defparam \registers~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N8
cycloneive_lcell_comb \registers~67 (
// Equation(s):
// \registers~67_combout  = (\registerA[0]~input_o  & ((\registers~66_combout  & (\registers~56_q )) # (!\registers~66_combout  & ((\registers~40_q ))))) # (!\registerA[0]~input_o  & (((\registers~66_combout ))))

	.dataa(\registerA[0]~input_o ),
	.datab(\registers~56_q ),
	.datac(\registers~40_q ),
	.datad(\registers~66_combout ),
	.cin(gnd),
	.combout(\registers~67_combout ),
	.cout());
// synopsys translate_off
defparam \registers~67 .lut_mask = 16'hDDA0;
defparam \registers~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y43_N8
cycloneive_io_ibuf \registerA[2]~input (
	.i(registerA[2]),
	.ibar(gnd),
	.o(\registerA[2]~input_o ));
// synopsys translate_off
defparam \registerA[2]~input .bus_hold = "false";
defparam \registerA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N16
cycloneive_lcell_comb \regA~0 (
// Equation(s):
// \regA~0_combout  = (!\registerA[2]~input_o  & ((\registerA[1]~input_o ) # (\registerA[0]~input_o )))

	.dataa(\registerA[1]~input_o ),
	.datab(gnd),
	.datac(\registerA[2]~input_o ),
	.datad(\registerA[0]~input_o ),
	.cin(gnd),
	.combout(\regA~0_combout ),
	.cout());
// synopsys translate_off
defparam \regA~0 .lut_mask = 16'h0F0A;
defparam \regA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N26
cycloneive_lcell_comb \regA~1 (
// Equation(s):
// \regA~1_combout  = (\registers~65_combout  & ((\regA~0_combout ) # ((\registers~67_combout  & \registerA[2]~input_o )))) # (!\registers~65_combout  & (\registers~67_combout  & (\registerA[2]~input_o )))

	.dataa(\registers~65_combout ),
	.datab(\registers~67_combout ),
	.datac(\registerA[2]~input_o ),
	.datad(\regA~0_combout ),
	.cin(gnd),
	.combout(\regA~1_combout ),
	.cout());
// synopsys translate_off
defparam \regA~1 .lut_mask = 16'hEAC0;
defparam \regA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N15
cycloneive_io_ibuf \dataIn[1]~input (
	.i(dataIn[1]),
	.ibar(gnd),
	.o(\dataIn[1]~input_o ));
// synopsys translate_off
defparam \dataIn[1]~input .bus_hold = "false";
defparam \dataIn[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y30_N15
dffeas \registers~33 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~33 .is_wysiwyg = "true";
defparam \registers~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N5
dffeas \registers~49 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~49 .is_wysiwyg = "true";
defparam \registers~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N4
cycloneive_lcell_comb \registers~70 (
// Equation(s):
// \registers~70_combout  = (\registerA[1]~input_o  & (((\registers~49_q ) # (\registerA[0]~input_o )))) # (!\registerA[1]~input_o  & (\registers~33_q  & ((!\registerA[0]~input_o ))))

	.dataa(\registerA[1]~input_o ),
	.datab(\registers~33_q ),
	.datac(\registers~49_q ),
	.datad(\registerA[0]~input_o ),
	.cin(gnd),
	.combout(\registers~70_combout ),
	.cout());
// synopsys translate_off
defparam \registers~70 .lut_mask = 16'hAAE4;
defparam \registers~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N31
dffeas \registers~57 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~57 .is_wysiwyg = "true";
defparam \registers~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y30_N21
dffeas \registers~41 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~41 .is_wysiwyg = "true";
defparam \registers~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N20
cycloneive_lcell_comb \registers~71 (
// Equation(s):
// \registers~71_combout  = (\registers~70_combout  & ((\registers~57_q ) # ((!\registerA[0]~input_o )))) # (!\registers~70_combout  & (((\registers~41_q  & \registerA[0]~input_o ))))

	.dataa(\registers~70_combout ),
	.datab(\registers~57_q ),
	.datac(\registers~41_q ),
	.datad(\registerA[0]~input_o ),
	.cin(gnd),
	.combout(\registers~71_combout ),
	.cout());
// synopsys translate_off
defparam \registers~71 .lut_mask = 16'hD8AA;
defparam \registers~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N29
dffeas \registers~9 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~9 .is_wysiwyg = "true";
defparam \registers~9 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N7
dffeas \registers~1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1 .is_wysiwyg = "true";
defparam \registers~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N28
cycloneive_lcell_comb \registers~68 (
// Equation(s):
// \registers~68_combout  = (\registerA[1]~input_o  & (\registerA[0]~input_o )) # (!\registerA[1]~input_o  & ((\registerA[0]~input_o  & (\registers~9_q )) # (!\registerA[0]~input_o  & ((\registers~1_q )))))

	.dataa(\registerA[1]~input_o ),
	.datab(\registerA[0]~input_o ),
	.datac(\registers~9_q ),
	.datad(\registers~1_q ),
	.cin(gnd),
	.combout(\registers~68_combout ),
	.cout());
// synopsys translate_off
defparam \registers~68 .lut_mask = 16'hD9C8;
defparam \registers~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N5
dffeas \registers~17 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~17 .is_wysiwyg = "true";
defparam \registers~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y32_N7
dffeas \registers~25 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~25 .is_wysiwyg = "true";
defparam \registers~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N4
cycloneive_lcell_comb \registers~69 (
// Equation(s):
// \registers~69_combout  = (\registerA[1]~input_o  & ((\registers~68_combout  & ((\registers~25_q ))) # (!\registers~68_combout  & (\registers~17_q )))) # (!\registerA[1]~input_o  & (\registers~68_combout ))

	.dataa(\registerA[1]~input_o ),
	.datab(\registers~68_combout ),
	.datac(\registers~17_q ),
	.datad(\registers~25_q ),
	.cin(gnd),
	.combout(\registers~69_combout ),
	.cout());
// synopsys translate_off
defparam \registers~69 .lut_mask = 16'hEC64;
defparam \registers~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N28
cycloneive_lcell_comb \regA~2 (
// Equation(s):
// \regA~2_combout  = (\registerA[2]~input_o  & ((\registers~71_combout ) # ((\registers~69_combout  & \regA~0_combout )))) # (!\registerA[2]~input_o  & (((\registers~69_combout  & \regA~0_combout ))))

	.dataa(\registerA[2]~input_o ),
	.datab(\registers~71_combout ),
	.datac(\registers~69_combout ),
	.datad(\regA~0_combout ),
	.cin(gnd),
	.combout(\regA~2_combout ),
	.cout());
// synopsys translate_off
defparam \regA~2 .lut_mask = 16'hF888;
defparam \regA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y43_N1
cycloneive_io_ibuf \dataIn[2]~input (
	.i(dataIn[2]),
	.ibar(gnd),
	.o(\dataIn[2]~input_o ));
// synopsys translate_off
defparam \dataIn[2]~input .bus_hold = "false";
defparam \dataIn[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y32_N27
dffeas \registers~2 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~2 .is_wysiwyg = "true";
defparam \registers~2 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N1
dffeas \registers~10 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~10 .is_wysiwyg = "true";
defparam \registers~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N0
cycloneive_lcell_comb \registers~72 (
// Equation(s):
// \registers~72_combout  = (\registerA[1]~input_o  & (((\registerA[0]~input_o )))) # (!\registerA[1]~input_o  & ((\registerA[0]~input_o  & ((\registers~10_q ))) # (!\registerA[0]~input_o  & (\registers~2_q ))))

	.dataa(\registers~2_q ),
	.datab(\registerA[1]~input_o ),
	.datac(\registers~10_q ),
	.datad(\registerA[0]~input_o ),
	.cin(gnd),
	.combout(\registers~72_combout ),
	.cout());
// synopsys translate_off
defparam \registers~72 .lut_mask = 16'hFC22;
defparam \registers~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N25
dffeas \registers~18 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~18 .is_wysiwyg = "true";
defparam \registers~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y32_N11
dffeas \registers~26 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~26 .is_wysiwyg = "true";
defparam \registers~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N24
cycloneive_lcell_comb \registers~73 (
// Equation(s):
// \registers~73_combout  = (\registerA[1]~input_o  & ((\registers~72_combout  & ((\registers~26_q ))) # (!\registers~72_combout  & (\registers~18_q )))) # (!\registerA[1]~input_o  & (\registers~72_combout ))

	.dataa(\registerA[1]~input_o ),
	.datab(\registers~72_combout ),
	.datac(\registers~18_q ),
	.datad(\registers~26_q ),
	.cin(gnd),
	.combout(\registers~73_combout ),
	.cout());
// synopsys translate_off
defparam \registers~73 .lut_mask = 16'hEC64;
defparam \registers~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N27
dffeas \registers~34 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~34 .is_wysiwyg = "true";
defparam \registers~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N1
dffeas \registers~50 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~50 .is_wysiwyg = "true";
defparam \registers~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N0
cycloneive_lcell_comb \registers~74 (
// Equation(s):
// \registers~74_combout  = (\registerA[1]~input_o  & (((\registers~50_q ) # (\registerA[0]~input_o )))) # (!\registerA[1]~input_o  & (\registers~34_q  & ((!\registerA[0]~input_o ))))

	.dataa(\registers~34_q ),
	.datab(\registerA[1]~input_o ),
	.datac(\registers~50_q ),
	.datad(\registerA[0]~input_o ),
	.cin(gnd),
	.combout(\registers~74_combout ),
	.cout());
// synopsys translate_off
defparam \registers~74 .lut_mask = 16'hCCE2;
defparam \registers~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N3
dffeas \registers~58 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~58 .is_wysiwyg = "true";
defparam \registers~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y30_N1
dffeas \registers~42 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~42 .is_wysiwyg = "true";
defparam \registers~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N0
cycloneive_lcell_comb \registers~75 (
// Equation(s):
// \registers~75_combout  = (\registers~74_combout  & ((\registers~58_q ) # ((!\registerA[0]~input_o )))) # (!\registers~74_combout  & (((\registers~42_q  & \registerA[0]~input_o ))))

	.dataa(\registers~74_combout ),
	.datab(\registers~58_q ),
	.datac(\registers~42_q ),
	.datad(\registerA[0]~input_o ),
	.cin(gnd),
	.combout(\registers~75_combout ),
	.cout());
// synopsys translate_off
defparam \registers~75 .lut_mask = 16'hD8AA;
defparam \registers~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N6
cycloneive_lcell_comb \regA~3 (
// Equation(s):
// \regA~3_combout  = (\registers~73_combout  & ((\regA~0_combout ) # ((\registers~75_combout  & \registerA[2]~input_o )))) # (!\registers~73_combout  & (\registers~75_combout  & (\registerA[2]~input_o )))

	.dataa(\registers~73_combout ),
	.datab(\registers~75_combout ),
	.datac(\registerA[2]~input_o ),
	.datad(\regA~0_combout ),
	.cin(gnd),
	.combout(\regA~3_combout ),
	.cout());
// synopsys translate_off
defparam \regA~3 .lut_mask = 16'hEAC0;
defparam \regA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y31_N1
cycloneive_io_ibuf \dataIn[3]~input (
	.i(dataIn[3]),
	.ibar(gnd),
	.o(\dataIn[3]~input_o ));
// synopsys translate_off
defparam \dataIn[3]~input .bus_hold = "false";
defparam \dataIn[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y32_N15
dffeas \registers~27 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~27 .is_wysiwyg = "true";
defparam \registers~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y32_N21
dffeas \registers~19 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~19 .is_wysiwyg = "true";
defparam \registers~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N15
dffeas \registers~3 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~3 .is_wysiwyg = "true";
defparam \registers~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N21
dffeas \registers~11 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~11 .is_wysiwyg = "true";
defparam \registers~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N20
cycloneive_lcell_comb \registers~76 (
// Equation(s):
// \registers~76_combout  = (\registerA[1]~input_o  & (((\registerA[0]~input_o )))) # (!\registerA[1]~input_o  & ((\registerA[0]~input_o  & ((\registers~11_q ))) # (!\registerA[0]~input_o  & (\registers~3_q ))))

	.dataa(\registerA[1]~input_o ),
	.datab(\registers~3_q ),
	.datac(\registers~11_q ),
	.datad(\registerA[0]~input_o ),
	.cin(gnd),
	.combout(\registers~76_combout ),
	.cout());
// synopsys translate_off
defparam \registers~76 .lut_mask = 16'hFA44;
defparam \registers~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N20
cycloneive_lcell_comb \registers~77 (
// Equation(s):
// \registers~77_combout  = (\registerA[1]~input_o  & ((\registers~76_combout  & (\registers~27_q )) # (!\registers~76_combout  & ((\registers~19_q ))))) # (!\registerA[1]~input_o  & (((\registers~76_combout ))))

	.dataa(\registerA[1]~input_o ),
	.datab(\registers~27_q ),
	.datac(\registers~19_q ),
	.datad(\registers~76_combout ),
	.cin(gnd),
	.combout(\registers~77_combout ),
	.cout());
// synopsys translate_off
defparam \registers~77 .lut_mask = 16'hDDA0;
defparam \registers~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N23
dffeas \registers~59 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~59 .is_wysiwyg = "true";
defparam \registers~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N31
dffeas \registers~35 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~35 .is_wysiwyg = "true";
defparam \registers~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N13
dffeas \registers~51 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~51 .is_wysiwyg = "true";
defparam \registers~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N12
cycloneive_lcell_comb \registers~78 (
// Equation(s):
// \registers~78_combout  = (\registerA[1]~input_o  & (((\registers~51_q ) # (\registerA[0]~input_o )))) # (!\registerA[1]~input_o  & (\registers~35_q  & ((!\registerA[0]~input_o ))))

	.dataa(\registers~35_q ),
	.datab(\registerA[1]~input_o ),
	.datac(\registers~51_q ),
	.datad(\registerA[0]~input_o ),
	.cin(gnd),
	.combout(\registers~78_combout ),
	.cout());
// synopsys translate_off
defparam \registers~78 .lut_mask = 16'hCCE2;
defparam \registers~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N29
dffeas \registers~43 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~43 .is_wysiwyg = "true";
defparam \registers~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N28
cycloneive_lcell_comb \registers~79 (
// Equation(s):
// \registers~79_combout  = (\registers~78_combout  & ((\registers~59_q ) # ((!\registerA[0]~input_o )))) # (!\registers~78_combout  & (((\registers~43_q  & \registerA[0]~input_o ))))

	.dataa(\registers~59_q ),
	.datab(\registers~78_combout ),
	.datac(\registers~43_q ),
	.datad(\registerA[0]~input_o ),
	.cin(gnd),
	.combout(\registers~79_combout ),
	.cout());
// synopsys translate_off
defparam \registers~79 .lut_mask = 16'hB8CC;
defparam \registers~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N0
cycloneive_lcell_comb \regA~4 (
// Equation(s):
// \regA~4_combout  = (\registerA[2]~input_o  & ((\registers~79_combout ) # ((\registers~77_combout  & \regA~0_combout )))) # (!\registerA[2]~input_o  & (\registers~77_combout  & ((\regA~0_combout ))))

	.dataa(\registerA[2]~input_o ),
	.datab(\registers~77_combout ),
	.datac(\registers~79_combout ),
	.datad(\regA~0_combout ),
	.cin(gnd),
	.combout(\regA~4_combout ),
	.cout());
// synopsys translate_off
defparam \regA~4 .lut_mask = 16'hECA0;
defparam \regA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y32_N8
cycloneive_io_ibuf \dataIn[4]~input (
	.i(dataIn[4]),
	.ibar(gnd),
	.o(\dataIn[4]~input_o ));
// synopsys translate_off
defparam \dataIn[4]~input .bus_hold = "false";
defparam \dataIn[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y30_N11
dffeas \registers~60 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~60 .is_wysiwyg = "true";
defparam \registers~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N11
dffeas \registers~36 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~36 .is_wysiwyg = "true";
defparam \registers~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N17
dffeas \registers~52 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~52 .is_wysiwyg = "true";
defparam \registers~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N16
cycloneive_lcell_comb \registers~82 (
// Equation(s):
// \registers~82_combout  = (\registerA[1]~input_o  & (((\registers~52_q ) # (\registerA[0]~input_o )))) # (!\registerA[1]~input_o  & (\registers~36_q  & ((!\registerA[0]~input_o ))))

	.dataa(\registers~36_q ),
	.datab(\registerA[1]~input_o ),
	.datac(\registers~52_q ),
	.datad(\registerA[0]~input_o ),
	.cin(gnd),
	.combout(\registers~82_combout ),
	.cout());
// synopsys translate_off
defparam \registers~82 .lut_mask = 16'hCCE2;
defparam \registers~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N17
dffeas \registers~44 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~44 .is_wysiwyg = "true";
defparam \registers~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N16
cycloneive_lcell_comb \registers~83 (
// Equation(s):
// \registers~83_combout  = (\registers~82_combout  & ((\registers~60_q ) # ((!\registerA[0]~input_o )))) # (!\registers~82_combout  & (((\registers~44_q  & \registerA[0]~input_o ))))

	.dataa(\registers~60_q ),
	.datab(\registers~82_combout ),
	.datac(\registers~44_q ),
	.datad(\registerA[0]~input_o ),
	.cin(gnd),
	.combout(\registers~83_combout ),
	.cout());
// synopsys translate_off
defparam \registers~83 .lut_mask = 16'hB8CC;
defparam \registers~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N27
dffeas \registers~28 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~28 .is_wysiwyg = "true";
defparam \registers~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N9
dffeas \registers~20 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~20 .is_wysiwyg = "true";
defparam \registers~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N19
dffeas \registers~4 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~4 .is_wysiwyg = "true";
defparam \registers~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N25
dffeas \registers~12 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~12 .is_wysiwyg = "true";
defparam \registers~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N24
cycloneive_lcell_comb \registers~80 (
// Equation(s):
// \registers~80_combout  = (\registerA[1]~input_o  & (((\registerA[0]~input_o )))) # (!\registerA[1]~input_o  & ((\registerA[0]~input_o  & ((\registers~12_q ))) # (!\registerA[0]~input_o  & (\registers~4_q ))))

	.dataa(\registerA[1]~input_o ),
	.datab(\registers~4_q ),
	.datac(\registers~12_q ),
	.datad(\registerA[0]~input_o ),
	.cin(gnd),
	.combout(\registers~80_combout ),
	.cout());
// synopsys translate_off
defparam \registers~80 .lut_mask = 16'hFA44;
defparam \registers~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N8
cycloneive_lcell_comb \registers~81 (
// Equation(s):
// \registers~81_combout  = (\registerA[1]~input_o  & ((\registers~80_combout  & (\registers~28_q )) # (!\registers~80_combout  & ((\registers~20_q ))))) # (!\registerA[1]~input_o  & (((\registers~80_combout ))))

	.dataa(\registers~28_q ),
	.datab(\registerA[1]~input_o ),
	.datac(\registers~20_q ),
	.datad(\registers~80_combout ),
	.cin(gnd),
	.combout(\registers~81_combout ),
	.cout());
// synopsys translate_off
defparam \registers~81 .lut_mask = 16'hBBC0;
defparam \registers~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N10
cycloneive_lcell_comb \regA~5 (
// Equation(s):
// \regA~5_combout  = (\registers~83_combout  & ((\registerA[2]~input_o ) # ((\regA~0_combout  & \registers~81_combout )))) # (!\registers~83_combout  & (\regA~0_combout  & ((\registers~81_combout ))))

	.dataa(\registers~83_combout ),
	.datab(\regA~0_combout ),
	.datac(\registerA[2]~input_o ),
	.datad(\registers~81_combout ),
	.cin(gnd),
	.combout(\regA~5_combout ),
	.cout());
// synopsys translate_off
defparam \regA~5 .lut_mask = 16'hECA0;
defparam \regA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N15
cycloneive_io_ibuf \dataIn[5]~input (
	.i(dataIn[5]),
	.ibar(gnd),
	.o(\dataIn[5]~input_o ));
// synopsys translate_off
defparam \dataIn[5]~input .bus_hold = "false";
defparam \dataIn[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y30_N7
dffeas \registers~37 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~37 .is_wysiwyg = "true";
defparam \registers~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N21
dffeas \registers~53 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~53 .is_wysiwyg = "true";
defparam \registers~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N20
cycloneive_lcell_comb \registers~86 (
// Equation(s):
// \registers~86_combout  = (\registerA[1]~input_o  & (((\registers~53_q ) # (\registerA[0]~input_o )))) # (!\registerA[1]~input_o  & (\registers~37_q  & ((!\registerA[0]~input_o ))))

	.dataa(\registers~37_q ),
	.datab(\registerA[1]~input_o ),
	.datac(\registers~53_q ),
	.datad(\registerA[0]~input_o ),
	.cin(gnd),
	.combout(\registers~86_combout ),
	.cout());
// synopsys translate_off
defparam \registers~86 .lut_mask = 16'hCCE2;
defparam \registers~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N15
dffeas \registers~61 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~61 .is_wysiwyg = "true";
defparam \registers~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y30_N5
dffeas \registers~45 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~45 .is_wysiwyg = "true";
defparam \registers~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N4
cycloneive_lcell_comb \registers~87 (
// Equation(s):
// \registers~87_combout  = (\registers~86_combout  & ((\registers~61_q ) # ((!\registerA[0]~input_o )))) # (!\registers~86_combout  & (((\registers~45_q  & \registerA[0]~input_o ))))

	.dataa(\registers~86_combout ),
	.datab(\registers~61_q ),
	.datac(\registers~45_q ),
	.datad(\registerA[0]~input_o ),
	.cin(gnd),
	.combout(\registers~87_combout ),
	.cout());
// synopsys translate_off
defparam \registers~87 .lut_mask = 16'hD8AA;
defparam \registers~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N31
dffeas \registers~5 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~5 .is_wysiwyg = "true";
defparam \registers~5 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N5
dffeas \registers~13 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~13 .is_wysiwyg = "true";
defparam \registers~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N4
cycloneive_lcell_comb \registers~84 (
// Equation(s):
// \registers~84_combout  = (\registerA[1]~input_o  & (((\registerA[0]~input_o )))) # (!\registerA[1]~input_o  & ((\registerA[0]~input_o  & ((\registers~13_q ))) # (!\registerA[0]~input_o  & (\registers~5_q ))))

	.dataa(\registers~5_q ),
	.datab(\registerA[1]~input_o ),
	.datac(\registers~13_q ),
	.datad(\registerA[0]~input_o ),
	.cin(gnd),
	.combout(\registers~84_combout ),
	.cout());
// synopsys translate_off
defparam \registers~84 .lut_mask = 16'hFC22;
defparam \registers~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N15
dffeas \registers~29 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~29 .is_wysiwyg = "true";
defparam \registers~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N21
dffeas \registers~21 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~21 .is_wysiwyg = "true";
defparam \registers~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N20
cycloneive_lcell_comb \registers~85 (
// Equation(s):
// \registers~85_combout  = (\registers~84_combout  & ((\registers~29_q ) # ((!\registerA[1]~input_o )))) # (!\registers~84_combout  & (((\registers~21_q  & \registerA[1]~input_o ))))

	.dataa(\registers~84_combout ),
	.datab(\registers~29_q ),
	.datac(\registers~21_q ),
	.datad(\registerA[1]~input_o ),
	.cin(gnd),
	.combout(\registers~85_combout ),
	.cout());
// synopsys translate_off
defparam \registers~85 .lut_mask = 16'hD8AA;
defparam \registers~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N12
cycloneive_lcell_comb \regA~6 (
// Equation(s):
// \regA~6_combout  = (\registers~87_combout  & ((\registerA[2]~input_o ) # ((\regA~0_combout  & \registers~85_combout )))) # (!\registers~87_combout  & (\regA~0_combout  & ((\registers~85_combout ))))

	.dataa(\registers~87_combout ),
	.datab(\regA~0_combout ),
	.datac(\registerA[2]~input_o ),
	.datad(\registers~85_combout ),
	.cin(gnd),
	.combout(\regA~6_combout ),
	.cout());
// synopsys translate_off
defparam \regA~6 .lut_mask = 16'hECA0;
defparam \regA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X43_Y43_N15
cycloneive_io_ibuf \dataIn[6]~input (
	.i(dataIn[6]),
	.ibar(gnd),
	.o(\dataIn[6]~input_o ));
// synopsys translate_off
defparam \dataIn[6]~input .bus_hold = "false";
defparam \dataIn[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y32_N19
dffeas \registers~30 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~30 .is_wysiwyg = "true";
defparam \registers~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N25
dffeas \registers~22 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~22 .is_wysiwyg = "true";
defparam \registers~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N3
dffeas \registers~6 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~6 .is_wysiwyg = "true";
defparam \registers~6 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N17
dffeas \registers~14 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~14 .is_wysiwyg = "true";
defparam \registers~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N16
cycloneive_lcell_comb \registers~88 (
// Equation(s):
// \registers~88_combout  = (\registerA[1]~input_o  & (((\registerA[0]~input_o )))) # (!\registerA[1]~input_o  & ((\registerA[0]~input_o  & ((\registers~14_q ))) # (!\registerA[0]~input_o  & (\registers~6_q ))))

	.dataa(\registerA[1]~input_o ),
	.datab(\registers~6_q ),
	.datac(\registers~14_q ),
	.datad(\registerA[0]~input_o ),
	.cin(gnd),
	.combout(\registers~88_combout ),
	.cout());
// synopsys translate_off
defparam \registers~88 .lut_mask = 16'hFA44;
defparam \registers~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N24
cycloneive_lcell_comb \registers~89 (
// Equation(s):
// \registers~89_combout  = (\registerA[1]~input_o  & ((\registers~88_combout  & (\registers~30_q )) # (!\registers~88_combout  & ((\registers~22_q ))))) # (!\registerA[1]~input_o  & (((\registers~88_combout ))))

	.dataa(\registers~30_q ),
	.datab(\registerA[1]~input_o ),
	.datac(\registers~22_q ),
	.datad(\registers~88_combout ),
	.cin(gnd),
	.combout(\registers~89_combout ),
	.cout());
// synopsys translate_off
defparam \registers~89 .lut_mask = 16'hBBC0;
defparam \registers~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N27
dffeas \registers~62 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~62 .is_wysiwyg = "true";
defparam \registers~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N3
dffeas \registers~38 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~38 .is_wysiwyg = "true";
defparam \registers~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N9
dffeas \registers~54 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~54 .is_wysiwyg = "true";
defparam \registers~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N8
cycloneive_lcell_comb \registers~90 (
// Equation(s):
// \registers~90_combout  = (\registerA[1]~input_o  & (((\registers~54_q ) # (\registerA[0]~input_o )))) # (!\registerA[1]~input_o  & (\registers~38_q  & ((!\registerA[0]~input_o ))))

	.dataa(\registerA[1]~input_o ),
	.datab(\registers~38_q ),
	.datac(\registers~54_q ),
	.datad(\registerA[0]~input_o ),
	.cin(gnd),
	.combout(\registers~90_combout ),
	.cout());
// synopsys translate_off
defparam \registers~90 .lut_mask = 16'hAAE4;
defparam \registers~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N25
dffeas \registers~46 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~46 .is_wysiwyg = "true";
defparam \registers~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N24
cycloneive_lcell_comb \registers~91 (
// Equation(s):
// \registers~91_combout  = (\registers~90_combout  & ((\registers~62_q ) # ((!\registerA[0]~input_o )))) # (!\registers~90_combout  & (((\registers~46_q  & \registerA[0]~input_o ))))

	.dataa(\registers~62_q ),
	.datab(\registers~90_combout ),
	.datac(\registers~46_q ),
	.datad(\registerA[0]~input_o ),
	.cin(gnd),
	.combout(\registers~91_combout ),
	.cout());
// synopsys translate_off
defparam \registers~91 .lut_mask = 16'hB8CC;
defparam \registers~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N14
cycloneive_lcell_comb \regA~7 (
// Equation(s):
// \regA~7_combout  = (\registers~89_combout  & ((\regA~0_combout ) # ((\registerA[2]~input_o  & \registers~91_combout )))) # (!\registers~89_combout  & (((\registerA[2]~input_o  & \registers~91_combout ))))

	.dataa(\registers~89_combout ),
	.datab(\regA~0_combout ),
	.datac(\registerA[2]~input_o ),
	.datad(\registers~91_combout ),
	.cin(gnd),
	.combout(\regA~7_combout ),
	.cout());
// synopsys translate_off
defparam \regA~7 .lut_mask = 16'hF888;
defparam \regA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y32_N1
cycloneive_io_ibuf \dataIn[7]~input (
	.i(dataIn[7]),
	.ibar(gnd),
	.o(\dataIn[7]~input_o ));
// synopsys translate_off
defparam \dataIn[7]~input .bus_hold = "false";
defparam \dataIn[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y30_N7
dffeas \registers~63 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~63 .is_wysiwyg = "true";
defparam \registers~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N23
dffeas \registers~39 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~39 .is_wysiwyg = "true";
defparam \registers~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N29
dffeas \registers~55 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~55 .is_wysiwyg = "true";
defparam \registers~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N28
cycloneive_lcell_comb \registers~94 (
// Equation(s):
// \registers~94_combout  = (\registerA[1]~input_o  & (((\registers~55_q ) # (\registerA[0]~input_o )))) # (!\registerA[1]~input_o  & (\registers~39_q  & ((!\registerA[0]~input_o ))))

	.dataa(\registers~39_q ),
	.datab(\registerA[1]~input_o ),
	.datac(\registers~55_q ),
	.datad(\registerA[0]~input_o ),
	.cin(gnd),
	.combout(\registers~94_combout ),
	.cout());
// synopsys translate_off
defparam \registers~94 .lut_mask = 16'hCCE2;
defparam \registers~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N13
dffeas \registers~47 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~47 .is_wysiwyg = "true";
defparam \registers~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N12
cycloneive_lcell_comb \registers~95 (
// Equation(s):
// \registers~95_combout  = (\registers~94_combout  & ((\registers~63_q ) # ((!\registerA[0]~input_o )))) # (!\registers~94_combout  & (((\registers~47_q  & \registerA[0]~input_o ))))

	.dataa(\registers~63_q ),
	.datab(\registers~94_combout ),
	.datac(\registers~47_q ),
	.datad(\registerA[0]~input_o ),
	.cin(gnd),
	.combout(\registers~95_combout ),
	.cout());
// synopsys translate_off
defparam \registers~95 .lut_mask = 16'hB8CC;
defparam \registers~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N31
dffeas \registers~31 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~31 .is_wysiwyg = "true";
defparam \registers~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N13
dffeas \registers~23 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~23 .is_wysiwyg = "true";
defparam \registers~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N23
dffeas \registers~7 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~7 .is_wysiwyg = "true";
defparam \registers~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N13
dffeas \registers~15 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataIn[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~15 .is_wysiwyg = "true";
defparam \registers~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N12
cycloneive_lcell_comb \registers~92 (
// Equation(s):
// \registers~92_combout  = (\registerA[1]~input_o  & (((\registerA[0]~input_o )))) # (!\registerA[1]~input_o  & ((\registerA[0]~input_o  & ((\registers~15_q ))) # (!\registerA[0]~input_o  & (\registers~7_q ))))

	.dataa(\registers~7_q ),
	.datab(\registerA[1]~input_o ),
	.datac(\registers~15_q ),
	.datad(\registerA[0]~input_o ),
	.cin(gnd),
	.combout(\registers~92_combout ),
	.cout());
// synopsys translate_off
defparam \registers~92 .lut_mask = 16'hFC22;
defparam \registers~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N12
cycloneive_lcell_comb \registers~93 (
// Equation(s):
// \registers~93_combout  = (\registerA[1]~input_o  & ((\registers~92_combout  & (\registers~31_q )) # (!\registers~92_combout  & ((\registers~23_q ))))) # (!\registerA[1]~input_o  & (((\registers~92_combout ))))

	.dataa(\registers~31_q ),
	.datab(\registerA[1]~input_o ),
	.datac(\registers~23_q ),
	.datad(\registers~92_combout ),
	.cin(gnd),
	.combout(\registers~93_combout ),
	.cout());
// synopsys translate_off
defparam \registers~93 .lut_mask = 16'hBBC0;
defparam \registers~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N24
cycloneive_lcell_comb \regA~8 (
// Equation(s):
// \regA~8_combout  = (\registerA[2]~input_o  & ((\registers~95_combout ) # ((\registers~93_combout  & \regA~0_combout )))) # (!\registerA[2]~input_o  & (((\registers~93_combout  & \regA~0_combout ))))

	.dataa(\registerA[2]~input_o ),
	.datab(\registers~95_combout ),
	.datac(\registers~93_combout ),
	.datad(\regA~0_combout ),
	.cin(gnd),
	.combout(\regA~8_combout ),
	.cout());
// synopsys translate_off
defparam \regA~8 .lut_mask = 16'hF888;
defparam \regA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X43_Y43_N1
cycloneive_io_ibuf \registerB[0]~input (
	.i(registerB[0]),
	.ibar(gnd),
	.o(\registerB[0]~input_o ));
// synopsys translate_off
defparam \registerB[0]~input .bus_hold = "false";
defparam \registerB[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y43_N8
cycloneive_io_ibuf \registerB[1]~input (
	.i(registerB[1]),
	.ibar(gnd),
	.o(\registerB[1]~input_o ));
// synopsys translate_off
defparam \registerB[1]~input .bus_hold = "false";
defparam \registerB[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N18
cycloneive_lcell_comb \registers~98 (
// Equation(s):
// \registers~98_combout  = (\registerB[0]~input_o  & (((\registerB[1]~input_o )))) # (!\registerB[0]~input_o  & ((\registerB[1]~input_o  & (\registers~48_q )) # (!\registerB[1]~input_o  & ((\registers~32_q )))))

	.dataa(\registerB[0]~input_o ),
	.datab(\registers~48_q ),
	.datac(\registers~32_q ),
	.datad(\registerB[1]~input_o ),
	.cin(gnd),
	.combout(\registers~98_combout ),
	.cout());
// synopsys translate_off
defparam \registers~98 .lut_mask = 16'hEE50;
defparam \registers~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N18
cycloneive_lcell_comb \registers~99 (
// Equation(s):
// \registers~99_combout  = (\registerB[0]~input_o  & ((\registers~98_combout  & ((\registers~56_q ))) # (!\registers~98_combout  & (\registers~40_q )))) # (!\registerB[0]~input_o  & (((\registers~98_combout ))))

	.dataa(\registerB[0]~input_o ),
	.datab(\registers~40_q ),
	.datac(\registers~56_q ),
	.datad(\registers~98_combout ),
	.cin(gnd),
	.combout(\registers~99_combout ),
	.cout());
// synopsys translate_off
defparam \registers~99 .lut_mask = 16'hF588;
defparam \registers~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N1
cycloneive_io_ibuf \registerB[2]~input (
	.i(registerB[2]),
	.ibar(gnd),
	.o(\registerB[2]~input_o ));
// synopsys translate_off
defparam \registerB[2]~input .bus_hold = "false";
defparam \registerB[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N8
cycloneive_lcell_comb \regB~0 (
// Equation(s):
// \regB~0_combout  = (!\registerB[2]~input_o  & ((\registerB[1]~input_o ) # (\registerB[0]~input_o )))

	.dataa(\registerB[1]~input_o ),
	.datab(gnd),
	.datac(\registerB[0]~input_o ),
	.datad(\registerB[2]~input_o ),
	.cin(gnd),
	.combout(\regB~0_combout ),
	.cout());
// synopsys translate_off
defparam \regB~0 .lut_mask = 16'h00FA;
defparam \regB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N10
cycloneive_lcell_comb \registers~96 (
// Equation(s):
// \registers~96_combout  = (\registerB[1]~input_o  & (((\registerB[0]~input_o )))) # (!\registerB[1]~input_o  & ((\registerB[0]~input_o  & (\registers~8_q )) # (!\registerB[0]~input_o  & ((\registers~0_q )))))

	.dataa(\registers~8_q ),
	.datab(\registerB[1]~input_o ),
	.datac(\registers~0_q ),
	.datad(\registerB[0]~input_o ),
	.cin(gnd),
	.combout(\registers~96_combout ),
	.cout());
// synopsys translate_off
defparam \registers~96 .lut_mask = 16'hEE30;
defparam \registers~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N26
cycloneive_lcell_comb \registers~97 (
// Equation(s):
// \registers~97_combout  = (\registers~96_combout  & (((\registers~24_q ) # (!\registerB[1]~input_o )))) # (!\registers~96_combout  & (\registers~16_q  & ((\registerB[1]~input_o ))))

	.dataa(\registers~96_combout ),
	.datab(\registers~16_q ),
	.datac(\registers~24_q ),
	.datad(\registerB[1]~input_o ),
	.cin(gnd),
	.combout(\registers~97_combout ),
	.cout());
// synopsys translate_off
defparam \registers~97 .lut_mask = 16'hE4AA;
defparam \registers~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N2
cycloneive_lcell_comb \regB~1 (
// Equation(s):
// \regB~1_combout  = (\registers~99_combout  & ((\registerB[2]~input_o ) # ((\regB~0_combout  & \registers~97_combout )))) # (!\registers~99_combout  & (\regB~0_combout  & (\registers~97_combout )))

	.dataa(\registers~99_combout ),
	.datab(\regB~0_combout ),
	.datac(\registers~97_combout ),
	.datad(\registerB[2]~input_o ),
	.cin(gnd),
	.combout(\regB~1_combout ),
	.cout());
// synopsys translate_off
defparam \regB~1 .lut_mask = 16'hEAC0;
defparam \regB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N6
cycloneive_lcell_comb \registers~100 (
// Equation(s):
// \registers~100_combout  = (\registerB[1]~input_o  & (((\registerB[0]~input_o )))) # (!\registerB[1]~input_o  & ((\registerB[0]~input_o  & (\registers~9_q )) # (!\registerB[0]~input_o  & ((\registers~1_q )))))

	.dataa(\registerB[1]~input_o ),
	.datab(\registers~9_q ),
	.datac(\registers~1_q ),
	.datad(\registerB[0]~input_o ),
	.cin(gnd),
	.combout(\registers~100_combout ),
	.cout());
// synopsys translate_off
defparam \registers~100 .lut_mask = 16'hEE50;
defparam \registers~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N6
cycloneive_lcell_comb \registers~101 (
// Equation(s):
// \registers~101_combout  = (\registers~100_combout  & (((\registers~25_q ) # (!\registerB[1]~input_o )))) # (!\registers~100_combout  & (\registers~17_q  & ((\registerB[1]~input_o ))))

	.dataa(\registers~100_combout ),
	.datab(\registers~17_q ),
	.datac(\registers~25_q ),
	.datad(\registerB[1]~input_o ),
	.cin(gnd),
	.combout(\registers~101_combout ),
	.cout());
// synopsys translate_off
defparam \registers~101 .lut_mask = 16'hE4AA;
defparam \registers~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N14
cycloneive_lcell_comb \registers~102 (
// Equation(s):
// \registers~102_combout  = (\registerB[0]~input_o  & (((\registerB[1]~input_o )))) # (!\registerB[0]~input_o  & ((\registerB[1]~input_o  & (\registers~49_q )) # (!\registerB[1]~input_o  & ((\registers~33_q )))))

	.dataa(\registerB[0]~input_o ),
	.datab(\registers~49_q ),
	.datac(\registers~33_q ),
	.datad(\registerB[1]~input_o ),
	.cin(gnd),
	.combout(\registers~102_combout ),
	.cout());
// synopsys translate_off
defparam \registers~102 .lut_mask = 16'hEE50;
defparam \registers~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N30
cycloneive_lcell_comb \registers~103 (
// Equation(s):
// \registers~103_combout  = (\registerB[0]~input_o  & ((\registers~102_combout  & (\registers~57_q )) # (!\registers~102_combout  & ((\registers~41_q ))))) # (!\registerB[0]~input_o  & (\registers~102_combout ))

	.dataa(\registerB[0]~input_o ),
	.datab(\registers~102_combout ),
	.datac(\registers~57_q ),
	.datad(\registers~41_q ),
	.cin(gnd),
	.combout(\registers~103_combout ),
	.cout());
// synopsys translate_off
defparam \registers~103 .lut_mask = 16'hE6C4;
defparam \registers~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N28
cycloneive_lcell_comb \regB~2 (
// Equation(s):
// \regB~2_combout  = (\registers~101_combout  & ((\regB~0_combout ) # ((\registers~103_combout  & \registerB[2]~input_o )))) # (!\registers~101_combout  & (\registers~103_combout  & ((\registerB[2]~input_o ))))

	.dataa(\registers~101_combout ),
	.datab(\registers~103_combout ),
	.datac(\regB~0_combout ),
	.datad(\registerB[2]~input_o ),
	.cin(gnd),
	.combout(\regB~2_combout ),
	.cout());
// synopsys translate_off
defparam \regB~2 .lut_mask = 16'hECA0;
defparam \regB~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N26
cycloneive_lcell_comb \registers~104 (
// Equation(s):
// \registers~104_combout  = (\registerB[1]~input_o  & (((\registerB[0]~input_o )))) # (!\registerB[1]~input_o  & ((\registerB[0]~input_o  & (\registers~10_q )) # (!\registerB[0]~input_o  & ((\registers~2_q )))))

	.dataa(\registerB[1]~input_o ),
	.datab(\registers~10_q ),
	.datac(\registers~2_q ),
	.datad(\registerB[0]~input_o ),
	.cin(gnd),
	.combout(\registers~104_combout ),
	.cout());
// synopsys translate_off
defparam \registers~104 .lut_mask = 16'hEE50;
defparam \registers~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N10
cycloneive_lcell_comb \registers~105 (
// Equation(s):
// \registers~105_combout  = (\registers~104_combout  & (((\registers~26_q ) # (!\registerB[1]~input_o )))) # (!\registers~104_combout  & (\registers~18_q  & ((\registerB[1]~input_o ))))

	.dataa(\registers~104_combout ),
	.datab(\registers~18_q ),
	.datac(\registers~26_q ),
	.datad(\registerB[1]~input_o ),
	.cin(gnd),
	.combout(\registers~105_combout ),
	.cout());
// synopsys translate_off
defparam \registers~105 .lut_mask = 16'hE4AA;
defparam \registers~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N26
cycloneive_lcell_comb \registers~106 (
// Equation(s):
// \registers~106_combout  = (\registerB[0]~input_o  & (((\registerB[1]~input_o )))) # (!\registerB[0]~input_o  & ((\registerB[1]~input_o  & (\registers~50_q )) # (!\registerB[1]~input_o  & ((\registers~34_q )))))

	.dataa(\registerB[0]~input_o ),
	.datab(\registers~50_q ),
	.datac(\registers~34_q ),
	.datad(\registerB[1]~input_o ),
	.cin(gnd),
	.combout(\registers~106_combout ),
	.cout());
// synopsys translate_off
defparam \registers~106 .lut_mask = 16'hEE50;
defparam \registers~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N2
cycloneive_lcell_comb \registers~107 (
// Equation(s):
// \registers~107_combout  = (\registerB[0]~input_o  & ((\registers~106_combout  & ((\registers~58_q ))) # (!\registers~106_combout  & (\registers~42_q )))) # (!\registerB[0]~input_o  & (((\registers~106_combout ))))

	.dataa(\registerB[0]~input_o ),
	.datab(\registers~42_q ),
	.datac(\registers~58_q ),
	.datad(\registers~106_combout ),
	.cin(gnd),
	.combout(\registers~107_combout ),
	.cout());
// synopsys translate_off
defparam \registers~107 .lut_mask = 16'hF588;
defparam \registers~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N22
cycloneive_lcell_comb \regB~3 (
// Equation(s):
// \regB~3_combout  = (\registers~105_combout  & ((\regB~0_combout ) # ((\registers~107_combout  & \registerB[2]~input_o )))) # (!\registers~105_combout  & (\registers~107_combout  & ((\registerB[2]~input_o ))))

	.dataa(\registers~105_combout ),
	.datab(\registers~107_combout ),
	.datac(\regB~0_combout ),
	.datad(\registerB[2]~input_o ),
	.cin(gnd),
	.combout(\regB~3_combout ),
	.cout());
// synopsys translate_off
defparam \regB~3 .lut_mask = 16'hECA0;
defparam \regB~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N30
cycloneive_lcell_comb \registers~110 (
// Equation(s):
// \registers~110_combout  = (\registerB[0]~input_o  & (((\registerB[1]~input_o )))) # (!\registerB[0]~input_o  & ((\registerB[1]~input_o  & (\registers~51_q )) # (!\registerB[1]~input_o  & ((\registers~35_q )))))

	.dataa(\registerB[0]~input_o ),
	.datab(\registers~51_q ),
	.datac(\registers~35_q ),
	.datad(\registerB[1]~input_o ),
	.cin(gnd),
	.combout(\registers~110_combout ),
	.cout());
// synopsys translate_off
defparam \registers~110 .lut_mask = 16'hEE50;
defparam \registers~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N22
cycloneive_lcell_comb \registers~111 (
// Equation(s):
// \registers~111_combout  = (\registerB[0]~input_o  & ((\registers~110_combout  & ((\registers~59_q ))) # (!\registers~110_combout  & (\registers~43_q )))) # (!\registerB[0]~input_o  & (((\registers~110_combout ))))

	.dataa(\registerB[0]~input_o ),
	.datab(\registers~43_q ),
	.datac(\registers~59_q ),
	.datad(\registers~110_combout ),
	.cin(gnd),
	.combout(\registers~111_combout ),
	.cout());
// synopsys translate_off
defparam \registers~111 .lut_mask = 16'hF588;
defparam \registers~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N14
cycloneive_lcell_comb \registers~108 (
// Equation(s):
// \registers~108_combout  = (\registerB[1]~input_o  & (((\registerB[0]~input_o )))) # (!\registerB[1]~input_o  & ((\registerB[0]~input_o  & (\registers~11_q )) # (!\registerB[0]~input_o  & ((\registers~3_q )))))

	.dataa(\registers~11_q ),
	.datab(\registerB[1]~input_o ),
	.datac(\registers~3_q ),
	.datad(\registerB[0]~input_o ),
	.cin(gnd),
	.combout(\registers~108_combout ),
	.cout());
// synopsys translate_off
defparam \registers~108 .lut_mask = 16'hEE30;
defparam \registers~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N14
cycloneive_lcell_comb \registers~109 (
// Equation(s):
// \registers~109_combout  = (\registers~108_combout  & (((\registers~27_q ) # (!\registerB[1]~input_o )))) # (!\registers~108_combout  & (\registers~19_q  & ((\registerB[1]~input_o ))))

	.dataa(\registers~108_combout ),
	.datab(\registers~19_q ),
	.datac(\registers~27_q ),
	.datad(\registerB[1]~input_o ),
	.cin(gnd),
	.combout(\registers~109_combout ),
	.cout());
// synopsys translate_off
defparam \registers~109 .lut_mask = 16'hE4AA;
defparam \registers~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N16
cycloneive_lcell_comb \regB~4 (
// Equation(s):
// \regB~4_combout  = (\registers~111_combout  & ((\registerB[2]~input_o ) # ((\regB~0_combout  & \registers~109_combout )))) # (!\registers~111_combout  & (\regB~0_combout  & (\registers~109_combout )))

	.dataa(\registers~111_combout ),
	.datab(\regB~0_combout ),
	.datac(\registers~109_combout ),
	.datad(\registerB[2]~input_o ),
	.cin(gnd),
	.combout(\regB~4_combout ),
	.cout());
// synopsys translate_off
defparam \regB~4 .lut_mask = 16'hEAC0;
defparam \regB~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N10
cycloneive_lcell_comb \registers~114 (
// Equation(s):
// \registers~114_combout  = (\registerB[0]~input_o  & (((\registerB[1]~input_o )))) # (!\registerB[0]~input_o  & ((\registerB[1]~input_o  & (\registers~52_q )) # (!\registerB[1]~input_o  & ((\registers~36_q )))))

	.dataa(\registerB[0]~input_o ),
	.datab(\registers~52_q ),
	.datac(\registers~36_q ),
	.datad(\registerB[1]~input_o ),
	.cin(gnd),
	.combout(\registers~114_combout ),
	.cout());
// synopsys translate_off
defparam \registers~114 .lut_mask = 16'hEE50;
defparam \registers~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N10
cycloneive_lcell_comb \registers~115 (
// Equation(s):
// \registers~115_combout  = (\registerB[0]~input_o  & ((\registers~114_combout  & (\registers~60_q )) # (!\registers~114_combout  & ((\registers~44_q ))))) # (!\registerB[0]~input_o  & (\registers~114_combout ))

	.dataa(\registerB[0]~input_o ),
	.datab(\registers~114_combout ),
	.datac(\registers~60_q ),
	.datad(\registers~44_q ),
	.cin(gnd),
	.combout(\registers~115_combout ),
	.cout());
// synopsys translate_off
defparam \registers~115 .lut_mask = 16'hE6C4;
defparam \registers~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N18
cycloneive_lcell_comb \registers~112 (
// Equation(s):
// \registers~112_combout  = (\registerB[1]~input_o  & (((\registerB[0]~input_o )))) # (!\registerB[1]~input_o  & ((\registerB[0]~input_o  & (\registers~12_q )) # (!\registerB[0]~input_o  & ((\registers~4_q )))))

	.dataa(\registerB[1]~input_o ),
	.datab(\registers~12_q ),
	.datac(\registers~4_q ),
	.datad(\registerB[0]~input_o ),
	.cin(gnd),
	.combout(\registers~112_combout ),
	.cout());
// synopsys translate_off
defparam \registers~112 .lut_mask = 16'hEE50;
defparam \registers~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N26
cycloneive_lcell_comb \registers~113 (
// Equation(s):
// \registers~113_combout  = (\registerB[1]~input_o  & ((\registers~112_combout  & ((\registers~28_q ))) # (!\registers~112_combout  & (\registers~20_q )))) # (!\registerB[1]~input_o  & (((\registers~112_combout ))))

	.dataa(\registers~20_q ),
	.datab(\registerB[1]~input_o ),
	.datac(\registers~28_q ),
	.datad(\registers~112_combout ),
	.cin(gnd),
	.combout(\registers~113_combout ),
	.cout());
// synopsys translate_off
defparam \registers~113 .lut_mask = 16'hF388;
defparam \registers~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N18
cycloneive_lcell_comb \regB~5 (
// Equation(s):
// \regB~5_combout  = (\registers~115_combout  & ((\registerB[2]~input_o ) # ((\registers~113_combout  & \regB~0_combout )))) # (!\registers~115_combout  & (\registers~113_combout  & (\regB~0_combout )))

	.dataa(\registers~115_combout ),
	.datab(\registers~113_combout ),
	.datac(\regB~0_combout ),
	.datad(\registerB[2]~input_o ),
	.cin(gnd),
	.combout(\regB~5_combout ),
	.cout());
// synopsys translate_off
defparam \regB~5 .lut_mask = 16'hEAC0;
defparam \regB~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N6
cycloneive_lcell_comb \registers~118 (
// Equation(s):
// \registers~118_combout  = (\registerB[0]~input_o  & (((\registerB[1]~input_o )))) # (!\registerB[0]~input_o  & ((\registerB[1]~input_o  & (\registers~53_q )) # (!\registerB[1]~input_o  & ((\registers~37_q )))))

	.dataa(\registerB[0]~input_o ),
	.datab(\registers~53_q ),
	.datac(\registers~37_q ),
	.datad(\registerB[1]~input_o ),
	.cin(gnd),
	.combout(\registers~118_combout ),
	.cout());
// synopsys translate_off
defparam \registers~118 .lut_mask = 16'hEE50;
defparam \registers~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N14
cycloneive_lcell_comb \registers~119 (
// Equation(s):
// \registers~119_combout  = (\registerB[0]~input_o  & ((\registers~118_combout  & ((\registers~61_q ))) # (!\registers~118_combout  & (\registers~45_q )))) # (!\registerB[0]~input_o  & (((\registers~118_combout ))))

	.dataa(\registerB[0]~input_o ),
	.datab(\registers~45_q ),
	.datac(\registers~61_q ),
	.datad(\registers~118_combout ),
	.cin(gnd),
	.combout(\registers~119_combout ),
	.cout());
// synopsys translate_off
defparam \registers~119 .lut_mask = 16'hF588;
defparam \registers~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N30
cycloneive_lcell_comb \registers~116 (
// Equation(s):
// \registers~116_combout  = (\registerB[1]~input_o  & (((\registerB[0]~input_o )))) # (!\registerB[1]~input_o  & ((\registerB[0]~input_o  & (\registers~13_q )) # (!\registerB[0]~input_o  & ((\registers~5_q )))))

	.dataa(\registers~13_q ),
	.datab(\registerB[1]~input_o ),
	.datac(\registers~5_q ),
	.datad(\registerB[0]~input_o ),
	.cin(gnd),
	.combout(\registers~116_combout ),
	.cout());
// synopsys translate_off
defparam \registers~116 .lut_mask = 16'hEE30;
defparam \registers~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N14
cycloneive_lcell_comb \registers~117 (
// Equation(s):
// \registers~117_combout  = (\registers~116_combout  & (((\registers~29_q )) # (!\registerB[1]~input_o ))) # (!\registers~116_combout  & (\registerB[1]~input_o  & ((\registers~21_q ))))

	.dataa(\registers~116_combout ),
	.datab(\registerB[1]~input_o ),
	.datac(\registers~29_q ),
	.datad(\registers~21_q ),
	.cin(gnd),
	.combout(\registers~117_combout ),
	.cout());
// synopsys translate_off
defparam \registers~117 .lut_mask = 16'hE6A2;
defparam \registers~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N12
cycloneive_lcell_comb \regB~6 (
// Equation(s):
// \regB~6_combout  = (\registers~119_combout  & ((\registerB[2]~input_o ) # ((\regB~0_combout  & \registers~117_combout )))) # (!\registers~119_combout  & (\regB~0_combout  & (\registers~117_combout )))

	.dataa(\registers~119_combout ),
	.datab(\regB~0_combout ),
	.datac(\registers~117_combout ),
	.datad(\registerB[2]~input_o ),
	.cin(gnd),
	.combout(\regB~6_combout ),
	.cout());
// synopsys translate_off
defparam \regB~6 .lut_mask = 16'hEAC0;
defparam \regB~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N2
cycloneive_lcell_comb \registers~122 (
// Equation(s):
// \registers~122_combout  = (\registerB[0]~input_o  & (((\registerB[1]~input_o )))) # (!\registerB[0]~input_o  & ((\registerB[1]~input_o  & (\registers~54_q )) # (!\registerB[1]~input_o  & ((\registers~38_q )))))

	.dataa(\registerB[0]~input_o ),
	.datab(\registers~54_q ),
	.datac(\registers~38_q ),
	.datad(\registerB[1]~input_o ),
	.cin(gnd),
	.combout(\registers~122_combout ),
	.cout());
// synopsys translate_off
defparam \registers~122 .lut_mask = 16'hEE50;
defparam \registers~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N26
cycloneive_lcell_comb \registers~123 (
// Equation(s):
// \registers~123_combout  = (\registerB[0]~input_o  & ((\registers~122_combout  & ((\registers~62_q ))) # (!\registers~122_combout  & (\registers~46_q )))) # (!\registerB[0]~input_o  & (((\registers~122_combout ))))

	.dataa(\registerB[0]~input_o ),
	.datab(\registers~46_q ),
	.datac(\registers~62_q ),
	.datad(\registers~122_combout ),
	.cin(gnd),
	.combout(\registers~123_combout ),
	.cout());
// synopsys translate_off
defparam \registers~123 .lut_mask = 16'hF588;
defparam \registers~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N2
cycloneive_lcell_comb \registers~120 (
// Equation(s):
// \registers~120_combout  = (\registerB[1]~input_o  & (((\registerB[0]~input_o )))) # (!\registerB[1]~input_o  & ((\registerB[0]~input_o  & (\registers~14_q )) # (!\registerB[0]~input_o  & ((\registers~6_q )))))

	.dataa(\registers~14_q ),
	.datab(\registerB[1]~input_o ),
	.datac(\registers~6_q ),
	.datad(\registerB[0]~input_o ),
	.cin(gnd),
	.combout(\registers~120_combout ),
	.cout());
// synopsys translate_off
defparam \registers~120 .lut_mask = 16'hEE30;
defparam \registers~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N18
cycloneive_lcell_comb \registers~121 (
// Equation(s):
// \registers~121_combout  = (\registers~120_combout  & (((\registers~30_q )) # (!\registerB[1]~input_o ))) # (!\registers~120_combout  & (\registerB[1]~input_o  & ((\registers~22_q ))))

	.dataa(\registers~120_combout ),
	.datab(\registerB[1]~input_o ),
	.datac(\registers~30_q ),
	.datad(\registers~22_q ),
	.cin(gnd),
	.combout(\registers~121_combout ),
	.cout());
// synopsys translate_off
defparam \registers~121 .lut_mask = 16'hE6A2;
defparam \registers~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N30
cycloneive_lcell_comb \regB~7 (
// Equation(s):
// \regB~7_combout  = (\registers~123_combout  & ((\registerB[2]~input_o ) # ((\registers~121_combout  & \regB~0_combout )))) # (!\registers~123_combout  & (\registers~121_combout  & (\regB~0_combout )))

	.dataa(\registers~123_combout ),
	.datab(\registers~121_combout ),
	.datac(\regB~0_combout ),
	.datad(\registerB[2]~input_o ),
	.cin(gnd),
	.combout(\regB~7_combout ),
	.cout());
// synopsys translate_off
defparam \regB~7 .lut_mask = 16'hEAC0;
defparam \regB~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N22
cycloneive_lcell_comb \registers~126 (
// Equation(s):
// \registers~126_combout  = (\registerB[0]~input_o  & (((\registerB[1]~input_o )))) # (!\registerB[0]~input_o  & ((\registerB[1]~input_o  & (\registers~55_q )) # (!\registerB[1]~input_o  & ((\registers~39_q )))))

	.dataa(\registerB[0]~input_o ),
	.datab(\registers~55_q ),
	.datac(\registers~39_q ),
	.datad(\registerB[1]~input_o ),
	.cin(gnd),
	.combout(\registers~126_combout ),
	.cout());
// synopsys translate_off
defparam \registers~126 .lut_mask = 16'hEE50;
defparam \registers~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N6
cycloneive_lcell_comb \registers~127 (
// Equation(s):
// \registers~127_combout  = (\registerB[0]~input_o  & ((\registers~126_combout  & (\registers~63_q )) # (!\registers~126_combout  & ((\registers~47_q ))))) # (!\registerB[0]~input_o  & (\registers~126_combout ))

	.dataa(\registerB[0]~input_o ),
	.datab(\registers~126_combout ),
	.datac(\registers~63_q ),
	.datad(\registers~47_q ),
	.cin(gnd),
	.combout(\registers~127_combout ),
	.cout());
// synopsys translate_off
defparam \registers~127 .lut_mask = 16'hE6C4;
defparam \registers~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N22
cycloneive_lcell_comb \registers~124 (
// Equation(s):
// \registers~124_combout  = (\registerB[1]~input_o  & (((\registerB[0]~input_o )))) # (!\registerB[1]~input_o  & ((\registerB[0]~input_o  & (\registers~15_q )) # (!\registerB[0]~input_o  & ((\registers~7_q )))))

	.dataa(\registers~15_q ),
	.datab(\registerB[1]~input_o ),
	.datac(\registers~7_q ),
	.datad(\registerB[0]~input_o ),
	.cin(gnd),
	.combout(\registers~124_combout ),
	.cout());
// synopsys translate_off
defparam \registers~124 .lut_mask = 16'hEE30;
defparam \registers~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N30
cycloneive_lcell_comb \registers~125 (
// Equation(s):
// \registers~125_combout  = (\registerB[1]~input_o  & ((\registers~124_combout  & ((\registers~31_q ))) # (!\registers~124_combout  & (\registers~23_q )))) # (!\registerB[1]~input_o  & (((\registers~124_combout ))))

	.dataa(\registers~23_q ),
	.datab(\registerB[1]~input_o ),
	.datac(\registers~31_q ),
	.datad(\registers~124_combout ),
	.cin(gnd),
	.combout(\registers~125_combout ),
	.cout());
// synopsys translate_off
defparam \registers~125 .lut_mask = 16'hF388;
defparam \registers~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N0
cycloneive_lcell_comb \regB~8 (
// Equation(s):
// \regB~8_combout  = (\registers~127_combout  & ((\registerB[2]~input_o ) # ((\regB~0_combout  & \registers~125_combout )))) # (!\registers~127_combout  & (\regB~0_combout  & (\registers~125_combout )))

	.dataa(\registers~127_combout ),
	.datab(\regB~0_combout ),
	.datac(\registers~125_combout ),
	.datad(\registerB[2]~input_o ),
	.cin(gnd),
	.combout(\regB~8_combout ),
	.cout());
// synopsys translate_off
defparam \regB~8 .lut_mask = 16'hEAC0;
defparam \regB~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y39_N22
cycloneive_io_ibuf \flag~input (
	.i(flag),
	.ibar(gnd),
	.o(\flag~input_o ));
// synopsys translate_off
defparam \flag~input .bus_hold = "false";
defparam \flag~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y39_N16
cycloneive_lcell_comb \flagBit~reg0feeder (
// Equation(s):
// \flagBit~reg0feeder_combout  = \flag~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\flag~input_o ),
	.cin(gnd),
	.combout(\flagBit~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \flagBit~reg0feeder .lut_mask = 16'hFF00;
defparam \flagBit~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y39_N17
dffeas \flagBit~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\flagBit~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flagBit~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flagBit~reg0 .is_wysiwyg = "true";
defparam \flagBit~reg0 .power_up = "low";
// synopsys translate_on

assign regA[0] = \regA[0]~output_o ;

assign regA[1] = \regA[1]~output_o ;

assign regA[2] = \regA[2]~output_o ;

assign regA[3] = \regA[3]~output_o ;

assign regA[4] = \regA[4]~output_o ;

assign regA[5] = \regA[5]~output_o ;

assign regA[6] = \regA[6]~output_o ;

assign regA[7] = \regA[7]~output_o ;

assign regB[0] = \regB[0]~output_o ;

assign regB[1] = \regB[1]~output_o ;

assign regB[2] = \regB[2]~output_o ;

assign regB[3] = \regB[3]~output_o ;

assign regB[4] = \regB[4]~output_o ;

assign regB[5] = \regB[5]~output_o ;

assign regB[6] = \regB[6]~output_o ;

assign regB[7] = \regB[7]~output_o ;

assign flagBit = \flagBit~output_o ;

endmodule
