#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xbdcc70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xbdce00 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xbcf2d0 .functor NOT 1, L_0xc2d810, C4<0>, C4<0>, C4<0>;
L_0xc2d5f0 .functor XOR 2, L_0xc2d490, L_0xc2d550, C4<00>, C4<00>;
L_0xc2d700 .functor XOR 2, L_0xc2d5f0, L_0xc2d660, C4<00>, C4<00>;
v0xc28780_0 .net *"_ivl_10", 1 0, L_0xc2d660;  1 drivers
v0xc28880_0 .net *"_ivl_12", 1 0, L_0xc2d700;  1 drivers
v0xc28960_0 .net *"_ivl_2", 1 0, L_0xc2bb40;  1 drivers
v0xc28a20_0 .net *"_ivl_4", 1 0, L_0xc2d490;  1 drivers
v0xc28b00_0 .net *"_ivl_6", 1 0, L_0xc2d550;  1 drivers
v0xc28c30_0 .net *"_ivl_8", 1 0, L_0xc2d5f0;  1 drivers
v0xc28d10_0 .net "a", 0 0, v0xc251b0_0;  1 drivers
v0xc28db0_0 .net "b", 0 0, v0xc25250_0;  1 drivers
v0xc28e50_0 .net "c", 0 0, v0xc252f0_0;  1 drivers
v0xc28ef0_0 .var "clk", 0 0;
v0xc28f90_0 .net "d", 0 0, v0xc25430_0;  1 drivers
v0xc29030_0 .net "out_pos_dut", 0 0, L_0xc2d000;  1 drivers
v0xc290d0_0 .net "out_pos_ref", 0 0, L_0xc2a600;  1 drivers
v0xc29170_0 .net "out_sop_dut", 0 0, L_0xc2b560;  1 drivers
v0xc29210_0 .net "out_sop_ref", 0 0, L_0xbff960;  1 drivers
v0xc292b0_0 .var/2u "stats1", 223 0;
v0xc29350_0 .var/2u "strobe", 0 0;
v0xc293f0_0 .net "tb_match", 0 0, L_0xc2d810;  1 drivers
v0xc294c0_0 .net "tb_mismatch", 0 0, L_0xbcf2d0;  1 drivers
v0xc29560_0 .net "wavedrom_enable", 0 0, v0xc25700_0;  1 drivers
v0xc29630_0 .net "wavedrom_title", 511 0, v0xc257a0_0;  1 drivers
L_0xc2bb40 .concat [ 1 1 0 0], L_0xc2a600, L_0xbff960;
L_0xc2d490 .concat [ 1 1 0 0], L_0xc2a600, L_0xbff960;
L_0xc2d550 .concat [ 1 1 0 0], L_0xc2d000, L_0xc2b560;
L_0xc2d660 .concat [ 1 1 0 0], L_0xc2a600, L_0xbff960;
L_0xc2d810 .cmp/eeq 2, L_0xc2bb40, L_0xc2d700;
S_0xbdcf90 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xbdce00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xbcf6b0 .functor AND 1, v0xc252f0_0, v0xc25430_0, C4<1>, C4<1>;
L_0xbcfa90 .functor NOT 1, v0xc251b0_0, C4<0>, C4<0>, C4<0>;
L_0xbcfe70 .functor NOT 1, v0xc25250_0, C4<0>, C4<0>, C4<0>;
L_0xbd00f0 .functor AND 1, L_0xbcfa90, L_0xbcfe70, C4<1>, C4<1>;
L_0xbe7800 .functor AND 1, L_0xbd00f0, v0xc252f0_0, C4<1>, C4<1>;
L_0xbff960 .functor OR 1, L_0xbcf6b0, L_0xbe7800, C4<0>, C4<0>;
L_0xc29a80 .functor NOT 1, v0xc25250_0, C4<0>, C4<0>, C4<0>;
L_0xc29af0 .functor OR 1, L_0xc29a80, v0xc25430_0, C4<0>, C4<0>;
L_0xc29c00 .functor AND 1, v0xc252f0_0, L_0xc29af0, C4<1>, C4<1>;
L_0xc29cc0 .functor NOT 1, v0xc251b0_0, C4<0>, C4<0>, C4<0>;
L_0xc29d90 .functor OR 1, L_0xc29cc0, v0xc25250_0, C4<0>, C4<0>;
L_0xc29e00 .functor AND 1, L_0xc29c00, L_0xc29d90, C4<1>, C4<1>;
L_0xc29f80 .functor NOT 1, v0xc25250_0, C4<0>, C4<0>, C4<0>;
L_0xc29ff0 .functor OR 1, L_0xc29f80, v0xc25430_0, C4<0>, C4<0>;
L_0xc29f10 .functor AND 1, v0xc252f0_0, L_0xc29ff0, C4<1>, C4<1>;
L_0xc2a180 .functor NOT 1, v0xc251b0_0, C4<0>, C4<0>, C4<0>;
L_0xc2a280 .functor OR 1, L_0xc2a180, v0xc25430_0, C4<0>, C4<0>;
L_0xc2a340 .functor AND 1, L_0xc29f10, L_0xc2a280, C4<1>, C4<1>;
L_0xc2a4f0 .functor XNOR 1, L_0xc29e00, L_0xc2a340, C4<0>, C4<0>;
v0xbcec00_0 .net *"_ivl_0", 0 0, L_0xbcf6b0;  1 drivers
v0xbcf000_0 .net *"_ivl_12", 0 0, L_0xc29a80;  1 drivers
v0xbcf3e0_0 .net *"_ivl_14", 0 0, L_0xc29af0;  1 drivers
v0xbcf7c0_0 .net *"_ivl_16", 0 0, L_0xc29c00;  1 drivers
v0xbcfba0_0 .net *"_ivl_18", 0 0, L_0xc29cc0;  1 drivers
v0xbcff80_0 .net *"_ivl_2", 0 0, L_0xbcfa90;  1 drivers
v0xbd0200_0 .net *"_ivl_20", 0 0, L_0xc29d90;  1 drivers
v0xc23720_0 .net *"_ivl_24", 0 0, L_0xc29f80;  1 drivers
v0xc23800_0 .net *"_ivl_26", 0 0, L_0xc29ff0;  1 drivers
v0xc238e0_0 .net *"_ivl_28", 0 0, L_0xc29f10;  1 drivers
v0xc239c0_0 .net *"_ivl_30", 0 0, L_0xc2a180;  1 drivers
v0xc23aa0_0 .net *"_ivl_32", 0 0, L_0xc2a280;  1 drivers
v0xc23b80_0 .net *"_ivl_36", 0 0, L_0xc2a4f0;  1 drivers
L_0x7fae6de6e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xc23c40_0 .net *"_ivl_38", 0 0, L_0x7fae6de6e018;  1 drivers
v0xc23d20_0 .net *"_ivl_4", 0 0, L_0xbcfe70;  1 drivers
v0xc23e00_0 .net *"_ivl_6", 0 0, L_0xbd00f0;  1 drivers
v0xc23ee0_0 .net *"_ivl_8", 0 0, L_0xbe7800;  1 drivers
v0xc23fc0_0 .net "a", 0 0, v0xc251b0_0;  alias, 1 drivers
v0xc24080_0 .net "b", 0 0, v0xc25250_0;  alias, 1 drivers
v0xc24140_0 .net "c", 0 0, v0xc252f0_0;  alias, 1 drivers
v0xc24200_0 .net "d", 0 0, v0xc25430_0;  alias, 1 drivers
v0xc242c0_0 .net "out_pos", 0 0, L_0xc2a600;  alias, 1 drivers
v0xc24380_0 .net "out_sop", 0 0, L_0xbff960;  alias, 1 drivers
v0xc24440_0 .net "pos0", 0 0, L_0xc29e00;  1 drivers
v0xc24500_0 .net "pos1", 0 0, L_0xc2a340;  1 drivers
L_0xc2a600 .functor MUXZ 1, L_0x7fae6de6e018, L_0xc29e00, L_0xc2a4f0, C4<>;
S_0xc24680 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xbdce00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xc251b0_0 .var "a", 0 0;
v0xc25250_0 .var "b", 0 0;
v0xc252f0_0 .var "c", 0 0;
v0xc25390_0 .net "clk", 0 0, v0xc28ef0_0;  1 drivers
v0xc25430_0 .var "d", 0 0;
v0xc25520_0 .var/2u "fail", 0 0;
v0xc255c0_0 .var/2u "fail1", 0 0;
v0xc25660_0 .net "tb_match", 0 0, L_0xc2d810;  alias, 1 drivers
v0xc25700_0 .var "wavedrom_enable", 0 0;
v0xc257a0_0 .var "wavedrom_title", 511 0;
E_0xbdb5e0/0 .event negedge, v0xc25390_0;
E_0xbdb5e0/1 .event posedge, v0xc25390_0;
E_0xbdb5e0 .event/or E_0xbdb5e0/0, E_0xbdb5e0/1;
S_0xc249b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xc24680;
 .timescale -12 -12;
v0xc24bf0_0 .var/2s "i", 31 0;
E_0xbdb480 .event posedge, v0xc25390_0;
S_0xc24cf0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xc24680;
 .timescale -12 -12;
v0xc24ef0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xc24fd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xc24680;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xc25980 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xbdce00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xc2a7b0 .functor NOT 1, v0xc251b0_0, C4<0>, C4<0>, C4<0>;
L_0xc2a840 .functor NOT 1, v0xc25250_0, C4<0>, C4<0>, C4<0>;
L_0xc2a9e0 .functor AND 1, L_0xc2a7b0, L_0xc2a840, C4<1>, C4<1>;
L_0xc2aaf0 .functor AND 1, L_0xc2a9e0, v0xc252f0_0, C4<1>, C4<1>;
L_0xc2acf0 .functor NOT 1, v0xc25430_0, C4<0>, C4<0>, C4<0>;
L_0xc2ae70 .functor AND 1, L_0xc2aaf0, L_0xc2acf0, C4<1>, C4<1>;
L_0xc2afc0 .functor NOT 1, v0xc251b0_0, C4<0>, C4<0>, C4<0>;
L_0xc2b140 .functor AND 1, L_0xc2afc0, v0xc25250_0, C4<1>, C4<1>;
L_0xc2b250 .functor AND 1, L_0xc2b140, v0xc252f0_0, C4<1>, C4<1>;
L_0xc2b310 .functor AND 1, L_0xc2b250, v0xc25430_0, C4<1>, C4<1>;
L_0xc2b430 .functor OR 1, L_0xc2ae70, L_0xc2b310, C4<0>, C4<0>;
L_0xc2b4f0 .functor AND 1, v0xc251b0_0, v0xc25250_0, C4<1>, C4<1>;
L_0xc2b5d0 .functor AND 1, L_0xc2b4f0, v0xc252f0_0, C4<1>, C4<1>;
L_0xc2b690 .functor AND 1, L_0xc2b5d0, v0xc25430_0, C4<1>, C4<1>;
L_0xc2b560 .functor OR 1, L_0xc2b430, L_0xc2b690, C4<0>, C4<0>;
L_0xc2b8c0 .functor NOT 1, v0xc251b0_0, C4<0>, C4<0>, C4<0>;
L_0xc2b9c0 .functor NOT 1, v0xc25250_0, C4<0>, C4<0>, C4<0>;
L_0xc2ba30 .functor OR 1, L_0xc2b8c0, L_0xc2b9c0, C4<0>, C4<0>;
L_0xc2bbe0 .functor NOT 1, v0xc252f0_0, C4<0>, C4<0>, C4<0>;
L_0xc2bc50 .functor OR 1, L_0xc2ba30, L_0xc2bbe0, C4<0>, C4<0>;
L_0xc2be10 .functor OR 1, L_0xc2bc50, v0xc25430_0, C4<0>, C4<0>;
L_0xc2bed0 .functor NOT 1, v0xc25250_0, C4<0>, C4<0>, C4<0>;
L_0xc2c000 .functor OR 1, v0xc251b0_0, L_0xc2bed0, C4<0>, C4<0>;
L_0xc2c0c0 .functor NOT 1, v0xc252f0_0, C4<0>, C4<0>, C4<0>;
L_0xc2c200 .functor OR 1, L_0xc2c000, L_0xc2c0c0, C4<0>, C4<0>;
L_0xc2c310 .functor NOT 1, v0xc25430_0, C4<0>, C4<0>, C4<0>;
L_0xc2c460 .functor OR 1, L_0xc2c200, L_0xc2c310, C4<0>, C4<0>;
L_0xc2c570 .functor AND 1, L_0xc2be10, L_0xc2c460, C4<1>, C4<1>;
L_0xc2c770 .functor OR 1, v0xc251b0_0, v0xc25250_0, C4<0>, C4<0>;
L_0xc2c7e0 .functor NOT 1, v0xc252f0_0, C4<0>, C4<0>, C4<0>;
L_0xc2c950 .functor OR 1, L_0xc2c770, L_0xc2c7e0, C4<0>, C4<0>;
L_0xc2ca60 .functor NOT 1, v0xc25430_0, C4<0>, C4<0>, C4<0>;
L_0xc2cbe0 .functor OR 1, L_0xc2c950, L_0xc2ca60, C4<0>, C4<0>;
L_0xc2ccf0 .functor AND 1, L_0xc2c570, L_0xc2cbe0, C4<1>, C4<1>;
L_0xc2cf20 .functor OR 1, v0xc251b0_0, v0xc25250_0, C4<0>, C4<0>;
L_0xc2cf90 .functor NOT 1, v0xc252f0_0, C4<0>, C4<0>, C4<0>;
L_0xc2d130 .functor OR 1, L_0xc2cf20, L_0xc2cf90, C4<0>, C4<0>;
L_0xc2d240 .functor OR 1, L_0xc2d130, v0xc25430_0, C4<0>, C4<0>;
L_0xc2d000 .functor AND 1, L_0xc2ccf0, L_0xc2d240, C4<1>, C4<1>;
v0xc25b40_0 .net *"_ivl_0", 0 0, L_0xc2a7b0;  1 drivers
v0xc25c20_0 .net *"_ivl_10", 0 0, L_0xc2ae70;  1 drivers
v0xc25d00_0 .net *"_ivl_12", 0 0, L_0xc2afc0;  1 drivers
v0xc25df0_0 .net *"_ivl_14", 0 0, L_0xc2b140;  1 drivers
v0xc25ed0_0 .net *"_ivl_16", 0 0, L_0xc2b250;  1 drivers
v0xc26000_0 .net *"_ivl_18", 0 0, L_0xc2b310;  1 drivers
v0xc260e0_0 .net *"_ivl_2", 0 0, L_0xc2a840;  1 drivers
v0xc261c0_0 .net *"_ivl_20", 0 0, L_0xc2b430;  1 drivers
v0xc262a0_0 .net *"_ivl_22", 0 0, L_0xc2b4f0;  1 drivers
v0xc26410_0 .net *"_ivl_24", 0 0, L_0xc2b5d0;  1 drivers
v0xc264f0_0 .net *"_ivl_26", 0 0, L_0xc2b690;  1 drivers
v0xc265d0_0 .net *"_ivl_30", 0 0, L_0xc2b8c0;  1 drivers
v0xc266b0_0 .net *"_ivl_32", 0 0, L_0xc2b9c0;  1 drivers
v0xc26790_0 .net *"_ivl_34", 0 0, L_0xc2ba30;  1 drivers
v0xc26870_0 .net *"_ivl_36", 0 0, L_0xc2bbe0;  1 drivers
v0xc26950_0 .net *"_ivl_38", 0 0, L_0xc2bc50;  1 drivers
v0xc26a30_0 .net *"_ivl_4", 0 0, L_0xc2a9e0;  1 drivers
v0xc26c20_0 .net *"_ivl_40", 0 0, L_0xc2be10;  1 drivers
v0xc26d00_0 .net *"_ivl_42", 0 0, L_0xc2bed0;  1 drivers
v0xc26de0_0 .net *"_ivl_44", 0 0, L_0xc2c000;  1 drivers
v0xc26ec0_0 .net *"_ivl_46", 0 0, L_0xc2c0c0;  1 drivers
v0xc26fa0_0 .net *"_ivl_48", 0 0, L_0xc2c200;  1 drivers
v0xc27080_0 .net *"_ivl_50", 0 0, L_0xc2c310;  1 drivers
v0xc27160_0 .net *"_ivl_52", 0 0, L_0xc2c460;  1 drivers
v0xc27240_0 .net *"_ivl_54", 0 0, L_0xc2c570;  1 drivers
v0xc27320_0 .net *"_ivl_56", 0 0, L_0xc2c770;  1 drivers
v0xc27400_0 .net *"_ivl_58", 0 0, L_0xc2c7e0;  1 drivers
v0xc274e0_0 .net *"_ivl_6", 0 0, L_0xc2aaf0;  1 drivers
v0xc275c0_0 .net *"_ivl_60", 0 0, L_0xc2c950;  1 drivers
v0xc276a0_0 .net *"_ivl_62", 0 0, L_0xc2ca60;  1 drivers
v0xc27780_0 .net *"_ivl_64", 0 0, L_0xc2cbe0;  1 drivers
v0xc27860_0 .net *"_ivl_66", 0 0, L_0xc2ccf0;  1 drivers
v0xc27940_0 .net *"_ivl_68", 0 0, L_0xc2cf20;  1 drivers
v0xc27c30_0 .net *"_ivl_70", 0 0, L_0xc2cf90;  1 drivers
v0xc27d10_0 .net *"_ivl_72", 0 0, L_0xc2d130;  1 drivers
v0xc27df0_0 .net *"_ivl_74", 0 0, L_0xc2d240;  1 drivers
v0xc27ed0_0 .net *"_ivl_8", 0 0, L_0xc2acf0;  1 drivers
v0xc27fb0_0 .net "a", 0 0, v0xc251b0_0;  alias, 1 drivers
v0xc28050_0 .net "b", 0 0, v0xc25250_0;  alias, 1 drivers
v0xc28140_0 .net "c", 0 0, v0xc252f0_0;  alias, 1 drivers
v0xc28230_0 .net "d", 0 0, v0xc25430_0;  alias, 1 drivers
v0xc28320_0 .net "out_pos", 0 0, L_0xc2d000;  alias, 1 drivers
v0xc283e0_0 .net "out_sop", 0 0, L_0xc2b560;  alias, 1 drivers
S_0xc28560 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xbdce00;
 .timescale -12 -12;
E_0xbc49f0 .event anyedge, v0xc29350_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xc29350_0;
    %nor/r;
    %assign/vec4 v0xc29350_0, 0;
    %wait E_0xbc49f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xc24680;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc25520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc255c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xc24680;
T_4 ;
    %wait E_0xbdb5e0;
    %load/vec4 v0xc25660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc25520_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xc24680;
T_5 ;
    %wait E_0xbdb480;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc25430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc252f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc25250_0, 0;
    %assign/vec4 v0xc251b0_0, 0;
    %wait E_0xbdb480;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc25430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc252f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc25250_0, 0;
    %assign/vec4 v0xc251b0_0, 0;
    %wait E_0xbdb480;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc25430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc252f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc25250_0, 0;
    %assign/vec4 v0xc251b0_0, 0;
    %wait E_0xbdb480;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc25430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc252f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc25250_0, 0;
    %assign/vec4 v0xc251b0_0, 0;
    %wait E_0xbdb480;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc25430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc252f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc25250_0, 0;
    %assign/vec4 v0xc251b0_0, 0;
    %wait E_0xbdb480;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc25430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc252f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc25250_0, 0;
    %assign/vec4 v0xc251b0_0, 0;
    %wait E_0xbdb480;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc25430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc252f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc25250_0, 0;
    %assign/vec4 v0xc251b0_0, 0;
    %wait E_0xbdb480;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc25430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc252f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc25250_0, 0;
    %assign/vec4 v0xc251b0_0, 0;
    %wait E_0xbdb480;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc25430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc252f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc25250_0, 0;
    %assign/vec4 v0xc251b0_0, 0;
    %wait E_0xbdb480;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc25430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc252f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc25250_0, 0;
    %assign/vec4 v0xc251b0_0, 0;
    %wait E_0xbdb480;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc25430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc252f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc25250_0, 0;
    %assign/vec4 v0xc251b0_0, 0;
    %wait E_0xbdb480;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc25430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc252f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc25250_0, 0;
    %assign/vec4 v0xc251b0_0, 0;
    %wait E_0xbdb480;
    %load/vec4 v0xc25520_0;
    %store/vec4 v0xc255c0_0, 0, 1;
    %fork t_1, S_0xc249b0;
    %jmp t_0;
    .scope S_0xc249b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc24bf0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xc24bf0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xbdb480;
    %load/vec4 v0xc24bf0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xc25430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc252f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc25250_0, 0;
    %assign/vec4 v0xc251b0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc24bf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xc24bf0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xc24680;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbdb5e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xc25430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc252f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc25250_0, 0;
    %assign/vec4 v0xc251b0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xc25520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xc255c0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xbdce00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc28ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc29350_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xbdce00;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xc28ef0_0;
    %inv;
    %store/vec4 v0xc28ef0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xbdce00;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xc25390_0, v0xc294c0_0, v0xc28d10_0, v0xc28db0_0, v0xc28e50_0, v0xc28f90_0, v0xc29210_0, v0xc29170_0, v0xc290d0_0, v0xc29030_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xbdce00;
T_9 ;
    %load/vec4 v0xc292b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xc292b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc292b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xc292b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xc292b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xc292b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xc292b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xc292b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xc292b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xc292b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xbdce00;
T_10 ;
    %wait E_0xbdb5e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc292b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc292b0_0, 4, 32;
    %load/vec4 v0xc293f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xc292b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc292b0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc292b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc292b0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xc29210_0;
    %load/vec4 v0xc29210_0;
    %load/vec4 v0xc29170_0;
    %xor;
    %load/vec4 v0xc29210_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xc292b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc292b0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xc292b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc292b0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xc290d0_0;
    %load/vec4 v0xc290d0_0;
    %load/vec4 v0xc29030_0;
    %xor;
    %load/vec4 v0xc290d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xc292b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc292b0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xc292b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc292b0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth1/human/ece241_2013_q2/iter0/response3/top_module.sv";
