# Reading C:/altera/12.1sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do lab1_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\12.1sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\12.1sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/study/Labs/interf/lab1 {E:/study/Labs/interf/lab1/lab1.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module lab1
# -- Compiling module SPI_controller
# -- Compiling module pulse_generator
# -- Compiling module clk_divider
# 
# Top level modules:
# 	lab1
# 
vsim work.lab1
# vsim work.lab1 
# Loading work.lab1
# Loading work.clk_divider
# Loading work.pulse_generator
# Loading work.SPI_controller
add wave -position end  sim:/lab1/clk
add wave -position end  sim:/lab1/data
add wave -position end  sim:/lab1/sck
add wave -position end  sim:/lab1/mosi
add wave -position end  sim:/lab1/ss
force -freeze sim:/lab1/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/lab1/data 0101010101 0
run -all
