#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001a1cdcea0f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001a1cdb35280 .scope module, "mux_2x1_tb" "mux_2x1_tb" 3 10;
 .timescale 0 0;
v000001a1cdcea280_0 .var "a", 0 0;
v000001a1cdcea320_0 .var "b", 0 0;
v000001a1cdcebae0_0 .var "s", 0 0;
v000001a1cdcebb80_0 .net "y", 0 0, L_000001a1cdcebc20;  1 drivers
S_000001a1cdb35410 .scope module, "dut" "mux_2x1" 3 12, 3 1 0, S_000001a1cdb35280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
v000001a1cdce6c60_0 .net "a", 0 0, v000001a1cdcea280_0;  1 drivers
v000001a1cdce6990_0 .net "b", 0 0, v000001a1cdcea320_0;  1 drivers
v000001a1cdb355a0_0 .net "s", 0 0, v000001a1cdcebae0_0;  1 drivers
v000001a1cdb35640_0 .net "y", 0 0, L_000001a1cdcebc20;  alias, 1 drivers
L_000001a1cdcebc20 .functor MUXZ 1, v000001a1cdcea280_0, v000001a1cdcea320_0, v000001a1cdcebae0_0, C4<>;
    .scope S_000001a1cdb35280;
T_0 ;
    %vpi_call/w 3 14 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call/w 3 15 "$dumpvars" {0 0 0};
    %vpi_call/w 3 16 "$monitor", "a=%0d b=%0d s=%0d y=%0d", v000001a1cdcea280_0, v000001a1cdcea320_0, v000001a1cdcebae0_0, v000001a1cdcebb80_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cdcea280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cdcea320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cdcebae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cdcea280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cdcea320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cdcebae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cdcea280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cdcea320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cdcebae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cdcea280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cdcea320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cdcebae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cdcea280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cdcea320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cdcebae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cdcea280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cdcea320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cdcebae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cdcea280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cdcea320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cdcebae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cdcea280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cdcea320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cdcebae0_0, 0, 1;
    %delay 10, 0;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "System_verilog\mux_2x1.sv";
