# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" \
"../../../../lab_6.srcs/sources_1/imports/sources_1/imports/new/edge_detector.v" \
"../../../../lab_6.srcs/sources_1/new/hover_bar.v" \
"../../../../lab_6.srcs/sources_1/imports/sources_1/new/init.v" \
"../../../../lab_6.srcs/sources_1/imports/Downloads/labVGA_clks.v" \
"../../../../lab_6.srcs/sources_1/new/lab_6.v" \
"../../../../lab_6.srcs/sources_1/imports/sources_1/imports/new/memory.v" \
"../../../../lab_6.srcs/sources_1/imports/new/random_number_generator.v" \
"../../../../lab_6.srcs/sources_1/new/shape.v" \
"../../../../lab_6.srcs/sources_1/imports/new/synchronizer.v" \
"../../../../lab_6.srcs/sources_1/new/train_generator.v" \
"../../../../lab_6.srcs/sources_1/new/vga_display.v" \
"../../../../lab_6.srcs/sim_1/imports/Downloads/test_lab6_vga.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
