verilog xil_defaultlib --include "../../../../CustomPerith.gen/sources_1/bd/mb_design/ipshared/ec67/hdl" --include "../../../../CustomPerith.gen/sources_1/bd/mb_design/ipshared/d0f7" \
"../../../bd/mb_design/ip/mb_design_lmb_bram_0/sim/mb_design_lmb_bram_0.v" \
"../../../bd/mb_design/ip/mb_design_xbar_0/sim/mb_design_xbar_0.v" \
"../../../bd/mb_design/ip/mb_design_microblaze_0_xlconcat_0/sim/mb_design_microblaze_0_xlconcat_0.v" \
"../../../bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0.v" \
"../../../bd/mb_design/ip/mb_design_xlslice_0_1/sim/mb_design_xlslice_0_1.v" \
"../../../bd/mb_design/ip/mb_design_xlslice_1_0/sim/mb_design_xlslice_1_0.v" \
"../../../bd/mb_design/ip/mb_design_xlslice_2_0/sim/mb_design_xlslice_2_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
