# 8-bit Ripple Carry Adder (RCA)

## ğŸ“ Problem Statement
The goal of this project is to design and implement an **8-bit Ripple Carry Adder (RCA)** using Verilog HDL.  
An RCA is a fundamental digital circuit that performs binary addition. It consists of multiple full adders connected in series, where the carry-out of each stage is fed into the carry-in of the next stage.

**Requirements:**
- Add two 8-bit binary numbers with a carry-in.
- Produce an 8-bit sum and a final carry-out.
- Synthesize using the **Nangate45 OpenCell Library**.
- Analyze area, delay, and logic utilization.

---

## ğŸ¯ Design Approach
1. **Full Adder Module**  
   - Inputs: `a`, `b`, `cin`  
   - Outputs: `sum`, `carry`

2. **Ripple Carry Adder Module**  
   - Chains 8 full adders to form the 8-bit RCA.  
   - Propagates carry from LSB to MSB.  

---

## âš™ï¸ Implementation
- **HDL:** Verilog  
- **Synthesis Tool:** Yosys  
- **Technology Library:** Nangate45 OpenCell Library  
- **Simulation Tools:** Icarus Verilog & GTKWave  

### ğŸ“‚ Project Structure
8bit_rca/
â”œâ”€â”€ doc/
â”‚ â”œâ”€â”€ images/ # Waveforms, screenshots
â”‚ â”‚ â””â”€â”€ tb_rca_behav.wcfg
â”‚ â””â”€â”€ schematics/ # Generated schematics
â”‚
â”œâ”€â”€ flow/
â”‚ â”œâ”€â”€ results/ # Synthesis results
â”‚ â”‚ â”œâ”€â”€ netlist.v
â”‚ â”‚ â”œâ”€â”€ netlist_stat.txt
â”‚ â”‚ â”œâ”€â”€ rca_schematic.dot
â”‚ â”‚ â””â”€â”€ rca_schematic.png
â”‚ â”œâ”€â”€ rtl/ # RTL sources
â”‚ â”‚ â””â”€â”€ 8bitrca.v
â”‚ â””â”€â”€ yosys/ # Yosys synthesis scripts
â”‚ â””â”€â”€ synth.ys
â”‚
â”œâ”€â”€ uvm/ # UVM testbench structure
â”‚ â”œâ”€â”€ agent/
â”‚ â”œâ”€â”€ design/
â”‚ â”œâ”€â”€ driver/
â”‚ â”œâ”€â”€ env/
â”‚ â”œâ”€â”€ generator/
â”‚ â”œâ”€â”€ interface/
â”‚ â”œâ”€â”€ monitor/
â”‚ â”œâ”€â”€ scoreboard/
â”‚ â”œâ”€â”€ test/
â”‚ â”œâ”€â”€ testbench/
â”‚ â””â”€â”€ transaction/
â”‚
â””â”€â”€ README.md


---

## âš™ï¸ Tools Used
- **HDL:** Verilog  
- **Verification:** SystemVerilog UVM  
- **Synthesis:** Yosys + Nangate45 OpenCell Library  
- **Simulation:** Icarus Verilog, GTKWave  
- **Schematic Visualization:** Graphviz/Xdot  

---

## ğŸš€ How to Run

### 1. RTL Simulation
```bash
cd flow/rtl
iverilog -o simv 8bitrca.v ../testbench/tb_8bitrca.v
./simv
gtkwave dump.vcd
cd flow
yosys yosys/synth.ys
