{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716455143510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716455143511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 16:05:43 2024 " "Processing started: Thu May 23 16:05:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716455143511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716455143511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex1 -c ex1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex1 -c ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716455143511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716455145103 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716455145104 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting an identifier (\"output\" is a reserved keyword ) ex1.v(5) " "Verilog HDL syntax error at ex1.v(5) near text: \"output\";  expecting an identifier (\"output\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ex1.v" "" { Text "C:/Users/Admin/Pictures/DSD/Lab6/ex1.v" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1716455162724 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ex1.v(19) " "Verilog HDL Module Instantiation warning at ex1.v(19): ignored dangling comma in List of Port Connections" {  } { { "ex1.v" "" { Text "C:/Users/Admin/Pictures/DSD/Lab6/ex1.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716455162724 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \";\" ex1.v(19) " "Verilog HDL syntax error at ex1.v(19) near text: \".\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ex1.v" "" { Text "C:/Users/Admin/Pictures/DSD/Lab6/ex1.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1716455162724 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  ex1.v(19) " "Verilog HDL syntax error at ex1.v(19) near text: \")\"; mismatched closing parenthesis . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ex1.v" "" { Text "C:/Users/Admin/Pictures/DSD/Lab6/ex1.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1716455162724 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ex1 ex1.v(1) " "Ignored design unit \"ex1\" at ex1.v(1) due to previous errors" {  } { { "ex1.v" "" { Text "C:/Users/Admin/Pictures/DSD/Lab6/ex1.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1716455162725 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Control ex1.v(25) " "Ignored design unit \"Control\" at ex1.v(25) due to previous errors" {  } { { "ex1.v" "" { Text "C:/Users/Admin/Pictures/DSD/Lab6/ex1.v" 25 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1716455162725 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Program_Counter ex1.v(56) " "Ignored design unit \"Program_Counter\" at ex1.v(56) due to previous errors" {  } { { "ex1.v" "" { Text "C:/Users/Admin/Pictures/DSD/Lab6/ex1.v" 56 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1716455162725 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Adder32Bit ex1.v(69) " "Ignored design unit \"Adder32Bit\" at ex1.v(69) due to previous errors" {  } { { "ex1.v" "" { Text "C:/Users/Admin/Pictures/DSD/Lab6/ex1.v" 69 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1716455162725 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu ex1.v(79) " "Ignored design unit \"alu\" at ex1.v(79) due to previous errors" {  } { { "ex1.v" "" { Text "C:/Users/Admin/Pictures/DSD/Lab6/ex1.v" 79 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1716455162725 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"x10\";  expecting \";\" ex1.v(124) " "Verilog HDL syntax error at ex1.v(124) near text: \"x10\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ex1.v" "" { Text "C:/Users/Admin/Pictures/DSD/Lab6/ex1.v" 124 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1716455162725 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"x22\";  expecting \";\" ex1.v(125) " "Verilog HDL syntax error at ex1.v(125) near text: \"x22\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ex1.v" "" { Text "C:/Users/Admin/Pictures/DSD/Lab6/ex1.v" 125 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1716455162725 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"x21\";  expecting \";\" ex1.v(126) " "Verilog HDL syntax error at ex1.v(126) near text: \"x21\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ex1.v" "" { Text "C:/Users/Admin/Pictures/DSD/Lab6/ex1.v" 126 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1716455162725 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"x77\";  expecting \";\" ex1.v(127) " "Verilog HDL syntax error at ex1.v(127) near text: \"x77\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ex1.v" "" { Text "C:/Users/Admin/Pictures/DSD/Lab6/ex1.v" 127 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1716455162725 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"x99\";  expecting \";\" ex1.v(128) " "Verilog HDL syntax error at ex1.v(128) near text: \"x99\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ex1.v" "" { Text "C:/Users/Admin/Pictures/DSD/Lab6/ex1.v" 128 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1716455162725 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"x55\";  expecting \";\" ex1.v(129) " "Verilog HDL syntax error at ex1.v(129) near text: \"x55\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ex1.v" "" { Text "C:/Users/Admin/Pictures/DSD/Lab6/ex1.v" 129 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1716455162725 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"x55\";  expecting \";\" ex1.v(130) " "Verilog HDL syntax error at ex1.v(130) near text: \"x55\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ex1.v" "" { Text "C:/Users/Admin/Pictures/DSD/Lab6/ex1.v" 130 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1716455162726 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Register_File ex1.v(111) " "Ignored design unit \"Register_File\" at ex1.v(111) due to previous errors" {  } { { "ex1.v" "" { Text "C:/Users/Admin/Pictures/DSD/Lab6/ex1.v" 111 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1716455162726 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ex1.v(171) " "Verilog HDL warning at ex1.v(171): extended using \"x\" or \"z\"" {  } { { "ex1.v" "" { Text "C:/Users/Admin/Pictures/DSD/Lab6/ex1.v" 171 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1716455162726 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Data_Memory ex1.v(164) " "Ignored design unit \"Data_Memory\" at ex1.v(164) due to previous errors" {  } { { "ex1.v" "" { Text "C:/Users/Admin/Pictures/DSD/Lab6/ex1.v" 164 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1716455162726 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Sign_Extension_16_to_8 ex1.v(185) " "Ignored design unit \"Sign_Extension_16_to_8\" at ex1.v(185) due to previous errors" {  } { { "ex1.v" "" { Text "C:/Users/Admin/Pictures/DSD/Lab6/ex1.v" 185 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1716455162726 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Mux_32_bit ex1.v(191) " "Ignored design unit \"Mux_32_bit\" at ex1.v(191) due to previous errors" {  } { { "ex1.v" "" { Text "C:/Users/Admin/Pictures/DSD/Lab6/ex1.v" 191 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1716455162726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex1.v 0 0 " "Found 0 design units, including 0 entities, in source file ex1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716455162727 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/Pictures/DSD/Lab6/output_files/ex1.map.smsg " "Generated suppressed messages file C:/Users/Admin/Pictures/DSD/Lab6/output_files/ex1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716455162766 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716455162911 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 23 16:06:02 2024 " "Processing ended: Thu May 23 16:06:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716455162911 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716455162911 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716455162911 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716455162911 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716455163536 ""}
