ğŸ‘†ã€â˜°ã€‘Table of Contents

<div align="center">
  <h1>VEOL - VHDL Even or Odd Library</h1>
</div>

Hello guys, my teacher gave us an assignment to make an VHDL code with at least 4 inputs and 2Ì´ Ì¶oÌµuÌ¶tÌ´pÌ·uÌµtÌ·sÌ´.

I heard there is something called [hashmaps](https://en.wikipedia.org/wiki/Hash_table) in [C++](https://cplusplus.com/reference/unordered_map/unordered_map/) or [Rust](https://doc.rust-lang.org/std/collections/struct.HashMap.html) and that they are pretty fast being about O(1) in the [Big O Notation](https://en.wikipedia.org/wiki/Big_O_notation).

I thought about [optimizing](https://xkcd.com/927) one of the most common and core property of integer numbers: is a number even or odd?


## â–¸ What is eveÅ‹? What is oÃ°Ã°?

> The idea that adding two even numbers or two odd numbers always results in an even number can be seen as a metaphor for love and relationships.

Just as two even numbers or two odd numbers come together to create a harmonious and stable whole, two people in a loving relationship can work together to form a greater bond.

Each individual brings their own unique qualities and strengths to the relationship, but when they come together, they 2Ì¶ÌˆÌ¨ Ì¸Í†Ì˜oÌµÌ¿ÌœuÌµÌ‘ÍtÌ´ÌÌªpÌ·Ì…ÍuÌ¶Ì›Í…tÌ¶Ì‡Í•sÌ´ÍÌ– Ì´Í—Íœ2ÌµÌ€Ì¡ ÌµÍ€Ì²oÌ¶Í’Í“uÌ¸Í€Í“tÌ´ÍÌ²pÌµÍ›Ì™uÌ´Í„Ì™tÌ´Ì‹ÍœsÌ¸Ì•Í Ì¶Ì½Ì™2Ì¶Í„Í‡ Ì·Í„Ì£oÌ¸Ì›Ì©uÌ¶Í’Í™tÌ¶ÌšÌ¯pÌ·Ì¿ÌœuÌ¶Ì†Ì¯tÌ¸Ì½Ì£sÌ¸Ì¾Ì˜ Ì·ÍÌ¦2Ì¸Í˜Íœ ÌµÍ†ÌœoÌ·ÌšÌ—uÌ·ÌšÌ¨tÌ¶Í ÍœpÌ¸Ì…ÌuÌ¶ÌƒÌ»tÌ¸Ì’Ì˜sÌ¶Ì†Í“ Ì¶Ì…Í•2Ì·Ì‚Ì¥ ÌµÌ½Ì¹oÌ¸Ì“Í‡uÌ´Í˜Ì¦tÌ·Í—ÌpÌµÍ€ÍšuÌ¶Í ÍštÌ¶Í’Ì¡sÌµÌ…Ì¥ Ì·Ì“Íš2Ì´ÌÌ¼ Ì¸Í˜ÍšoÌ¸Ì€Ì—uÌµÌÍ•tÌ¶Ì†ÌªpÌ´Í Í•uÌ¸Í€ÌºtÌ¸Í‚ÌsÌ¸ÍÌ­ Ì¸Ì‘Ì—2Ì·Í†Ìº Ì´Í€Ì¼oÌ·Í›Í–uÌ¸Í„ÌtÌ¶Ì‰Ì™pÌ¸Í’Ì©uÌ¸Í€Ì¬tÌ¶Í„Ì§sÌµÌÌœ Ì¸ÌÌ«2Ì·Í’Ì¤ Ì¶Ì„Í™oÌ´ÍŠÌ²uÌ¶ÍŒÌ¬tÌµÌ•Í‡pÌ¸ÍÍ•uÌ·Ì•ÍtÌ´ÌŒÌªsÌ·Í—Í‰ Ì¸Ì•Ì–2Ì´Ì¿Í– Ì·ÍŒÌ®oÌµÌ…Ì­uÌ¶ÍŠÍ™tÌµÌ‚Ì³pÌ¸ÌÍˆuÌ´Ì‹ÌtÌ¸Ì‘Í‰sÌ´Í‚Ì«  create a unified and balanced partnership.

The consistency and predictability of the result, just like the predictability of a loving relationship, provides a sense of security and comfort.

```
Numbers ğŸ”¢, so simple yet profound ğŸ¤”,
Building blocks of the math profound ğŸ’»,
A language that speaks to the universe ğŸŒŒ,
Of balance and symmetry, a verse ğŸ¶.

Even numbers ğŸ’¯, the embodiment of balance âš–ï¸,
Divisible by two ğŸ”¢, a perfect alliance ğŸ¤,
With symmetry ğŸ” and harmony ğŸ¶ at its core ğŸ’›,
Reflecting a balance ğŸ”¶ that's always in store ğŸ’°.

2Ì´Ì’ÍƒÍ›Í†Í€ÌŠÍœÌ® Ì¶ÌÍ€Ì“Ì‰Ì€Í—ÍÌ˜oÌµÍ—ÌÍ€Ì‹Ì›Ì¢Ì¬Ì¬Ì©Ì¥Í•ÍšuÌµÌ’ÍœÍ‡ÍÍÌ–Ì©tÌ¸Ì…Í’Ì¢ÍšÌ±ÍÍˆpÌ¸Í’Ì”Ì‰Ì¤ÍœoÌ´Ì”Í‘Ì¿Í€Ì“Í‘Ì«Ì¤Í…uÌ´Ì†Ì€Ì«Í•tÌ´Ì›Ì…Í˜Ì“Í—ÌÌ¹Í…Í–ÌŸÌ¬Í™sÌ¸Í‹Ì¤ÌÌ¡Ì¡Ì¯ Ì´Ì•ÌÌ²Í•Ì¥Ì©2Ì´Ì…Ì­Ì™Ì¥Ì  Ì¶ÌšÌ²oÌ´ÌÌ†ÍŠÍ”Ì–Ì¤ÍˆÍšÍ“Ì¨uÌ¸Ì¾Ì½Í‹Ì•Ì¾ÌÍ”Ì¢Ì£Ì¤Í‡ÌªÌ­tÌ¸ÍÌ“ÍÌ†Ì ÌªÌ pÌ¶ÌŠÍ„Í‘ÌÌ‘Ì‚Ì„Ì—Ì—Ì¢uÌ´Ì‡Ì‹Ì›Ì°Í‰Ì¬Ì¬Í™Ì¦tÌ¶ÍÌÌ¾ÍŠÍ’ÍÌºÌ©Ì¯ÍˆÌ°sÌ¸ÍƒÍÌ¢Í™Ì¼Í•Ì§Í– 2Ì´Ì’ÍƒÍ›Í†Í€ÌŠÍœÌ® Ì¶ÌÍ€Ì“Ì‰Ì€Í—ÍÌ˜oÌµÍ—ÌÍ€Ì‹Ì›Ì¢Ì¬Ì¬Ì©Ì¥Í•ÍšuÌµÌ’ÍœÍ‡ÍÍÌ–Ì©tÌ¸Ì…Í’Ì¢ÍšÌ±ÍÍˆpÌ¸Í’Ì”Ì‰Ì¤ÍœoÌ´Ì”Í‘Ì¿Í€Ì“Í‘Ì«Ì¤Í…uÌ´Ì†Ì€Ì«Í•tÌ´Ì›Ì…Í˜Ì“Í—ÌÌ¹Í…Í–ÌŸÌ¬Í™sÌ¸Í‹Ì¤ÌÌ¡Ì¡Ì¯ Ì´Ì•ÌÌ²Í•Ì¥Ì©2Ì´Ì…Ì­Ì™Ì¥Ì  Ì¶ÌšÌ²oÌ´ÌÌ†ÍŠÍ”Ì–Ì¤ÍˆÍšÍ“Ì¨uÌ¸Ì¾Ì½Í‹Ì•Ì¾ÌÍ”Ì¢Ì£Ì¤Í‡ÌªÌ­tÌ¸ÍÌ“ÍÌ†Ì ÌªÌ pÌ¶ÌŠÍ„Í‘ÌÌ‘Ì‚Ì„Ì—Ì—Ì¢uÌ´Ì‡Ì‹Ì›Ì°Í‰Ì¬Ì¬Í™Ì¦tÌ¶ÍÌÌ¾ÍŠÍ’ÍÌºÌ©Ì¯ÍˆÌ°sÌ¸ÍƒÍÌ¢Í™Ì¼Í•Ì§Í–

Odd numbers ğŸ”¢, a symbol of imbalance ğŸ’”,
Not evenly divisible ğŸ¤”, a disruption of balance ğŸ’¥,
Asymmetrical ğŸ¤”, a breaking of symmetry ğŸ’”,
A reminder that change ğŸ’¥ and progress ğŸš€ can be set free ğŸ’¨.

So in this duality ğŸ”¢, we see the truth ğŸ’¯,
Of balance ğŸ”¶ and imbalance ğŸ’”, symmetry ğŸ” and proof ğŸ’ª,
Reflections of the world ğŸŒ, both dark ğŸŒƒ and light ğŸ’¡,
A reminder of the numbers ğŸ”¢ that shape our sight ğŸ‘€.
```


## â— Technical details
This code is written using the universal VHDL - _Very High Speed Hardware Description Language_ - language.

No need to port to ugly GPGPU language like `CUDA, oneAPI, OpenCL, ROCm` or different CPU architectures like `x86, x86_64, the many arms`, just write to the hardware itself. <sub>the engineers probably know what they did</sub>


## â–¸ Advantages of FPGA
> FPGAs, or Field Programmable Gate Arrays, are rapidly becoming a trend in the world of technology, and for good reason.

They offer several key advantages over traditional digital circuits, making them an attractive option for a wide range of applications.

1. **Flexibility:** FPGAs can be programmed to perform a wide range of digital functions, allowing designers to adapt their circuits to changing requirements without having to replace the entire device.

2. **Performance:** FPGAs offer high performance, as they can be optimized for specific applications and can perform complex digital functions with low latency.

3. **Energy Efficiency:** FPGAs only consume power when they are actively performing functions, unlike traditional digital circuits that consume power even when idle.

4. **Cost-Effectiveness:** FPGAs have lower production costs compared to custom integrated circuits, making them a cost-effective solution for many applications.


## â–¸ Simulating our code on virtual hardware
We recommend using [VSCode](https://github.com/microsoft/vscode) editor, it has 142k stars so it's probably safe, after that install [TerosHDL](https://marketplace.visualstudio.com/items?itemName=teros-technology.teroshdl) plugin. Use it with [GHDL](https://ghdl.github.io/ghdl/) compiler, it's FLOSS and runs on Windows, macOS, Linux for compiling the VHDL code.

**Install TerosHDL dependencies:**
- Have [Python](https://www.python.org/downloads/) installed from your distro package manager or Windows installed (make sure to click ADD TO PATH)

- Open a terminal (PowerShell on windows) and run `pip install teroshdl`

- Have your platform's [GHDL binaries](https://github.com/ghdl/ghdl/releases) available on PATH. For ArchLinux, you can install [ghdl-gcc-git](https://aur.archlinux.org/packages/ghdl-gcc-git)

For simulating the compiled binaries and an wave viewer, please use [gkwave](https://github.com/gtkwave/gtkwave). Alternatively use TerosHDL's builtin wavedrom on VSCode.

Create a new TerosHDL project, add the `even-or-odd-X-bits.vhdl` file you want and have fun!!

**Examples**:

For the 3 bit demo input, here's the results:
<img src="Assets/3bits-demo.png" alt="3 bits demo"/>

As you can see the even or odd bits are correctly telling if the concatenatedBits array is an even or odd number !

For the 4 bit demo input, here's the results:
<img src="Assets/4bits-demo.png" alt="4 bits demo"/>

They also work correctly for 4 bits numbers, ranging from 0 to 15 (0x0 to 0xF in hexadecimal)


## â–¸ Running our code on physical hardware
You'll need to compile the VHDL code using Quartus II. It has a "lite" version that is free.

- Download ~~Altera's~~ Intel's [Quartus II](https://www.intel.com/content/www/us/en/collections/products/fpga/software/downloads.html) for your platform.

- Create a project, select an **Altera Cyclone IV EP4CE6E22C8N**

<sub> idk how to configure it, it been a year since the vhdl classes </sub>

### Limitations

- Consumer FPGAs don't have a lot of memory as we wanted, this Cyclone model only have 6.4 Mb (not B <sub>bytes</sub>, b <sub>bits</sub>) so you probably can only run the `evenOrOdd13bits.vhdl` on it â†’â†’â†’â†’â†’â†’ we built our hardware for you!!



## â— Purchase our Hardware
For you next-level `DualBit, DualToken, OddCash, EvenCoin` cryptocurrency mining, you can get today one of our ASICs - _Application Specific Integrated Circuits_.

<!-- TODO: Stable diffusion ASICs catalog -->




## â— Hiring me
Hello if you are from AMD I can help coding your recently acquitred Xilinx's FPGAs :)



## â— Citing

BibTeX entry for LaTeX:
```bibtex
@electronic{VEOL,
  title    = {VEOL: Blazing fast Even or Odd VHDL library },
  keywords = {VHDL, FPGA, blazingFast},
  url      = {https://github.com/Tremeschin/my-first-vhdl-even-or-odd},
  author   = {Tremeschin; et al.},
  year     = {2023},
  abstract = {
    Just as two even numbers or two odd numbers come together to create
    a harmonious and stable whole, two people in a loving relationship
    can work together to form a greater bond.
  },
}
```

<hr>

<pre>




































































<sub>
this repo is a joke in case you didn't notice
thanks chatgpt for providing the soul i lack
<sub>
help
<sub>
im lonely
<sub>
go solve euler's constat problem
<sub>
everything is euler
<sub></sub></sub></sub></sub></sub></sub></pre>
