{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 18:50:38 2015 " "Info: Processing started: Fri Jun 05 18:50:38 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu_ex -c cpu_ex " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_ex -c cpu_ex" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ir.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_ir " "Info: Found entity 1: reg_ir" {  } { { "reg_ir.v" "" { Text "C:/Users/Takahiro/Dropbox/B4/cpuEx/reg_ir.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Info: Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/Takahiro/Dropbox/B4/cpuEx/testbench.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file phase_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_gen " "Info: Found entity 1: phase_gen" {  } { { "phase_gen.v" "" { Text "C:/Users/Takahiro/Dropbox/B4/cpuEx/phase_gen.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/Takahiro/Dropbox/B4/cpuEx/pc.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2r1w32b8e.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg2r1w32b8e.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg2r1w32b8e " "Info: Found entity 1: reg2r1w32b8e" {  } { { "reg2r1w32b8e.v" "" { Text "C:/Users/Takahiro/Dropbox/B4/cpuEx/reg2r1w32b8e.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1r1w32b1e.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg1r1w32b1e.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg1r1w32b1e " "Info: Found entity 1: reg1r1w32b1e" {  } { { "reg1r1w32b1e.v" "" { Text "C:/Users/Takahiro/Dropbox/B4/cpuEx/reg1r1w32b1e.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ir cpu_ex.v(23) " "Error (10149): Verilog HDL Declaration error at cpu_ex.v(23): identifier \"ir\" is already declared in the present scope" {  } { { "cpu_ex.v" "" { Text "C:/Users/Takahiro/Dropbox/B4/cpuEx/cpu_ex.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cpu_ex cpu_ex.v(4) " "Error (10112): Ignored design unit \"cpu_ex\" at cpu_ex.v(4) due to previous errors" {  } { { "cpu_ex.v" "" { Text "C:/Users/Takahiro/Dropbox/B4/cpuEx/cpu_ex.v" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_ex.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file cpu_ex.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/Takahiro/Dropbox/B4/cpuEx/adder.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Error: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 05 18:50:39 2015 " "Error: Processing ended: Fri Jun 05 18:50:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
