#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May 18 16:04:45 2023
# Process ID: 15220
# Current directory: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31504 C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.xpr
# Log file: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/vivado.log
# Journal file: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.xpr}
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/.Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1006.258 ; gain = 0.000
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
Reading block design file <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:module_ref:digilent_jstk2:1.0 - digilent_jstk2_0
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
Adding component instance block -- xilinx.com:module_ref:Debouncer:1.0 - Debouncer_0
Adding component instance block -- xilinx.com:module_ref:Debouncer:1.0 - Debouncer_1
Adding component instance block -- DigiLAB:ip:axi4stream_spi_master:1.0 - axi4stream_spi_master_1
Adding component instance block -- DigiLAB:ip:axis_dual_i2s:1.0 - axis_dual_i2s_1
Adding component instance block -- xilinx.com:module_ref:MuteController:1.0 - MuteController_0
Adding component instance block -- xilinx.com:module_ref:LedController:1.0 - LedController_0
Adding component instance block -- xilinx.com:module_ref:EdgeDetector:1.0 - EdgeDetector_0
Adding component instance block -- xilinx.com:module_ref:EdgeDetector:1.0 - EdgeDetector_1
Adding component instance block -- xilinx.com:module_ref:MovingAverageFilter:1.0 - MovingAverageFilter_0
Adding component instance block -- xilinx.com:module_ref:VolumeController:1.0 - VolumeController_0
Successfully read diagram <BlockDesign> from block design file <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd>
open_bd_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:52 . Memory (MB): peak = 1006.258 ; gain = 0.000
update_compile_order -fileset sources_1
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
close [ open {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd} w ]
add_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd}}
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets digilent_jstk2_0_jstk_y] [get_bd_intf_nets VolumeController_0_M_AXIS] [get_bd_intf_nets MovingAverageFilter_0_M_AXIS] [get_bd_cells VolumeController_0]
delete_bd_objs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1006.258 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
update_compile_order -fileset sources_1
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
delete_bd_objs [get_bd_intf_nets axis_dual_i2s_1_m_axis] [get_bd_cells MovingAverageFilter_0]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
delete_bd_objs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1006.258 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
update_compile_order -fileset sources_1
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
create_bd_cell -type module -reference MobileMean MobileMean_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
set_property location {6.5 1784 -486} [get_bd_cells MobileMean_0]
set_property location {9 2646 -510} [get_bd_cells axis_dual_i2s_1]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
undo
INFO: [Common 17-17] undo 'set_property location {9 2646 -510} [get_bd_cells axis_dual_i2s_1]'
undo
INFO: [Common 17-17] undo 'set_property location {6.5 1784 -486} [get_bd_cells MobileMean_0]'
undo
INFO: [Common 17-17] undo 'create_bd_cell -type module -reference MobileMean MobileMean_0'
set_property location {9 2678 -436} [get_bd_cells axis_dual_i2s_1]
set_property location {8 2660 -457} [get_bd_cells axis_dual_i2s_1]
set_property location {8 2675 -399} [get_bd_cells axis_dual_i2s_1]
set_property location {8 2672 -371} [get_bd_cells axis_dual_i2s_1]
set_property location {8 2672 -339} [get_bd_cells axis_dual_i2s_1]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
create_bd_cell -type module -reference MobileMean MobileMean_0
set_property location {6.5 1888 -526} [get_bd_cells MobileMean_0]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
connect_bd_intf_net [get_bd_intf_pins MobileMean_0/M_AXIS] [get_bd_intf_pins MuteController_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins axis_dual_i2s_1/m_axis] [get_bd_intf_pins MobileMean_0/S_AXIS]
connect_bd_net [get_bd_pins MobileMean_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins MobileMean_0/aresetn] [get_bd_pins proc_sys_reset_1/peripheral_aresetn]
connect_bd_net [get_bd_pins MobileMean_0/filter_enable] [get_bd_pins EdgeDetector_1/output_signal]
save_bd_design
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
generate_target all [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
CRITICAL WARNING: [BD 41-967] AXI interface pin /MuteController_0/s_axis is not associated to any clock pin. It may not work correctly.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block MobileMean_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
launch_runs BlockDesign_MobileMean_0_1_synth_1
[Thu May 18 16:22:47 2023] Launched BlockDesign_MobileMean_0_1_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_MobileMean_0_1_synth_1/runme.log
wait_on_run BlockDesign_MobileMean_0_1_synth_1
[Thu May 18 16:22:47 2023] Waiting for BlockDesign_MobileMean_0_1_synth_1 to finish...
[Thu May 18 16:22:52 2023] Waiting for BlockDesign_MobileMean_0_1_synth_1 to finish...
[Thu May 18 16:22:57 2023] Waiting for BlockDesign_MobileMean_0_1_synth_1 to finish...
[Thu May 18 16:23:02 2023] Waiting for BlockDesign_MobileMean_0_1_synth_1 to finish...
[Thu May 18 16:23:12 2023] Waiting for BlockDesign_MobileMean_0_1_synth_1 to finish...
[Thu May 18 16:23:22 2023] Waiting for BlockDesign_MobileMean_0_1_synth_1 to finish...
[Thu May 18 16:23:33 2023] Waiting for BlockDesign_MobileMean_0_1_synth_1 to finish...
[Thu May 18 16:23:43 2023] Waiting for BlockDesign_MobileMean_0_1_synth_1 to finish...

*** Running vivado
    with args -log BlockDesign_MobileMean_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BlockDesign_MobileMean_0_1.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source BlockDesign_MobileMean_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.cache/ip 
Command: synth_design -top BlockDesign_MobileMean_0_1 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'BlockDesign_MobileMean_0_1' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14384
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.594 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BlockDesign_MobileMean_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MobileMean_0_1/synth/BlockDesign_MobileMean_0_1.vhd:72]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MobileMean' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:9' bound to instance 'U0' of component 'MobileMean' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MobileMean_0_1/synth/BlockDesign_MobileMean_0_1.vhd:119]
INFO: [Synth 8-638] synthesizing module 'MobileMean' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MobileMean' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'BlockDesign_MobileMean_0_1' (2#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MobileMean_0_1/synth/BlockDesign_MobileMean_0_1.vhd:72]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1002.594 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1002.594 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1002.594 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1002.594 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1011.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1011.359 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1011.359 ; gain = 8.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1011.359 ; gain = 8.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1011.359 ; gain = 8.766
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MobileMean'
WARNING: [Synth 8-327] inferring latch for variable 'S_AXIS_TREADY_reg' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:77]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 receive |                               00 |                               00
                  send_l |                               01 |                               01
                  send_r |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'MobileMean'
WARNING: [Synth 8-327] inferring latch for variable 'M_AXIS_TDATA_reg' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'M_AXIS_TLAST_reg' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:80]
WARNING: [Synth 8-327] inferring latch for variable 'M_AXIS_TVALID_reg' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:74]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1011.359 ; gain = 8.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   29 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 2     
	               24 Bit    Registers := 65    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1011.359 ; gain = 8.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 1011.359 ; gain = 8.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1011.359 ; gain = 8.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1011.359 ; gain = 8.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1011.359 ; gain = 8.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1011.359 ; gain = 8.766
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[23] with 1st driver pin 'U0/M_AXIS_TDATA_reg[23]__0/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[23] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[23]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[22] with 1st driver pin 'U0/M_AXIS_TDATA_reg[22]__0/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[22] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[22]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[21] with 1st driver pin 'U0/M_AXIS_TDATA_reg[21]__0/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[21] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[21]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[20] with 1st driver pin 'U0/M_AXIS_TDATA_reg[20]__0/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[20] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[20]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[19] with 1st driver pin 'U0/M_AXIS_TDATA_reg[19]__0/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[19] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[19]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[18] with 1st driver pin 'U0/M_AXIS_TDATA_reg[18]__0/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[18] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[18]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[17] with 1st driver pin 'U0/M_AXIS_TDATA_reg[17]__0/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[17] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[17]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[16] with 1st driver pin 'U0/M_AXIS_TDATA_reg[16]__0/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[16] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[16]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[15] with 1st driver pin 'U0/M_AXIS_TDATA_reg[15]__0/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[15] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[15]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[14] with 1st driver pin 'U0/M_AXIS_TDATA_reg[14]__0/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[14] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[14]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[13] with 1st driver pin 'U0/M_AXIS_TDATA_reg[13]__0/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[13] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[13]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[12] with 1st driver pin 'U0/M_AXIS_TDATA_reg[12]__0/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[12] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[12]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[11] with 1st driver pin 'U0/M_AXIS_TDATA_reg[11]__0/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[11] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[11]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[10] with 1st driver pin 'U0/M_AXIS_TDATA_reg[10]__0/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[10] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[10]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[9] with 1st driver pin 'U0/M_AXIS_TDATA_reg[9]__0/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[9] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[9]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[8] with 1st driver pin 'U0/M_AXIS_TDATA_reg[8]__0/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[8] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[8]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[7] with 1st driver pin 'U0/M_AXIS_TDATA_reg[7]__0/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[7] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[7]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[6] with 1st driver pin 'U0/M_AXIS_TDATA_reg[6]__0/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[6] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[6]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[5] with 1st driver pin 'U0/M_AXIS_TDATA_reg[5]__0/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[5] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[5]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[4] with 1st driver pin 'U0/M_AXIS_TDATA_reg[4]__0/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[4] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[4]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[3] with 1st driver pin 'U0/M_AXIS_TDATA_reg[3]__0/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[3] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[3]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[2] with 1st driver pin 'U0/M_AXIS_TDATA_reg[2]__0/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[2] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[2]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[1] with 1st driver pin 'U0/M_AXIS_TDATA_reg[1]__0/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[1] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[1]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:109]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[0] with 1st driver pin 'U0/M_AXIS_TDATA_reg[0]__0/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[0] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[0]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:109]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       24|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1011.359 ; gain = 8.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1011.359 ; gain = 8.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1011.359 ; gain = 8.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1011.359 ; gain = 8.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|BlockDesign_MobileMean_0_1 | U0/mem_R_reg[31][23] | 32     | 24    | NO           | NO                 | YES               | 0      | 24      | 
|BlockDesign_MobileMean_0_1 | U0/mem_L_reg[31][23] | 32     | 24    | NO           | NO                 | YES               | 0      | 24      | 
+---------------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    16|
|2     |LUT2    |    12|
|3     |LUT3    |    74|
|4     |LUT4    |     5|
|5     |LUT5    |     3|
|6     |LUT6    |    47|
|7     |SRLC32E |    48|
|8     |FDRE    |   159|
|9     |LD      |    27|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1011.359 ; gain = 8.766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 48 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1011.359 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1011.359 ; gain = 8.766
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1011.359 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1011.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  LD => LDCE: 27 instances

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 7 Warnings, 48 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 1011.359 ; gain = 8.766
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_MobileMean_0_1_synth_1/BlockDesign_MobileMean_0_1.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_MobileMean_0_1_synth_1/BlockDesign_MobileMean_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BlockDesign_MobileMean_0_1_utilization_synth.rpt -pb BlockDesign_MobileMean_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 18 16:23:54 2023...
[Thu May 18 16:23:58 2023] BlockDesign_MobileMean_0_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:01:12 . Memory (MB): peak = 1082.035 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: BlockDesign_wrapper
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1473.227 ; gain = 254.523
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BlockDesign_wrapper' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'BlockDesign' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:14' bound to instance 'BlockDesign_i' of component 'BlockDesign' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:81]
INFO: [Synth 8-638] synthesizing module 'BlockDesign' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:45]
INFO: [Synth 8-3491] module 'BlockDesign_Debouncer_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_0_0_stub.vhdl:5' bound to instance 'Debouncer_0' of component 'BlockDesign_Debouncer_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:321]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_Debouncer_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_Debouncer_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_1_0_stub.vhdl:5' bound to instance 'Debouncer_1' of component 'BlockDesign_Debouncer_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:328]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_Debouncer_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_EdgeDetector_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_0_0_stub.vhdl:5' bound to instance 'EdgeDetector_0' of component 'BlockDesign_EdgeDetector_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:335]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_EdgeDetector_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_EdgeDetector_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_1_0_stub.vhdl:5' bound to instance 'EdgeDetector_1' of component 'BlockDesign_EdgeDetector_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:342]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_EdgeDetector_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_LedController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_LedController_0_0_stub.vhdl:5' bound to instance 'LedController_0' of component 'BlockDesign_LedController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:349]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_LedController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_LedController_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'BlockDesign_MobileMean_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_MobileMean_0_1_stub.vhdl:5' bound to instance 'MobileMean_0' of component 'BlockDesign_MobileMean_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:357]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_MobileMean_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_MobileMean_0_1_stub.vhdl:22]
INFO: [Synth 8-3491] module 'BlockDesign_MuteController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_MuteController_0_0_stub.vhdl:5' bound to instance 'MuteController_0' of component 'BlockDesign_MuteController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:371]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_MuteController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_MuteController_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'BlockDesign_axi4stream_spi_master_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_axi4stream_spi_master_1_0_stub.vhdl:5' bound to instance 'axi4stream_spi_master_1' of component 'BlockDesign_axi4stream_spi_master_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:383]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_axi4stream_spi_master_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_axi4stream_spi_master_1_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'BlockDesign_axis_dual_i2s_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_axis_dual_i2s_1_0_stub.vhdl:5' bound to instance 'axis_dual_i2s_1' of component 'BlockDesign_axis_dual_i2s_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:405]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_axis_dual_i2s_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_axis_dual_i2s_1_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'BlockDesign_clk_wiz_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'BlockDesign_clk_wiz_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:428]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_clk_wiz_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'BlockDesign_digilent_jstk2_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_digilent_jstk2_0_0_stub.vhdl:5' bound to instance 'digilent_jstk2_0' of component 'BlockDesign_digilent_jstk2_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:436]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_digilent_jstk2_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_digilent_jstk2_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'BlockDesign_proc_sys_reset_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'BlockDesign_proc_sys_reset_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:453]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_proc_sys_reset_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'BlockDesign_proc_sys_reset_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_1_0_stub.vhdl:5' bound to instance 'proc_sys_reset_1' of component 'BlockDesign_proc_sys_reset_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:466]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_proc_sys_reset_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_1_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'BlockDesign' (1#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:45]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_io0_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:106]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (2#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_io1_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:113]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_sck_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:120]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_ss_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'BlockDesign_wrapper' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1532.223 ; gain = 313.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1532.223 ; gain = 313.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1532.223 ; gain = 313.520
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Debouncer_0_0/BlockDesign_Debouncer_0_0.dcp' for cell 'BlockDesign_i/Debouncer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Debouncer_1_0/BlockDesign_Debouncer_1_0.dcp' for cell 'BlockDesign_i/Debouncer_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_EdgeDetector_0_0/BlockDesign_EdgeDetector_0_0.dcp' for cell 'BlockDesign_i/EdgeDetector_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_EdgeDetector_1_0/BlockDesign_EdgeDetector_1_0.dcp' for cell 'BlockDesign_i/EdgeDetector_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_LedController_0_0/BlockDesign_LedController_0_0.dcp' for cell 'BlockDesign_i/LedController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MobileMean_0_1/BlockDesign_MobileMean_0_1.dcp' for cell 'BlockDesign_i/MobileMean_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MuteController_0_0/BlockDesign_MuteController_0_0.dcp' for cell 'BlockDesign_i/MuteController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_axi4stream_spi_master_1_0/BlockDesign_axi4stream_spi_master_1_0.dcp' for cell 'BlockDesign_i/axi4stream_spi_master_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_axis_dual_i2s_1_0/BlockDesign_axis_dual_i2s_1_0.dcp' for cell 'BlockDesign_i/axis_dual_i2s_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.dcp' for cell 'BlockDesign_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0.dcp' for cell 'BlockDesign_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.dcp' for cell 'BlockDesign_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.dcp' for cell 'BlockDesign_i/proc_sys_reset_1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1532.223 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_board.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_board.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/constrs_1/new/PINs.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/constrs_1/new/PINs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1650.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1788.086 ; gain = 569.383
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1788.086 ; gain = 706.051
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
refresh_design
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1861.797 ; gain = 17.035
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BlockDesign_wrapper' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'BlockDesign' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:14' bound to instance 'BlockDesign_i' of component 'BlockDesign' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:81]
INFO: [Synth 8-638] synthesizing module 'BlockDesign' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:45]
INFO: [Synth 8-3491] module 'BlockDesign_Debouncer_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_0_0_stub.vhdl:5' bound to instance 'Debouncer_0' of component 'BlockDesign_Debouncer_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:321]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_Debouncer_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_Debouncer_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_1_0_stub.vhdl:5' bound to instance 'Debouncer_1' of component 'BlockDesign_Debouncer_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:328]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_Debouncer_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_EdgeDetector_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_0_0_stub.vhdl:5' bound to instance 'EdgeDetector_0' of component 'BlockDesign_EdgeDetector_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:335]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_EdgeDetector_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_EdgeDetector_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_1_0_stub.vhdl:5' bound to instance 'EdgeDetector_1' of component 'BlockDesign_EdgeDetector_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:342]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_EdgeDetector_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_LedController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_LedController_0_0_stub.vhdl:5' bound to instance 'LedController_0' of component 'BlockDesign_LedController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:349]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_LedController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_LedController_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'BlockDesign_MobileMean_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_MobileMean_0_1_stub.vhdl:5' bound to instance 'MobileMean_0' of component 'BlockDesign_MobileMean_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:357]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_MobileMean_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_MobileMean_0_1_stub.vhdl:22]
INFO: [Synth 8-3491] module 'BlockDesign_MuteController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_MuteController_0_0_stub.vhdl:5' bound to instance 'MuteController_0' of component 'BlockDesign_MuteController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:371]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_MuteController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_MuteController_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'BlockDesign_axi4stream_spi_master_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_axi4stream_spi_master_1_0_stub.vhdl:5' bound to instance 'axi4stream_spi_master_1' of component 'BlockDesign_axi4stream_spi_master_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:383]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_axi4stream_spi_master_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_axi4stream_spi_master_1_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'BlockDesign_axis_dual_i2s_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_axis_dual_i2s_1_0_stub.vhdl:5' bound to instance 'axis_dual_i2s_1' of component 'BlockDesign_axis_dual_i2s_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:405]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_axis_dual_i2s_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_axis_dual_i2s_1_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'BlockDesign_clk_wiz_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'BlockDesign_clk_wiz_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:428]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_clk_wiz_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'BlockDesign_digilent_jstk2_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_digilent_jstk2_0_0_stub.vhdl:5' bound to instance 'digilent_jstk2_0' of component 'BlockDesign_digilent_jstk2_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:436]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_digilent_jstk2_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_digilent_jstk2_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'BlockDesign_proc_sys_reset_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'BlockDesign_proc_sys_reset_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:453]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_proc_sys_reset_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'BlockDesign_proc_sys_reset_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_1_0_stub.vhdl:5' bound to instance 'proc_sys_reset_1' of component 'BlockDesign_proc_sys_reset_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:466]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_proc_sys_reset_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_1_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'BlockDesign' (1#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:45]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_io0_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:106]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (2#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_io1_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:113]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_sck_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:120]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_ss_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'BlockDesign_wrapper' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1924.684 ; gain = 79.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1924.684 ; gain = 79.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1924.684 ; gain = 79.922
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Debouncer_0_0/BlockDesign_Debouncer_0_0.dcp' for cell 'BlockDesign_i/Debouncer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Debouncer_1_0/BlockDesign_Debouncer_1_0.dcp' for cell 'BlockDesign_i/Debouncer_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_EdgeDetector_0_0/BlockDesign_EdgeDetector_0_0.dcp' for cell 'BlockDesign_i/EdgeDetector_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_EdgeDetector_1_0/BlockDesign_EdgeDetector_1_0.dcp' for cell 'BlockDesign_i/EdgeDetector_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_LedController_0_0/BlockDesign_LedController_0_0.dcp' for cell 'BlockDesign_i/LedController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MobileMean_0_1/BlockDesign_MobileMean_0_1.dcp' for cell 'BlockDesign_i/MobileMean_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MuteController_0_0/BlockDesign_MuteController_0_0.dcp' for cell 'BlockDesign_i/MuteController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_axi4stream_spi_master_1_0/BlockDesign_axi4stream_spi_master_1_0.dcp' for cell 'BlockDesign_i/axi4stream_spi_master_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_axis_dual_i2s_1_0/BlockDesign_axis_dual_i2s_1_0.dcp' for cell 'BlockDesign_i/axis_dual_i2s_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.dcp' for cell 'BlockDesign_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0.dcp' for cell 'BlockDesign_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.dcp' for cell 'BlockDesign_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.dcp' for cell 'BlockDesign_i/proc_sys_reset_1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1930.602 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_board.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_board.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/constrs_1/new/PINs.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/constrs_1/new/PINs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 1930.602 ; gain = 131.773
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

launch_runs impl_1 -jobs 6
[Thu May 18 16:30:16 2023] Launched synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Thu May 18 16:30:16 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
update_module_reference BlockDesign_MobileMean_0_1
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_MobileMean_0_1 from MobileMean_v1_0 1.0 to MobileMean_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 1948.508 ; gain = 0.000
generate_target all [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
CRITICAL WARNING: [BD 41-967] AXI interface pin /MuteController_0/s_axis is not associated to any clock pin. It may not work correctly.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block MobileMean_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
launch_runs BlockDesign_MobileMean_0_1_synth_1
[Thu May 18 17:27:33 2023] Launched BlockDesign_MobileMean_0_1_synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_MobileMean_0_1_synth_1/runme.log
wait_on_run BlockDesign_MobileMean_0_1_synth_1
[Thu May 18 17:27:33 2023] Waiting for BlockDesign_MobileMean_0_1_synth_1 to finish...
[Thu May 18 17:27:38 2023] Waiting for BlockDesign_MobileMean_0_1_synth_1 to finish...
[Thu May 18 17:27:43 2023] Waiting for BlockDesign_MobileMean_0_1_synth_1 to finish...
[Thu May 18 17:27:49 2023] Waiting for BlockDesign_MobileMean_0_1_synth_1 to finish...
[Thu May 18 17:27:59 2023] Waiting for BlockDesign_MobileMean_0_1_synth_1 to finish...
[Thu May 18 17:28:09 2023] Waiting for BlockDesign_MobileMean_0_1_synth_1 to finish...
[Thu May 18 17:28:19 2023] Waiting for BlockDesign_MobileMean_0_1_synth_1 to finish...
[Thu May 18 17:28:30 2023] Waiting for BlockDesign_MobileMean_0_1_synth_1 to finish...
[Thu May 18 17:28:50 2023] Waiting for BlockDesign_MobileMean_0_1_synth_1 to finish...

*** Running vivado
    with args -log BlockDesign_MobileMean_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BlockDesign_MobileMean_0_1.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source BlockDesign_MobileMean_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.cache/ip 
Command: synth_design -top BlockDesign_MobileMean_0_1 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'BlockDesign_MobileMean_0_1' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23164
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BlockDesign_MobileMean_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MobileMean_0_1/synth/BlockDesign_MobileMean_0_1.vhd:72]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MobileMean' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:9' bound to instance 'U0' of component 'MobileMean' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MobileMean_0_1/synth/BlockDesign_MobileMean_0_1.vhd:119]
INFO: [Synth 8-638] synthesizing module 'MobileMean' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:43]
	Parameter AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter AVERAGING_WINDOW_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MobileMean' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'BlockDesign_MobileMean_0_1' (2#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MobileMean_0_1/synth/BlockDesign_MobileMean_0_1.vhd:72]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1002.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1002.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1002.066 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1002.066 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1002.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1002.066 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1002.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1002.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1002.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MobileMean'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 receive |                              001 |                               00
                  send_l |                              010 |                               01
                  send_r |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MobileMean'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1002.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   29 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 2     
	               24 Bit    Registers := 66    
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input   24 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1002.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1002.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1002.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1002.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1002.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1002.066 ; gain = 0.000
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[23] with 1st driver pin 'M_AXIS_TDATA[23]_INST_0/O' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[23] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[23]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[22] with 1st driver pin 'M_AXIS_TDATA[22]_INST_0/O' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[22] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[22]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[21] with 1st driver pin 'M_AXIS_TDATA[21]_INST_0/O' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[21] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[21]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[20] with 1st driver pin 'M_AXIS_TDATA[20]_INST_0/O' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[20] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[20]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[19] with 1st driver pin 'M_AXIS_TDATA[19]_INST_0/O' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[19] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[19]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[18] with 1st driver pin 'M_AXIS_TDATA[18]_INST_0/O' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[18] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[18]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[17] with 1st driver pin 'M_AXIS_TDATA[17]_INST_0/O' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[17] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[17]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[16] with 1st driver pin 'M_AXIS_TDATA[16]_INST_0/O' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[16] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[16]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[15] with 1st driver pin 'M_AXIS_TDATA[15]_INST_0/O' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[15] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[15]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[14] with 1st driver pin 'M_AXIS_TDATA[14]_INST_0/O' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[14] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[14]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[13] with 1st driver pin 'M_AXIS_TDATA[13]_INST_0/O' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[13] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[13]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[12] with 1st driver pin 'M_AXIS_TDATA[12]_INST_0/O' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[12] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[12]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[11] with 1st driver pin 'M_AXIS_TDATA[11]_INST_0/O' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[11] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[11]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[10] with 1st driver pin 'M_AXIS_TDATA[10]_INST_0/O' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[10] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[10]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[9] with 1st driver pin 'M_AXIS_TDATA[9]_INST_0/O' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[9] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[9]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[8] with 1st driver pin 'M_AXIS_TDATA[8]_INST_0/O' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[8] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[8]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[7] with 1st driver pin 'M_AXIS_TDATA[7]_INST_0/O' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[7] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[7]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[6] with 1st driver pin 'M_AXIS_TDATA[6]_INST_0/O' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[6] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[6]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[5] with 1st driver pin 'M_AXIS_TDATA[5]_INST_0/O' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[5] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[5]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[4] with 1st driver pin 'M_AXIS_TDATA[4]_INST_0/O' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[4] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[4]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[3] with 1st driver pin 'M_AXIS_TDATA[3]_INST_0/O' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[3] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[3]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[2] with 1st driver pin 'M_AXIS_TDATA[2]_INST_0/O' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[2] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[2]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[1] with 1st driver pin 'M_AXIS_TDATA[1]_INST_0/O' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[1] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[1]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[0] with 1st driver pin 'M_AXIS_TDATA[0]_INST_0/O' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin M_AXIS_TDATA[0] with 2nd driver pin 'U0/M_AXIS_TDATA_reg[0]/Q' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/new/MobileMean.vhd:107]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       24|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1002.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1002.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1002.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1002.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|BlockDesign_MobileMean_0_1 | U0/mem_R_reg[31][23] | 32     | 24    | NO           | NO                 | YES               | 0      | 24      | 
|BlockDesign_MobileMean_0_1 | U0/mem_L_reg[31][23] | 32     | 24    | NO           | NO                 | YES               | 0      | 24      | 
+---------------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    16|
|2     |LUT2    |    12|
|3     |LUT3    |    77|
|4     |LUT4    |    52|
|5     |LUT5    |     4|
|6     |LUT6    |    23|
|7     |SRLC32E |    48|
|8     |FDRE    |   160|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1002.066 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 48 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 1002.066 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1002.066 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1002.633 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1003.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 3 Warnings, 48 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:01:11 . Memory (MB): peak = 1003.570 ; gain = 1.504
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_MobileMean_0_1_synth_1/BlockDesign_MobileMean_0_1.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_MobileMean_0_1_synth_1/BlockDesign_MobileMean_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BlockDesign_MobileMean_0_1_utilization_synth.rpt -pb BlockDesign_MobileMean_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 18 17:29:03 2023...
[Thu May 18 17:29:06 2023] BlockDesign_MobileMean_0_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:33 . Memory (MB): peak = 1948.508 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1960.715 ; gain = 12.207
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BlockDesign_wrapper' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'BlockDesign' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:14' bound to instance 'BlockDesign_i' of component 'BlockDesign' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:81]
INFO: [Synth 8-638] synthesizing module 'BlockDesign' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:45]
INFO: [Synth 8-3491] module 'BlockDesign_Debouncer_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_0_0_stub.vhdl:5' bound to instance 'Debouncer_0' of component 'BlockDesign_Debouncer_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:321]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_Debouncer_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_Debouncer_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_1_0_stub.vhdl:5' bound to instance 'Debouncer_1' of component 'BlockDesign_Debouncer_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:328]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_Debouncer_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_EdgeDetector_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_0_0_stub.vhdl:5' bound to instance 'EdgeDetector_0' of component 'BlockDesign_EdgeDetector_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:335]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_EdgeDetector_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_EdgeDetector_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_1_0_stub.vhdl:5' bound to instance 'EdgeDetector_1' of component 'BlockDesign_EdgeDetector_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:342]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_EdgeDetector_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_LedController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_LedController_0_0_stub.vhdl:5' bound to instance 'LedController_0' of component 'BlockDesign_LedController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:349]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_LedController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_LedController_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'BlockDesign_MobileMean_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_MobileMean_0_1_stub.vhdl:5' bound to instance 'MobileMean_0' of component 'BlockDesign_MobileMean_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:357]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_MobileMean_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_MobileMean_0_1_stub.vhdl:22]
INFO: [Synth 8-3491] module 'BlockDesign_MuteController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_MuteController_0_0_stub.vhdl:5' bound to instance 'MuteController_0' of component 'BlockDesign_MuteController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:371]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_MuteController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_MuteController_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'BlockDesign_axi4stream_spi_master_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_axi4stream_spi_master_1_0_stub.vhdl:5' bound to instance 'axi4stream_spi_master_1' of component 'BlockDesign_axi4stream_spi_master_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:383]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_axi4stream_spi_master_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_axi4stream_spi_master_1_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'BlockDesign_axis_dual_i2s_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_axis_dual_i2s_1_0_stub.vhdl:5' bound to instance 'axis_dual_i2s_1' of component 'BlockDesign_axis_dual_i2s_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:405]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_axis_dual_i2s_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_axis_dual_i2s_1_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'BlockDesign_clk_wiz_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'BlockDesign_clk_wiz_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:428]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_clk_wiz_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'BlockDesign_digilent_jstk2_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_digilent_jstk2_0_0_stub.vhdl:5' bound to instance 'digilent_jstk2_0' of component 'BlockDesign_digilent_jstk2_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:436]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_digilent_jstk2_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_digilent_jstk2_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'BlockDesign_proc_sys_reset_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'BlockDesign_proc_sys_reset_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:453]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_proc_sys_reset_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'BlockDesign_proc_sys_reset_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_1_0_stub.vhdl:5' bound to instance 'proc_sys_reset_1' of component 'BlockDesign_proc_sys_reset_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:466]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_proc_sys_reset_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_1_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'BlockDesign' (1#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:45]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_io0_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:106]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (2#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_io1_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:113]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_sck_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:120]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_ss_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'BlockDesign_wrapper' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2000.109 ; gain = 51.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2020.957 ; gain = 72.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2020.957 ; gain = 72.449
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Debouncer_0_0/BlockDesign_Debouncer_0_0.dcp' for cell 'BlockDesign_i/Debouncer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Debouncer_1_0/BlockDesign_Debouncer_1_0.dcp' for cell 'BlockDesign_i/Debouncer_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_EdgeDetector_0_0/BlockDesign_EdgeDetector_0_0.dcp' for cell 'BlockDesign_i/EdgeDetector_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_EdgeDetector_1_0/BlockDesign_EdgeDetector_1_0.dcp' for cell 'BlockDesign_i/EdgeDetector_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_LedController_0_0/BlockDesign_LedController_0_0.dcp' for cell 'BlockDesign_i/LedController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MobileMean_0_1/BlockDesign_MobileMean_0_1.dcp' for cell 'BlockDesign_i/MobileMean_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MuteController_0_0/BlockDesign_MuteController_0_0.dcp' for cell 'BlockDesign_i/MuteController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_axi4stream_spi_master_1_0/BlockDesign_axi4stream_spi_master_1_0.dcp' for cell 'BlockDesign_i/axi4stream_spi_master_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_axis_dual_i2s_1_0/BlockDesign_axis_dual_i2s_1_0.dcp' for cell 'BlockDesign_i/axis_dual_i2s_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.dcp' for cell 'BlockDesign_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0.dcp' for cell 'BlockDesign_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.dcp' for cell 'BlockDesign_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.dcp' for cell 'BlockDesign_i/proc_sys_reset_1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2038.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_board.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_board.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/constrs_1/new/PINs.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/constrs_1/new/PINs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:47 . Memory (MB): peak = 2038.887 ; gain = 90.379
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

launch_runs impl_1 -jobs 6
[Thu May 18 17:30:02 2023] Launched synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Thu May 18 17:30:03 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}}]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.887 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BlockDesign_wrapper' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'BlockDesign' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:14' bound to instance 'BlockDesign_i' of component 'BlockDesign' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:81]
INFO: [Synth 8-638] synthesizing module 'BlockDesign' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:45]
INFO: [Synth 8-3491] module 'BlockDesign_Debouncer_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_0_0_stub.vhdl:5' bound to instance 'Debouncer_0' of component 'BlockDesign_Debouncer_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:321]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_Debouncer_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_Debouncer_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_1_0_stub.vhdl:5' bound to instance 'Debouncer_1' of component 'BlockDesign_Debouncer_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:328]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_Debouncer_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_EdgeDetector_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_0_0_stub.vhdl:5' bound to instance 'EdgeDetector_0' of component 'BlockDesign_EdgeDetector_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:335]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_EdgeDetector_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_EdgeDetector_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_1_0_stub.vhdl:5' bound to instance 'EdgeDetector_1' of component 'BlockDesign_EdgeDetector_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:342]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_EdgeDetector_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_LedController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_LedController_0_0_stub.vhdl:5' bound to instance 'LedController_0' of component 'BlockDesign_LedController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:349]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_LedController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_LedController_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'BlockDesign_MobileMean_0_1' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_MobileMean_0_1_stub.vhdl:5' bound to instance 'MobileMean_0' of component 'BlockDesign_MobileMean_0_1' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:357]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_MobileMean_0_1' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_MobileMean_0_1_stub.vhdl:22]
INFO: [Synth 8-3491] module 'BlockDesign_MuteController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_MuteController_0_0_stub.vhdl:5' bound to instance 'MuteController_0' of component 'BlockDesign_MuteController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:371]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_MuteController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_MuteController_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'BlockDesign_axi4stream_spi_master_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_axi4stream_spi_master_1_0_stub.vhdl:5' bound to instance 'axi4stream_spi_master_1' of component 'BlockDesign_axi4stream_spi_master_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:383]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_axi4stream_spi_master_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_axi4stream_spi_master_1_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'BlockDesign_axis_dual_i2s_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_axis_dual_i2s_1_0_stub.vhdl:5' bound to instance 'axis_dual_i2s_1' of component 'BlockDesign_axis_dual_i2s_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:405]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_axis_dual_i2s_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_axis_dual_i2s_1_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'BlockDesign_clk_wiz_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'BlockDesign_clk_wiz_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:428]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_clk_wiz_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'BlockDesign_digilent_jstk2_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_digilent_jstk2_0_0_stub.vhdl:5' bound to instance 'digilent_jstk2_0' of component 'BlockDesign_digilent_jstk2_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:436]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_digilent_jstk2_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_digilent_jstk2_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'BlockDesign_proc_sys_reset_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'BlockDesign_proc_sys_reset_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:453]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_proc_sys_reset_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'BlockDesign_proc_sys_reset_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_1_0_stub.vhdl:5' bound to instance 'proc_sys_reset_1' of component 'BlockDesign_proc_sys_reset_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:466]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_proc_sys_reset_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/.Xil/Vivado-15220-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_1_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'BlockDesign' (1#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:45]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_io0_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:106]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (2#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_io1_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:113]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_sck_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:120]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_ss_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'BlockDesign_wrapper' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2038.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2060.020 ; gain = 21.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2060.020 ; gain = 21.133
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Debouncer_0_0/BlockDesign_Debouncer_0_0.dcp' for cell 'BlockDesign_i/Debouncer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Debouncer_1_0/BlockDesign_Debouncer_1_0.dcp' for cell 'BlockDesign_i/Debouncer_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_EdgeDetector_0_0/BlockDesign_EdgeDetector_0_0.dcp' for cell 'BlockDesign_i/EdgeDetector_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_EdgeDetector_1_0/BlockDesign_EdgeDetector_1_0.dcp' for cell 'BlockDesign_i/EdgeDetector_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_LedController_0_0/BlockDesign_LedController_0_0.dcp' for cell 'BlockDesign_i/LedController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MobileMean_0_1/BlockDesign_MobileMean_0_1.dcp' for cell 'BlockDesign_i/MobileMean_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MuteController_0_0/BlockDesign_MuteController_0_0.dcp' for cell 'BlockDesign_i/MuteController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_axi4stream_spi_master_1_0/BlockDesign_axi4stream_spi_master_1_0.dcp' for cell 'BlockDesign_i/axi4stream_spi_master_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_axis_dual_i2s_1_0/BlockDesign_axis_dual_i2s_1_0.dcp' for cell 'BlockDesign_i/axis_dual_i2s_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.dcp' for cell 'BlockDesign_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0.dcp' for cell 'BlockDesign_i/digilent_jstk2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.dcp' for cell 'BlockDesign_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.dcp' for cell 'BlockDesign_i/proc_sys_reset_1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2078.980 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_board.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_board.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc] for cell 'BlockDesign_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0_board.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0.xdc] for cell 'BlockDesign_i/proc_sys_reset_1/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/constrs_1/new/PINs.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/constrs_1/new/PINs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 2078.980 ; gain = 40.094
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

update_module_reference BlockDesign_MobileMean_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
delete_fileset: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2078.980 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2078.980 ; gain = 0.000
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_MobileMean_0_1 from MobileMean_v1_0 1.0 to MobileMean_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2078.980 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 2078.980 ; gain = 0.000
launch_runs impl_1 -jobs 6
CRITICAL WARNING: [BD 41-967] AXI interface pin /MuteController_0/s_axis is not associated to any clock pin. It may not work correctly.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block MobileMean_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
[Thu May 18 17:39:53 2023] Launched BlockDesign_MobileMean_0_1_synth_1, synth_1...
Run output will be captured here:
BlockDesign_MobileMean_0_1_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_MobileMean_0_1_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Thu May 18 17:39:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 2078.980 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu May 18 17:45:35 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Warning: Cannot create '3000:arm' GDB server: Tentativo di accesso al socket con modalit non consentite dalle rispettive autorizzazioni di accesso

INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 2078.980 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB4CF5A
open_hw_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3538.680 ; gain = 1459.699
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AB4CF5A
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
update_module_reference BlockDesign_MobileMean_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
Upgrading 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd'
INFO: [IP_Flow 19-1972] Upgraded BlockDesign_MobileMean_0_1 from MobileMean_v1_0 1.0 to MobileMean_v1_0 1.0
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1

launch_runs impl_1 -jobs 6
CRITICAL WARNING: [BD 41-967] AXI interface pin /MuteController_0/s_axis is not associated to any clock pin. It may not work correctly.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_1/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_1> to completely resolve these warnings.
Wrote  : <C:\Users\daido\Desktop\Polimi\Anno 4\DESD\Git\KittCarPWM\AuDiOcOnSoLe\AuDiOcOnSoLe.srcs\sources_1\bd\BlockDesign\BlockDesign.bd> 
Wrote  : <C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/ui/bd_1f67aeeb.ui> 
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/sim/BlockDesign.vhd
VHDL Output written to : c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block MobileMean_0 .
Exporting to file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign.hwh
Generated Block Design Tcl file c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hw_handoff/BlockDesign_bd.tcl
Generated Hardware Definition File c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /MuteController_0
[Fri May 19 09:14:57 2023] Launched BlockDesign_MobileMean_0_1_synth_1, synth_1...
Run output will be captured here:
BlockDesign_MobileMean_0_1_synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/BlockDesign_MobileMean_0_1_synth_1/runme.log
synth_1: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/runme.log
[Fri May 19 09:14:57 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 3592.367 ; gain = 0.000
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.v:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
CRITICAL WARNING: [#UNDEF] Badly-written IEEE-1735 file 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl' cannot be decrypted [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_sim_netlist.vhdl:]
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri May 19 09:17:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB4CF5A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/impl_1/BlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/sources_1/bd/BlockDesign/BlockDesign.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 19 09:25:15 2023...
