#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Dec 11 01:41:07 2024
# Process ID: 26396
# Current directory: C:/Users/Orion/Documents/GitHub/ECE385_final/audio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29948 C:\Users\Orion\Documents\GitHub\ECE385_final\audio\385-final.xpr
# Log file: C:/Users/Orion/Documents/GitHub/ECE385_final/audio/vivado.log
# Journal file: C:/Users/Orion/Documents/GitHub/ECE385_final/audio\vivado.jou
# Running On: DESKTOP-SK26SJD, OS: Windows, CPU Frequency: 2096 MHz, CPU Physical cores: 12, Host memory: 16473 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1129.793 ; gain = 320.926
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'audio_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tonegen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wavetable
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'tone_out' might have multiple concurrent drivers [C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv:40]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" Line 1. Module tonegen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator(PHASE_STEP=32'b010010110001011111100100110) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" Line 1. Module tonegen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator(PHASE_STEP=32'b010010110001011111100100110) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.wavetable
Compiling module xil_defaultlib.sine_generator
Compiling module xil_defaultlib.sine_generator(PHASE_STEP=32'b01...
Compiling module xil_defaultlib.tonegen
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_tb_behav -key {Behavioral:sim_1:Functional:audio_tb} -tclbatch {audio_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source audio_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1185.535 ; gain = 9.695
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1185.535 ; gain = 12.031
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1185.535 ; gain = 12.031
INFO: [Common 17-344] 'launch_simulation' was cancelled
add_bp {C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv} 6
remove_bps -file {C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv} -line 6
add_bp {C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv} 6
remove_bps -file {C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv} -line 6
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'audio_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tonegen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module volume
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wavetable
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'btnc' is not connected on this instance [C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" Line 1. Module audio_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" Line 1. Module tonegen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator(PHASE_STEP=32'b010010110001011111100100110) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" Line 2. Module volume doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" Line 5. Module pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" Line 1. Module audio_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" Line 1. Module tonegen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator(PHASE_STEP=32'b010010110001011111100100110) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" Line 2. Module volume doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" Line 5. Module pwm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.wavetable
Compiling module xil_defaultlib.sine_generator
Compiling module xil_defaultlib.sine_generator(PHASE_STEP=32'b01...
Compiling module xil_defaultlib.tonegen
Compiling module xil_defaultlib.volume
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.audio_top
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_tb_behav -key {Behavioral:sim_1:Functional:audio_tb} -tclbatch {audio_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source audio_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1198.152 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1198.152 ; gain = 12.617
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1198.152 ; gain = 12.617
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'audio_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tonegen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module volume
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wavetable
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'btnc' is not connected on this instance [C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" Line 1. Module audio_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" Line 1. Module tonegen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator(PHASE_STEP=32'b010010110001011111100100110) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" Line 2. Module volume doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" Line 5. Module pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" Line 1. Module audio_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" Line 1. Module tonegen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator(PHASE_STEP=32'b010010110001011111100100110) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" Line 2. Module volume doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" Line 5. Module pwm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.wavetable
Compiling module xil_defaultlib.sine_generator
Compiling module xil_defaultlib.sine_generator(PHASE_STEP=32'b01...
Compiling module xil_defaultlib.tonegen
Compiling module xil_defaultlib.volume
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.audio_top
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_tb_behav -key {Behavioral:sim_1:Functional:audio_tb} -tclbatch {audio_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source audio_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1198.152 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1198.152 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1198.152 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'audio_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tonegen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module volume
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wavetable
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'btnc' is not connected on this instance [C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" Line 1. Module audio_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" Line 1. Module tonegen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator(PHASE_STEP=32'b010010110001011111100100110) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" Line 2. Module volume doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" Line 5. Module pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" Line 1. Module audio_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" Line 1. Module tonegen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator(PHASE_STEP=32'b010010110001011111100100110) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" Line 2. Module volume doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" Line 5. Module pwm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.wavetable
Compiling module xil_defaultlib.sine_generator
Compiling module xil_defaultlib.sine_generator(PHASE_STEP=32'b01...
Compiling module xil_defaultlib.tonegen
Compiling module xil_defaultlib.volume
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.audio_top
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_tb_behav -key {Behavioral:sim_1:Functional:audio_tb} -tclbatch {audio_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source audio_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1199.891 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1199.891 ; gain = 1.738
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1199.891 ; gain = 1.738
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'audio_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tonegen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module volume
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wavetable
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'dut' is not declared [C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv:39]
ERROR: [VRFC 10-2989] 'dut' is not declared [C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv:40]
ERROR: [VRFC 10-2989] 'dut' is not declared [C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'audio_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tonegen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module volume
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wavetable
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'dut' is not declared [C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv:55]
ERROR: [VRFC 10-2989] 'dut' is not declared [C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv:56]
ERROR: [VRFC 10-2989] 'dut' is not declared [C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv:57]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'audio_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tonegen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module volume
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wavetable
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'btnc' is not connected on this instance [C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" Line 1. Module audio_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" Line 1. Module tonegen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator(PHASE_STEP=32'b010010110001011111100100110) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" Line 2. Module volume doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" Line 5. Module pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" Line 1. Module audio_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" Line 1. Module tonegen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator(PHASE_STEP=32'b010010110001011111100100110) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" Line 2. Module volume doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" Line 5. Module pwm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.wavetable
Compiling module xil_defaultlib.sine_generator
Compiling module xil_defaultlib.sine_generator(PHASE_STEP=32'b01...
Compiling module xil_defaultlib.tonegen
Compiling module xil_defaultlib.volume
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.audio_top
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_tb_behav -key {Behavioral:sim_1:Functional:audio_tb} -tclbatch {audio_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source audio_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
$stop called at time : 204808 ns : File "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audio_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1202.816 ; gain = 2.926
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'audio_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tonegen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module volume
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wavetable
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'btnc' is not connected on this instance [C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" Line 1. Module audio_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" Line 1. Module tonegen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator(PHASE_STEP=32'b010010110001011111100100110) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" Line 2. Module volume doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" Line 5. Module pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" Line 1. Module audio_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" Line 1. Module tonegen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator(PHASE_STEP=32'b010010110001011111100100110) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" Line 2. Module volume doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" Line 5. Module pwm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.wavetable
Compiling module xil_defaultlib.sine_generator
Compiling module xil_defaultlib.sine_generator(PHASE_STEP=32'b01...
Compiling module xil_defaultlib.tonegen
Compiling module xil_defaultlib.volume
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.audio_top
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_tb_behav -key {Behavioral:sim_1:Functional:audio_tb} -tclbatch {audio_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source audio_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1204.957 ; gain = 1.676
# run all
$stop called at time : 204808 ns : File "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv" Line 69
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1204.957 ; gain = 1.676
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audio_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1204.957 ; gain = 1.676
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'audio_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tonegen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module volume
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wavetable
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'btnc' is not connected on this instance [C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" Line 1. Module audio_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" Line 1. Module tonegen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator(PHASE_STEP=32'b010010110001011111100100110) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" Line 2. Module volume doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" Line 5. Module pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" Line 1. Module audio_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" Line 1. Module tonegen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator(PHASE_STEP=32'b010010110001011111100100110) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" Line 2. Module volume doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" Line 5. Module pwm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.wavetable
Compiling module xil_defaultlib.sine_generator
Compiling module xil_defaultlib.sine_generator(PHASE_STEP=32'b01...
Compiling module xil_defaultlib.tonegen
Compiling module xil_defaultlib.volume
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.audio_top
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_tb_behav -key {Behavioral:sim_1:Functional:audio_tb} -tclbatch {audio_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source audio_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
$stop called at time : 204808 ns : File "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv" Line 69
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1210.223 ; gain = 4.840
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audio_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1210.223 ; gain = 4.840
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'audio_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tonegen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module volume
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wavetable
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'btnc' is not connected on this instance [C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" Line 1. Module audio_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" Line 1. Module tonegen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator(PHASE_STEP=32'b010010110001011111100100110) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" Line 2. Module volume doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" Line 5. Module pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" Line 1. Module audio_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" Line 1. Module tonegen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator(PHASE_STEP=32'b010010110001011111100100110) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" Line 2. Module volume doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" Line 5. Module pwm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.wavetable
Compiling module xil_defaultlib.sine_generator
Compiling module xil_defaultlib.sine_generator(PHASE_STEP=32'b01...
Compiling module xil_defaultlib.tonegen
Compiling module xil_defaultlib.volume
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.audio_top
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_tb_behav -key {Behavioral:sim_1:Functional:audio_tb} -tclbatch {audio_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source audio_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
$stop called at time : 819208 ns : File "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv" Line 69
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1274.266 ; gain = 62.832
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audio_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1274.266 ; gain = 62.832
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'audio_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj audio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tonegen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module volume
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wavetable
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'btnc' is not connected on this instance [C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" Line 1. Module audio_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" Line 1. Module tonegen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator(PHASE_STEP=32'b010010110001011111100100110) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" Line 2. Module volume doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" Line 5. Module pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" Line 1. Module audio_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" Line 1. Module tonegen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator(PHASE_STEP=32'b010010110001011111100100110) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" Line 2. Module volume doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" Line 5. Module pwm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.wavetable
Compiling module xil_defaultlib.sine_generator
Compiling module xil_defaultlib.sine_generator(PHASE_STEP=32'b01...
Compiling module xil_defaultlib.tonegen
Compiling module xil_defaultlib.volume
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.audio_top
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_tb_behav -key {Behavioral:sim_1:Functional:audio_tb} -tclbatch {audio_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source audio_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
$stop called at time : 819208 ns : File "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv" Line 72
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1275.043 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audio_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1275.043 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 00:00:35 2024...
