                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.5.0 #9253 (Apr  4 2022) (Linux)
                              4 ; This file was generated Mon Apr  4 14:10:36 2022
                              5 ;--------------------------------------------------------
                              6 	.cs08
                              7 	.module _divslong
                              8 	.optsdcc -ms08
                              9 	
                             10 	.area HOME    (CODE)
                             11 	.area GSINIT0 (CODE)
                             12 	.area GSINIT  (CODE)
                             13 	.area GSFINAL (CODE)
                             14 	.area CSEG    (CODE)
                             15 	.area XINIT   (CODE)
                             16 	.area CONST   (CODE)
                             17 	.area DSEG    (PAG)
                             18 	.area OSEG    (PAG, OVR)
                             19 	.area XSEG
                             20 	.area XISEG
                             21 ;--------------------------------------------------------
                             22 ; Public variables in this module
                             23 ;--------------------------------------------------------
                             24 	.globl __divslong_PARM_2
                             25 	.globl __divslong_PARM_1
                             26 	.globl __divslong
                             27 ;--------------------------------------------------------
                             28 ; ram data
                             29 ;--------------------------------------------------------
                             30 	.area DSEG    (PAG)
   0000                      31 __divslong_sloc0_1_0:
   0000                      32 	.ds 1
   0001                      33 __divslong_sloc1_1_0:
   0001                      34 	.ds 4
   0005                      35 __divslong_sloc2_1_0:
   0005                      36 	.ds 1
   0006                      37 __divslong_sloc3_1_0:
   0006                      38 	.ds 4
                             39 ;--------------------------------------------------------
                             40 ; overlayable items in ram 
                             41 ;--------------------------------------------------------
                             42 ;--------------------------------------------------------
                             43 ; absolute ram data
                             44 ;--------------------------------------------------------
                             45 	.area IABS    (ABS)
                             46 	.area IABS    (ABS)
                             47 ;--------------------------------------------------------
                             48 ; absolute external ram data
                             49 ;--------------------------------------------------------
                             50 	.area XABS    (ABS)
                             51 ;--------------------------------------------------------
                             52 ; external initialized ram data
                             53 ;--------------------------------------------------------
                             54 	.area XISEG
                             55 ;--------------------------------------------------------
                             56 ; extended address mode data
                             57 ;--------------------------------------------------------
                             58 	.area XSEG
   0000                      59 __divslong_PARM_1:
   0000                      60 	.ds 4
   0004                      61 __divslong_PARM_2:
   0004                      62 	.ds 4
                             63 ;--------------------------------------------------------
                             64 ; global & static initialisations
                             65 ;--------------------------------------------------------
                             66 	.area HOME    (CODE)
                             67 	.area GSINIT  (CODE)
                             68 	.area GSFINAL (CODE)
                             69 	.area GSINIT  (CODE)
                             70 ;--------------------------------------------------------
                             71 ; Home
                             72 ;--------------------------------------------------------
                             73 	.area HOME    (CODE)
                             74 	.area HOME    (CODE)
                             75 ;--------------------------------------------------------
                             76 ; code
                             77 ;--------------------------------------------------------
                             78 	.area CSEG    (CODE)
                             79 ;------------------------------------------------------------
                             80 ;Allocation info for local variables in function '_divslong'
                             81 ;------------------------------------------------------------
                             82 ;sloc0                     Allocated with name '__divslong_sloc0_1_0'
                             83 ;sloc1                     Allocated with name '__divslong_sloc1_1_0'
                             84 ;sloc2                     Allocated with name '__divslong_sloc2_1_0'
                             85 ;sloc3                     Allocated with name '__divslong_sloc3_1_0'
                             86 ;x                         Allocated with name '__divslong_PARM_1'
                             87 ;y                         Allocated with name '__divslong_PARM_2'
                             88 ;r                         Allocated with name '__divslong_r_1_2'
                             89 ;------------------------------------------------------------
                             90 ;../_divslong.c:259: _divslong (long x, long y)
                             91 ;	-----------------------------------------
                             92 ;	 function _divslong
                             93 ;	-----------------------------------------
                             94 ;	Register assignment is optimal.
                             95 ;	Stack space usage: 0 bytes.
   0000                      96 __divslong:
                             97 ;../_divslong.c:263: r = (unsigned long)(x < 0 ? -x : x) / (unsigned long)(y < 0 ? -y : y);
   0000 C6r00r00      [ 4]   98 	lda	__divslong_PARM_1
   0003 A0 00         [ 2]   99 	sub	#0x00
   0005 91 03         [ 3]  100 	blt	00122$
   0007 4F            [ 1]  101 	clra
   0008 20 02         [ 3]  102 	bra	00123$
   000A                     103 00122$:
   000A A6 01         [ 2]  104 	lda	#0x01
   000C                     105 00123$:
   000C B7*00         [ 3]  106 	sta	*__divslong_sloc0_1_0
   000E 3D*00         [ 4]  107 	tst	*__divslong_sloc0_1_0
   0010 27 1A         [ 3]  108 	beq	00106$
   0012 4F            [ 1]  109 	clra
   0013 C0r00r03      [ 4]  110 	sub	(__divslong_PARM_1 + 3)
   0016 B7*04         [ 3]  111 	sta	*(__divslong_sloc1_1_0 + 3)
   0018 4F            [ 1]  112 	clra
   0019 C2r00r02      [ 4]  113 	sbc	(__divslong_PARM_1 + 2)
   001C B7*03         [ 3]  114 	sta	*(__divslong_sloc1_1_0 + 2)
   001E 4F            [ 1]  115 	clra
   001F C2r00r01      [ 4]  116 	sbc	(__divslong_PARM_1 + 1)
   0022 B7*02         [ 3]  117 	sta	*(__divslong_sloc1_1_0 + 1)
   0024 4F            [ 1]  118 	clra
   0025 C2r00r00      [ 4]  119 	sbc	__divslong_PARM_1
   0028 B7*01         [ 3]  120 	sta	*__divslong_sloc1_1_0
   002A 20 0A         [ 3]  121 	bra	00107$
   002C                     122 00106$:
   002C 32r00r00      [ 5]  123 	ldhx	__divslong_PARM_1
   002F 35*01         [ 4]  124 	sthx	*__divslong_sloc1_1_0
   0031 32r00r02      [ 5]  125 	ldhx	(__divslong_PARM_1 + 2)
   0034 35*03         [ 4]  126 	sthx	*(__divslong_sloc1_1_0 + 2)
   0036                     127 00107$:
   0036 C6r00r04      [ 4]  128 	lda	__divslong_PARM_2
   0039 A0 00         [ 2]  129 	sub	#0x00
   003B 91 03         [ 3]  130 	blt	00125$
   003D 4F            [ 1]  131 	clra
   003E 20 02         [ 3]  132 	bra	00126$
   0040                     133 00125$:
   0040 A6 01         [ 2]  134 	lda	#0x01
   0042                     135 00126$:
   0042 B7*05         [ 3]  136 	sta	*__divslong_sloc2_1_0
   0044 3D*05         [ 4]  137 	tst	*__divslong_sloc2_1_0
   0046 27 1A         [ 3]  138 	beq	00108$
   0048 4F            [ 1]  139 	clra
   0049 C0r00r07      [ 4]  140 	sub	(__divslong_PARM_2 + 3)
   004C B7*09         [ 3]  141 	sta	*(__divslong_sloc3_1_0 + 3)
   004E 4F            [ 1]  142 	clra
   004F C2r00r06      [ 4]  143 	sbc	(__divslong_PARM_2 + 2)
   0052 B7*08         [ 3]  144 	sta	*(__divslong_sloc3_1_0 + 2)
   0054 4F            [ 1]  145 	clra
   0055 C2r00r05      [ 4]  146 	sbc	(__divslong_PARM_2 + 1)
   0058 B7*07         [ 3]  147 	sta	*(__divslong_sloc3_1_0 + 1)
   005A 4F            [ 1]  148 	clra
   005B C2r00r04      [ 4]  149 	sbc	__divslong_PARM_2
   005E B7*06         [ 3]  150 	sta	*__divslong_sloc3_1_0
   0060 20 0A         [ 3]  151 	bra	00109$
   0062                     152 00108$:
   0062 32r00r04      [ 5]  153 	ldhx	__divslong_PARM_2
   0065 35*06         [ 4]  154 	sthx	*__divslong_sloc3_1_0
   0067 32r00r06      [ 5]  155 	ldhx	(__divslong_PARM_2 + 2)
   006A 35*08         [ 4]  156 	sthx	*(__divslong_sloc3_1_0 + 2)
   006C                     157 00109$:
   006C B6*09         [ 3]  158 	lda	*(__divslong_sloc3_1_0 + 3)
   006E C7r00r03      [ 4]  159 	sta	(__divulong_PARM_2 + 3)
   0071 B6*08         [ 3]  160 	lda	*(__divslong_sloc3_1_0 + 2)
   0073 C7r00r02      [ 4]  161 	sta	(__divulong_PARM_2 + 2)
   0076 B6*07         [ 3]  162 	lda	*(__divslong_sloc3_1_0 + 1)
   0078 C7r00r01      [ 4]  163 	sta	(__divulong_PARM_2 + 1)
   007B B6*06         [ 3]  164 	lda	*__divslong_sloc3_1_0
   007D C7r00r00      [ 4]  165 	sta	__divulong_PARM_2
   0080 B6*01         [ 3]  166 	lda	*__divslong_sloc1_1_0
   0082 C7r00r00      [ 4]  167 	sta	__divulong_PARM_1
   0085 B6*02         [ 3]  168 	lda	*(__divslong_sloc1_1_0 + 1)
   0087 C7r00r01      [ 4]  169 	sta	(__divulong_PARM_1 + 1)
   008A B6*03         [ 3]  170 	lda	*(__divslong_sloc1_1_0 + 2)
   008C C7r00r02      [ 4]  171 	sta	(__divulong_PARM_1 + 2)
   008F B6*04         [ 3]  172 	lda	*(__divslong_sloc1_1_0 + 3)
   0091 C7r00r03      [ 4]  173 	sta	(__divulong_PARM_1 + 3)
                            174 ;../_divslong.c:264: if ((x < 0) ^ (y < 0))
   0094 CDr00r00      [ 6]  175 	jsr	__divulong
   0097 B7*09         [ 3]  176 	sta	*(__divslong_sloc3_1_0 + 3)
   0099 BF*08         [ 3]  177 	stx	*(__divslong_sloc3_1_0 + 2)
   009B 4E*00*07      [ 6]  178 	mov	*___SDCC_hc08_ret2,*(__divslong_sloc3_1_0 + 1)
   009E 4E*00*06      [ 6]  179 	mov	*___SDCC_hc08_ret3,*__divslong_sloc3_1_0
   00A1 B6*00         [ 3]  180 	lda	*__divslong_sloc0_1_0
   00A3 B8*05         [ 3]  181 	eor	*__divslong_sloc2_1_0
   00A5 27 1F         [ 3]  182 	beq	00102$
                            183 ;../_divslong.c:265: return -r;
   00A7 4F            [ 1]  184 	clra
   00A8 B0*09         [ 3]  185 	sub	*(__divslong_sloc3_1_0 + 3)
   00AA B7*04         [ 3]  186 	sta	*(__divslong_sloc1_1_0 + 3)
   00AC 4F            [ 1]  187 	clra
   00AD B2*08         [ 3]  188 	sbc	*(__divslong_sloc3_1_0 + 2)
   00AF B7*03         [ 3]  189 	sta	*(__divslong_sloc1_1_0 + 2)
   00B1 4F            [ 1]  190 	clra
   00B2 B2*07         [ 3]  191 	sbc	*(__divslong_sloc3_1_0 + 1)
   00B4 B7*02         [ 3]  192 	sta	*(__divslong_sloc1_1_0 + 1)
   00B6 4F            [ 1]  193 	clra
   00B7 B2*06         [ 3]  194 	sbc	*__divslong_sloc3_1_0
   00B9 B7*01         [ 3]  195 	sta	*__divslong_sloc1_1_0
   00BB 4E*01*00      [ 6]  196 	mov	*__divslong_sloc1_1_0,*___SDCC_hc08_ret3
   00BE 4E*02*00      [ 6]  197 	mov	*(__divslong_sloc1_1_0 + 1),*___SDCC_hc08_ret2
   00C1 BE*03         [ 3]  198 	ldx	*(__divslong_sloc1_1_0 + 2)
   00C3 B6*04         [ 3]  199 	lda	*(__divslong_sloc1_1_0 + 3)
   00C5 81            [ 6]  200 	rts
   00C6                     201 00102$:
                            202 ;../_divslong.c:267: return r;
   00C6 4E*06*00      [ 6]  203 	mov	*__divslong_sloc3_1_0,*___SDCC_hc08_ret3
   00C9 4E*07*00      [ 6]  204 	mov	*(__divslong_sloc3_1_0 + 1),*___SDCC_hc08_ret2
   00CC BE*08         [ 3]  205 	ldx	*(__divslong_sloc3_1_0 + 2)
   00CE B6*09         [ 3]  206 	lda	*(__divslong_sloc3_1_0 + 3)
   00D0 81            [ 6]  207 	rts
                            208 	.area CSEG    (CODE)
                            209 	.area CONST   (CODE)
                            210 	.area XINIT   (CODE)
                            211 	.area CABS    (ABS,CODE)
