# Pipline CPU

This code finish the task 36 MIPS CPU with Verilog. 

Please change the binary code path at IM.v.

To star with the simulation, you should create a new library at ModelSim then simulate the code MIPS.v.



The thought how to implement dynamic branch prediction is as follws:

