//
// testbench for lab 11
//
// Column 1, write enable signal (key 1)
// Columns 2-11, switches [9:0]
// Columns 12-15, expected values: digit 3
// Columns 16-19, expected values: digit 1
// Columns 20-26, expected values: cathode signals at digit 0
//
// key1 on -> write mode sw[5]=1
// Digit 3 = 0, Digit 1 = ru_data, Digit 0 = ru_addr
1_1111_100000_xxxx_1111_1000000	// F at address 0, expected 04F0
0_1111_000000_xxxx_1111_1000000   //
1_1101_110000_1101_1111_1000000    // d at addr 4, expect D4F0
1_1101_100011_1101_1101_0110000    // d at addr 3
/*
1_1101_000001_1110_1111001	// D at address 1, expected F0D1
1_1101_000001_1101_0100001
1_1101_000001_1011_1000000
1_1101_000001_0111_0001110
1_1011_010010_1110_0100100	// B at address 2, expected D1B2
1_1011_010010_1101_0000011
1_1011_010010_1011_1111001
1_1011_010010_0111_0100001
1_1001_100011_1110_0110000	// 9 at address 3, expected B293
1_1001_100011_1101_0010000
1_1001_100011_1011_0100100
1_1001_100011_0111_0000011
1_0111_110100_1110_0011001	// 7 at address 4, expected 9374
1_0111_110100_1101_1111000
1_0111_110100_1011_0110000
1_0111_110100_0111_0010000
1_0101_000101_1110_0010010	// 5 at address 5, expected 7455
1_0101_000101_1101_0010010
1_0101_000101_1011_0011001
1_0101_000101_0111_1111000
1_0011_010110_1110_0000010	// 3 at address 6, expected 5536
1_0011_010110_1101_0110000
1_0011_010110_1011_0010010
1_0011_010110_0111_0010010
1_0001_100111_1110_1111000	// 1 at address 7, expected 3617
1_0001_100111_1101_1111001
1_0001_100111_1011_0000010
1_0001_100111_0111_0110000
// key0 off -> read mode
0_0000_000000_1110_1000000	// read addresses 4 and 0, expected 74F0
0_0000_000000_1101_0001110
0_0000_000000_1011_0011001
0_0000_000000_0111_1111000
0_0001_010001_1110_1111001	// read addresses 5 and 1, expected 55D1
0_0001_010001_1101_0100001
0_0001_010001_1011_0010010
0_0001_010001_0111_0010010
0_0010_100010_1110_0100100	// read addresses 6 and 2, expected 36B2
0_0010_100010_1101_0000011
0_0010_100010_1011_0000010
0_0010_100010_0111_0110000
0_0011_110011_1110_0110000	// read addresses 7 and 3, expected 1793
0_0011_110011_1101_0010000
0_0011_110011_1011_1111000
0_0011_110011_0111_1111001
*/
//	7'b1000000: svn_eg_to_hex = 0;
//	7'b1111001: svn_eg_to_hex = 1;
//	7'b0100100: svn_eg_to_hex = 2;
//	7'b0110000: svn_eg_to_hex = 3;
//	7'b0011001: svn_eg_to_hex = 4;
//	7'b0010010: svn_eg_to_hex = 5;
//	7'b0000010: svn_eg_to_hex = 6;
//	7'b1111000: svn_eg_to_hex = 7;
//	7'b0000000: svn_eg_to_hex = 8;
//	7'b0010000: svn_eg_to_hex = 9;
//	7'b0100000: svn_eg_to_hex = 10;
//	7'b0000011: svn_eg_to_hex = 11;
//	7'b1000110: svn_eg_to_hex = 12;
//	7'b0100001: svn_eg_to_hex = 13;
//	7'b0000110: svn_eg_to_hex = 14;
//	7'b0001110: svn_eg_to_hex = 15;
