1. Executing Verilog-2005 frontend.
Warning: signal top.clk has no driver.
ERROR: Parser error in line 12: syntax error, unexpected END.
