{
  "Top": "Sobel",
  "RtlTop": "Sobel",
  "RtlPrefix": "",
  "RtlSubPrefix": "Sobel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_data": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<8>, 1, 1, 1>, 0>&",
      "srcSize": "56",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_data",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_data": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<8>, 1, 1, 1>, 0>&",
      "srcSize": "56",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_data",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "w": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "w",
          "usage": "data",
          "direction": "in"
        }]
    },
    "h": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "h",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top Sobel -name Sobel"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Sobel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Sobel",
    "Version": "1.0",
    "DisplayName": "Sobel",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Sobel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/Sobel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Sobel_Block_split32_proc.vhd",
      "impl\/vhdl\/Sobel_control_s_axi.vhd",
      "impl\/vhdl\/Sobel_fifo_w8_d2_S.vhd",
      "impl\/vhdl\/Sobel_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/Sobel_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/Sobel_Loop_Border_proc.vhd",
      "impl\/vhdl\/Sobel_Loop_Border_proc_borderbuf_V.vhd",
      "impl\/vhdl\/Sobel_Loop_HConvH_proc8.vhd",
      "impl\/vhdl\/Sobel_Loop_VConvH_proc.vhd",
      "impl\/vhdl\/Sobel_Loop_VConvH_proc_linebuf_V_0.vhd",
      "impl\/vhdl\/Sobel_Loop_VConvH_proc_linebuf_V_1.vhd",
      "impl\/vhdl\/Sobel_mul_32ns_32ns_64_2_1.vhd",
      "impl\/vhdl\/Sobel_regslice_both.vhd",
      "impl\/vhdl\/Sobel_Sobel_entry9.vhd",
      "impl\/vhdl\/Sobel_start_for_Block_split32_proc_U0.vhd",
      "impl\/vhdl\/Sobel_start_for_Loop_Border_proc_U0.vhd",
      "impl\/vhdl\/Sobel_start_for_Loop_HConvH_proc8_U0.vhd",
      "impl\/vhdl\/Sobel_start_for_Loop_VConvH_proc_U0.vhd",
      "impl\/vhdl\/Sobel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Sobel_Block_split32_proc.v",
      "impl\/verilog\/Sobel_control_s_axi.v",
      "impl\/verilog\/Sobel_fifo_w8_d2_S.v",
      "impl\/verilog\/Sobel_fifo_w32_d2_S.v",
      "impl\/verilog\/Sobel_fifo_w32_d3_S.v",
      "impl\/verilog\/Sobel_Loop_Border_proc.v",
      "impl\/verilog\/Sobel_Loop_Border_proc_borderbuf_V.v",
      "impl\/verilog\/Sobel_Loop_HConvH_proc8.v",
      "impl\/verilog\/Sobel_Loop_VConvH_proc.v",
      "impl\/verilog\/Sobel_Loop_VConvH_proc_linebuf_V_0.v",
      "impl\/verilog\/Sobel_Loop_VConvH_proc_linebuf_V_0_ram.dat",
      "impl\/verilog\/Sobel_Loop_VConvH_proc_linebuf_V_1.v",
      "impl\/verilog\/Sobel_Loop_VConvH_proc_linebuf_V_1_ram.dat",
      "impl\/verilog\/Sobel_mul_32ns_32ns_64_2_1.v",
      "impl\/verilog\/Sobel_regslice_both.v",
      "impl\/verilog\/Sobel_Sobel_entry9.v",
      "impl\/verilog\/Sobel_start_for_Block_split32_proc_U0.v",
      "impl\/verilog\/Sobel_start_for_Loop_Border_proc_U0.v",
      "impl\/verilog\/Sobel_start_for_Loop_HConvH_proc8_U0.v",
      "impl\/verilog\/Sobel_start_for_Loop_VConvH_proc_U0.v",
      "impl\/verilog\/Sobel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/Sobel_v1_0\/data\/Sobel.mdd",
      "impl\/misc\/drivers\/Sobel_v1_0\/data\/Sobel.tcl",
      "impl\/misc\/drivers\/Sobel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/Sobel_v1_0\/src\/xsobel.c",
      "impl\/misc\/drivers\/Sobel_v1_0\/src\/xsobel.h",
      "impl\/misc\/drivers\/Sobel_v1_0\/src\/xsobel_hw.h",
      "impl\/misc\/drivers\/Sobel_v1_0\/src\/xsobel_linux.c",
      "impl\/misc\/drivers\/Sobel_v1_0\/src\/xsobel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/Sobel.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["C:\/PYNQ\/PYNQ-master\/PYNQ-master\/boards\/ip\/Sobel\/solution1\/.debug\/Sobel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:in_data:out_data",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "in_data": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "in_data_",
      "ports": [
        "in_data_TDATA",
        "in_data_TDEST",
        "in_data_TID",
        "in_data_TKEEP",
        "in_data_TLAST",
        "in_data_TREADY",
        "in_data_TSTRB",
        "in_data_TUSER",
        "in_data_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "in_data"
        }]
    },
    "out_data": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "out_data_",
      "ports": [
        "out_data_TDATA",
        "out_data_TDEST",
        "out_data_TID",
        "out_data_TKEEP",
        "out_data_TLAST",
        "out_data_TREADY",
        "out_data_TSTRB",
        "out_data_TUSER",
        "out_data_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "out_data"
        }]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "w",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of w",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "w",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of w"
            }]
        },
        {
          "offset": "0x18",
          "name": "h",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of h",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "h",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of h"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "w"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_data_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "in_data_TKEEP": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_data_TSTRB": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_data_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_data_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_data_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_data_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_data_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_data_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_data_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "out_data_TKEEP": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_data_TSTRB": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_data_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_data_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_data_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_data_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_data_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_data_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Sobel",
      "Instances": [
        {
          "ModuleName": "Loop_Border_proc",
          "InstanceName": "Loop_Border_proc_U0"
        },
        {
          "ModuleName": "Loop_VConvH_proc",
          "InstanceName": "Loop_VConvH_proc_U0"
        },
        {
          "ModuleName": "Loop_HConvH_proc8",
          "InstanceName": "Loop_HConvH_proc8_U0"
        },
        {
          "ModuleName": "Block_split32_proc",
          "InstanceName": "Block_split32_proc_U0"
        },
        {
          "ModuleName": "Sobel_entry9",
          "InstanceName": "Sobel_entry9_U0"
        }
      ]
    },
    "Info": {
      "Sobel_entry9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Block_split32_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_HConvH_proc8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_VConvH_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_Border_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Sobel": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Sobel_entry9": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Block_split32_proc": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.186"
        },
        "Area": {
          "FF": "36",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "102",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Loop_HConvH_proc8": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "",
          "LatencyWorst": "2070605",
          "PipelineIIMin": "4",
          "PipelineIIMax": "2070605",
          "PipelineII": "4 ~ 2070605",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "HConvH_HConvW",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2070601",
            "Latency": "0 ~ 2070601",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "385",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "337",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VConvH_proc": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.268"
        },
        "Loops": [{
            "Name": "VConvH_VConvW",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "453",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "437",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Loop_Border_proc": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "Border_VITIS_LOOP_75_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "883",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "908",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Sobel": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.268"
        },
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "2856",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "2690",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-02-25 17:19:06 -0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
