

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Fri Aug  5 17:06:48 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+---------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval     | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max   |   Type   |
    +---------+---------+----------+----------+--------+---------+----------+
    |  1013755|  1393659| 5.069 ms | 6.968 ms |  948226|  1328130| dataflow |
    +---------+---------+----------+----------+--------+---------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 30, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%layer20_out_V_V = alloca i16, align 2" [firmware/myproject.cpp:64]   --->   Operation 31 'alloca' 'layer20_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%layer2_out_V_V = alloca i16, align 2" [firmware/myproject.cpp:69]   --->   Operation 32 'alloca' 'layer2_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%layer4_out_V_V = alloca i16, align 2" [firmware/myproject.cpp:74]   --->   Operation 33 'alloca' 'layer4_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%layer5_out_V_V = alloca i16, align 2" [firmware/myproject.cpp:79]   --->   Operation 34 'alloca' 'layer5_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%layer7_out_V_V = alloca i16, align 2" [firmware/myproject.cpp:84]   --->   Operation 35 'alloca' 'layer7_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%layer8_out_V_V = alloca i16, align 2" [firmware/myproject.cpp:89]   --->   Operation 36 'alloca' 'layer8_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%layer21_out_V_V = alloca i16, align 2" [firmware/myproject.cpp:94]   --->   Operation 37 'alloca' 'layer21_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%layer9_out_V_V = alloca i16, align 2" [firmware/myproject.cpp:99]   --->   Operation 38 'alloca' 'layer9_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%layer11_out_V_V = alloca i16, align 2" [firmware/myproject.cpp:104]   --->   Operation 39 'alloca' 'layer11_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%layer12_out_V_V = alloca i16, align 2" [firmware/myproject.cpp:109]   --->   Operation 40 'alloca' 'layer12_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%layer14_out_V_V = alloca i16, align 2" [firmware/myproject.cpp:114]   --->   Operation 41 'alloca' 'layer14_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%layer15_out_V_V = alloca i16, align 2" [firmware/myproject.cpp:119]   --->   Operation 42 'alloca' 'layer15_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%layer17_out_V_V = alloca i16, align 2" [firmware/myproject.cpp:125]   --->   Operation 43 'alloca' 'layer17_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (0.00ns)   --->   "call fastcc void @"zeropad2d_cl_me<ap_fixed,ap_fixed,config20>"(i16* %conv2d_input_V_V, i16* %layer20_out_V_V)" [firmware/myproject.cpp:66]   --->   Operation 44 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 45 [1/2] (0.00ns)   --->   "call fastcc void @"zeropad2d_cl_me<ap_fixed,ap_fixed,config20>"(i16* %conv2d_input_V_V, i16* %layer20_out_V_V)" [firmware/myproject.cpp:66]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config2>"(i16* %layer20_out_V_V, i16* %layer2_out_V_V)" [firmware/myproject.cpp:71]   --->   Operation 46 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 47 [1/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config2>"(i16* %layer20_out_V_V, i16* %layer2_out_V_V)" [firmware/myproject.cpp:71]   --->   Operation 47 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 48 [2/2] (0.00ns)   --->   "call fastcc void @"relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config4>"(i16* %layer2_out_V_V, i16* %layer4_out_V_V)" [firmware/myproject.cpp:76]   --->   Operation 48 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 49 [1/2] (0.00ns)   --->   "call fastcc void @"relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config4>"(i16* %layer2_out_V_V, i16* %layer4_out_V_V)" [firmware/myproject.cpp:76]   --->   Operation 49 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 50 [2/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config5>"(i16* %layer4_out_V_V, i16* %layer5_out_V_V)" [firmware/myproject.cpp:81]   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 51 [1/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config5>"(i16* %layer4_out_V_V, i16* %layer5_out_V_V)" [firmware/myproject.cpp:81]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 52 [2/2] (0.00ns)   --->   "call fastcc void @"relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config7>"(i16* %layer5_out_V_V, i16* %layer7_out_V_V)" [firmware/myproject.cpp:86]   --->   Operation 52 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 53 [1/2] (0.00ns)   --->   "call fastcc void @"relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config7>"(i16* %layer5_out_V_V, i16* %layer7_out_V_V)" [firmware/myproject.cpp:86]   --->   Operation 53 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 54 [2/2] (0.00ns)   --->   "call fastcc void @"pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8>"(i16* %layer7_out_V_V, i16* %layer8_out_V_V)" [firmware/myproject.cpp:91]   --->   Operation 54 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 55 [1/2] (0.00ns)   --->   "call fastcc void @"pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8>"(i16* %layer7_out_V_V, i16* %layer8_out_V_V)" [firmware/myproject.cpp:91]   --->   Operation 55 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 56 [2/2] (0.00ns)   --->   "call fastcc void @"zeropad2d_cl_me<ap_fixed,ap_fixed,config21>"(i16* %layer8_out_V_V, i16* %layer21_out_V_V)" [firmware/myproject.cpp:96]   --->   Operation 56 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 57 [1/2] (0.00ns)   --->   "call fastcc void @"zeropad2d_cl_me<ap_fixed,ap_fixed,config21>"(i16* %layer8_out_V_V, i16* %layer21_out_V_V)" [firmware/myproject.cpp:96]   --->   Operation 57 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 58 [2/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config9>"(i16* %layer21_out_V_V, i16* %layer9_out_V_V)" [firmware/myproject.cpp:101]   --->   Operation 58 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 59 [1/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config9>"(i16* %layer21_out_V_V, i16* %layer9_out_V_V)" [firmware/myproject.cpp:101]   --->   Operation 59 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 60 [2/2] (0.00ns)   --->   "call fastcc void @"relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config11>"(i16* %layer9_out_V_V, i16* %layer11_out_V_V)" [firmware/myproject.cpp:106]   --->   Operation 60 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 61 [1/2] (0.00ns)   --->   "call fastcc void @"relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config11>"(i16* %layer9_out_V_V, i16* %layer11_out_V_V)" [firmware/myproject.cpp:106]   --->   Operation 61 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 62 [2/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config12>"(i16* %layer11_out_V_V, i16* %layer12_out_V_V)" [firmware/myproject.cpp:111]   --->   Operation 62 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 63 [1/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl_me<ap_fixed,ap_fixed<16,4,5,3,0>,config12>"(i16* %layer11_out_V_V, i16* %layer12_out_V_V)" [firmware/myproject.cpp:111]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 64 [2/2] (0.00ns)   --->   "call fastcc void @"relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config14>"(i16* %layer12_out_V_V, i16* %layer14_out_V_V)" [firmware/myproject.cpp:116]   --->   Operation 64 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 65 [1/2] (0.00ns)   --->   "call fastcc void @"relu_me<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config14>"(i16* %layer12_out_V_V, i16* %layer14_out_V_V)" [firmware/myproject.cpp:116]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 66 [2/2] (0.00ns)   --->   "call fastcc void @pooling2d_large_cl_nopad_pad_me(i16* %layer14_out_V_V, i16* %layer15_out_V_V)" [firmware/myproject.cpp:121]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 67 [1/2] (0.00ns)   --->   "call fastcc void @pooling2d_large_cl_nopad_pad_me(i16* %layer14_out_V_V, i16* %layer15_out_V_V)" [firmware/myproject.cpp:121]   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 68 [2/2] (0.00ns)   --->   "call fastcc void @"dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17>"(i16* %layer15_out_V_V, i16* %layer17_out_V_V)" [firmware/myproject.cpp:127]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 69 [1/2] (0.00ns)   --->   "call fastcc void @"dense_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config17>"(i16* %layer15_out_V_V, i16* %layer17_out_V_V)" [firmware/myproject.cpp:127]   --->   Operation 69 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 70 [2/2] (0.00ns)   --->   "call fastcc void @"sigmoid_me<ap_fixed,ap_fixed,sigmoid_config19>"(i16* %layer17_out_V_V, i16* %layer19_out_V_V)" [firmware/myproject.cpp:130]   --->   Operation 70 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 71 [1/2] (0.00ns)   --->   "call fastcc void @"sigmoid_me<ap_fixed,ap_fixed,sigmoid_config19>"(i16* %layer17_out_V_V, i16* %layer19_out_V_V)" [firmware/myproject.cpp:130]   --->   Operation 71 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str16) nounwind" [firmware/myproject.cpp:33]   --->   Operation 72 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %conv2d_input_V_V), !map !179"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer19_out_V_V), !map !183"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_in_1), !map !187"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_out_1), !map !191"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 77 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 78 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @layer20_out_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str213, [1 x i8]* @p_str213, i32 1, i32 1, i16* %layer20_out_V_V, i16* %layer20_out_V_V)"   --->   Operation 78 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer20_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str214, i32 0, i32 0, [1 x i8]* @p_str215, [1 x i8]* @p_str216, [1 x i8]* @p_str217, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str218, [1 x i8]* @p_str219)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 80 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @layer2_out_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str220, [1 x i8]* @p_str220, i32 1, i32 1, i16* %layer2_out_V_V, i16* %layer2_out_V_V)"   --->   Operation 80 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str221, i32 0, i32 0, [1 x i8]* @p_str222, [1 x i8]* @p_str223, [1 x i8]* @p_str224, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str225, [1 x i8]* @p_str226)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 82 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @layer4_out_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str227, [1 x i8]* @p_str227, i32 1, i32 1, i16* %layer4_out_V_V, i16* %layer4_out_V_V)"   --->   Operation 82 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer4_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str228, i32 0, i32 0, [1 x i8]* @p_str229, [1 x i8]* @p_str230, [1 x i8]* @p_str231, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str232, [1 x i8]* @p_str233)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 84 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @layer5_out_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str234, [1 x i8]* @p_str234, i32 1, i32 1, i16* %layer5_out_V_V, i16* %layer5_out_V_V)"   --->   Operation 84 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str235, i32 0, i32 0, [1 x i8]* @p_str236, [1 x i8]* @p_str237, [1 x i8]* @p_str238, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str239, [1 x i8]* @p_str240)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 86 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @layer7_out_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str241, [1 x i8]* @p_str241, i32 1, i32 1, i16* %layer7_out_V_V, i16* %layer7_out_V_V)"   --->   Operation 86 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer7_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str242, i32 0, i32 0, [1 x i8]* @p_str243, [1 x i8]* @p_str244, [1 x i8]* @p_str245, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str246, [1 x i8]* @p_str247)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 88 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @layer8_out_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str248, [1 x i8]* @p_str248, i32 1, i32 1, i16* %layer8_out_V_V, i16* %layer8_out_V_V)"   --->   Operation 88 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer8_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str249, i32 0, i32 0, [1 x i8]* @p_str250, [1 x i8]* @p_str251, [1 x i8]* @p_str252, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str253, [1 x i8]* @p_str254)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 90 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @layer21_out_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str255, [1 x i8]* @p_str255, i32 1, i32 1, i16* %layer21_out_V_V, i16* %layer21_out_V_V)"   --->   Operation 90 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer21_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str256, i32 0, i32 0, [1 x i8]* @p_str257, [1 x i8]* @p_str258, [1 x i8]* @p_str259, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str260, [1 x i8]* @p_str261)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 92 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @layer9_out_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str262, [1 x i8]* @p_str262, i32 1, i32 1, i16* %layer9_out_V_V, i16* %layer9_out_V_V)"   --->   Operation 92 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer9_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str263, i32 0, i32 0, [1 x i8]* @p_str264, [1 x i8]* @p_str265, [1 x i8]* @p_str266, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str267, [1 x i8]* @p_str268)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 94 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @layer11_out_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str269, [1 x i8]* @p_str269, i32 1, i32 1, i16* %layer11_out_V_V, i16* %layer11_out_V_V)"   --->   Operation 94 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str270, i32 0, i32 0, [1 x i8]* @p_str271, [1 x i8]* @p_str272, [1 x i8]* @p_str273, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str274, [1 x i8]* @p_str275)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 96 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @layer12_out_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str276, [1 x i8]* @p_str276, i32 1, i32 1, i16* %layer12_out_V_V, i16* %layer12_out_V_V)"   --->   Operation 96 'specchannel' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer12_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str277, i32 0, i32 0, [1 x i8]* @p_str278, [1 x i8]* @p_str279, [1 x i8]* @p_str280, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str281, [1 x i8]* @p_str282)"   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 98 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @layer14_out_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str283, [1 x i8]* @p_str283, i32 1, i32 1, i16* %layer14_out_V_V, i16* %layer14_out_V_V)"   --->   Operation 98 'specchannel' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer14_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str284, i32 0, i32 0, [1 x i8]* @p_str285, [1 x i8]* @p_str286, [1 x i8]* @p_str287, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str288, [1 x i8]* @p_str289)"   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 100 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @layer15_out_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str290, [1 x i8]* @p_str290, i32 1, i32 1, i16* %layer15_out_V_V, i16* %layer15_out_V_V)"   --->   Operation 100 'specchannel' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer15_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str291, i32 0, i32 0, [1 x i8]* @p_str292, [1 x i8]* @p_str293, [1 x i8]* @p_str294, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str295, [1 x i8]* @p_str296)"   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 102 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @layer17_out_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str297, [1 x i8]* @p_str297, i32 1, i32 1, i16* %layer17_out_V_V, i16* %layer17_out_V_V)"   --->   Operation 102 'specchannel' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer17_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str298, i32 0, i32 0, [1 x i8]* @p_str299, [1 x i8]* @p_str300, [1 x i8]* @p_str301, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str302, [1 x i8]* @p_str303)"   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %conv2d_input_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind" [firmware/myproject.cpp:32]   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer19_out_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind" [firmware/myproject.cpp:32]   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 106 [1/1] (0.00ns)   --->   "call fastcc void @Block__proc(i16* %const_size_in_1, i16* %const_size_out_1)"   --->   Operation 106 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 107 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:132]   --->   Operation 107 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
