Information: The net parasitics of block i2c_master_top are cleared. (TIM-123)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M9
Warning: 923 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M1. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 933 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 460 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 466 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M4. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 229 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M5. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 232 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M6. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 113 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M7. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 76 vertical tracks are found in area (0, 0, 149.68, 148.08) of layer M8. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 55 horizontal tracks are found in area (0, 0, 149.68, 148.08) of layer M9. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.315, wire/via-up 0.330. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   71  Alloctr   72  Proc 1703 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 off                 
global.placement_timing_driven_mode                     :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,149.68,148.08)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   72  Alloctr   72  Proc 1703 
Net statistics:
Total number of nets     = 670
Number of nets to route  = 667
Number of single or zero port nets = 2
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   72  Alloctr   73  Proc 1703 
Average gCell capacity  4.48	 on layer (1)	 M1
Average gCell capacity  7.41	 on layer (2)	 M2
Average gCell capacity  4.25	 on layer (3)	 M3
Average gCell capacity  4.17	 on layer (4)	 M4
Average gCell capacity  2.13	 on layer (5)	 M5
Average gCell capacity  2.10	 on layer (6)	 M6
Average gCell capacity  2.12	 on layer (7)	 M7
Average gCell capacity  1.02	 on layer (8)	 M8
Average gCell capacity  0.72	 on layer (9)	 M9
Average number of tracks per gCell 9.10	 on layer (1)	 M1
Average number of tracks per gCell 9.02	 on layer (2)	 M2
Average number of tracks per gCell 4.57	 on layer (3)	 M3
Average number of tracks per gCell 4.52	 on layer (4)	 M4
Average number of tracks per gCell 2.29	 on layer (5)	 M5
Average number of tracks per gCell 2.29	 on layer (6)	 M6
Average number of tracks per gCell 2.29	 on layer (7)	 M7
Average number of tracks per gCell 1.52	 on layer (8)	 M8
Average number of tracks per gCell 1.16	 on layer (9)	 M9
Number of gCells = 23868
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   72  Alloctr   73  Proc 1703 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   72  Alloctr   73  Proc 1703 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   72  Alloctr   73  Proc 1703 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   73  Alloctr   73  Proc 1703 
Initial. Routing result:
Initial. Both Dirs: Overflow =    71 Max = 3 GRCs =   148 (2.79%)
Initial. H routing: Overflow =    33 Max = 2 (GRCs = 16) GRCs =    98 (3.70%)
Initial. V routing: Overflow =    38 Max = 3 (GRCs =  3) GRCs =    50 (1.89%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    38 Max = 3 (GRCs =  3) GRCs =    50 (1.89%)
Initial. M3         Overflow =    32 Max = 2 (GRCs = 16) GRCs =    97 (3.66%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.04%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 17990.39
Initial. Layer M1 wire length = 2.25
Initial. Layer M2 wire length = 7013.65
Initial. Layer M3 wire length = 7905.18
Initial. Layer M4 wire length = 1533.21
Initial. Layer M5 wire length = 1508.38
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 27.71
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 4915
Initial. Via VIA12C count = 2345
Initial. Via VIA23C count = 2214
Initial. Via VIA34C count = 245
Initial. Via VIA45C count = 104
Initial. Via VIA56C count = 3
Initial. Via VIA67C count = 3
Initial. Via VIA78C count = 1
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   73  Alloctr   73  Proc 1703 
phase1. Routing result:
phase1. Both Dirs: Overflow =    36 Max = 3 GRCs =    59 (1.11%)
phase1. H routing: Overflow =     2 Max = 2 (GRCs =  2) GRCs =    17 (0.64%)
phase1. V routing: Overflow =    34 Max = 3 (GRCs =  2) GRCs =    42 (1.58%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    34 Max = 3 (GRCs =  2) GRCs =    42 (1.58%)
phase1. M3         Overflow =     2 Max = 2 (GRCs =  2) GRCs =    17 (0.64%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 18195.67
phase1. Layer M1 wire length = 2.25
phase1. Layer M2 wire length = 7085.62
phase1. Layer M3 wire length = 7651.12
phase1. Layer M4 wire length = 1676.16
phase1. Layer M5 wire length = 1704.39
phase1. Layer M6 wire length = 5.95
phase1. Layer M7 wire length = 70.18
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 5010
phase1. Via VIA12C count = 2346
phase1. Via VIA23C count = 2199
phase1. Via VIA34C count = 303
phase1. Via VIA45C count = 147
phase1. Via VIA56C count = 7
phase1. Via VIA67C count = 7
phase1. Via VIA78C count = 1
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   73  Alloctr   73  Proc 1703 
phase2. Routing result:
phase2. Both Dirs: Overflow =    32 Max = 3 GRCs =    32 (0.60%)
phase2. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.08%)
phase2. V routing: Overflow =    30 Max = 3 (GRCs =  2) GRCs =    30 (1.13%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    30 Max = 3 (GRCs =  2) GRCs =    30 (1.13%)
phase2. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.08%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 18198.29
phase2. Layer M1 wire length = 2.25
phase2. Layer M2 wire length = 7079.78
phase2. Layer M3 wire length = 7653.73
phase2. Layer M4 wire length = 1682.01
phase2. Layer M5 wire length = 1704.39
phase2. Layer M6 wire length = 5.95
phase2. Layer M7 wire length = 70.18
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 5013
phase2. Via VIA12C count = 2346
phase2. Via VIA23C count = 2200
phase2. Via VIA34C count = 305
phase2. Via VIA45C count = 147
phase2. Via VIA56C count = 7
phase2. Via VIA67C count = 7
phase2. Via VIA78C count = 1
phase2. Via VIA89C count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   73  Alloctr   73  Proc 1703 
phase3. Routing result:
phase3. Both Dirs: Overflow =    32 Max = 3 GRCs =    32 (0.60%)
phase3. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.08%)
phase3. V routing: Overflow =    30 Max = 3 (GRCs =  2) GRCs =    30 (1.13%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =    30 Max = 3 (GRCs =  2) GRCs =    30 (1.13%)
phase3. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.08%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 18198.29
phase3. Layer M1 wire length = 2.25
phase3. Layer M2 wire length = 7079.78
phase3. Layer M3 wire length = 7653.73
phase3. Layer M4 wire length = 1682.01
phase3. Layer M5 wire length = 1704.39
phase3. Layer M6 wire length = 5.95
phase3. Layer M7 wire length = 70.18
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Total Number of Contacts = 5013
phase3. Via VIA12C count = 2346
phase3. Via VIA23C count = 2200
phase3. Via VIA34C count = 305
phase3. Via VIA45C count = 147
phase3. Via VIA56C count = 7
phase3. Via VIA67C count = 7
phase3. Via VIA78C count = 1
phase3. Via VIA89C count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   73  Alloctr   73  Proc 1703 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 13.00 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 12.27 %
Peak    horizontal track utilization = 87.50 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   73  Alloctr   73  Proc 1703 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used   73  Alloctr   73  Proc 1703 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   72  Alloctr   73  Proc 1703 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   68  Alloctr   69  Proc 1703 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 3369 of 7347


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   69  Alloctr   69  Proc 1703 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   69  Alloctr   69  Proc 1703 

Number of wires with overlap after iteration 1 = 1461 of 5570


Wire length and via report:
---------------------------
Number of M1 wires: 148 		 POLYCON: 0
Number of M2 wires: 3140 		 VIA12C: 2414
Number of M3 wires: 1912 		 VIA23C: 2895
Number of M4 wires: 276 		 VIA34C: 414
Number of M5 wires: 85 		 VIA45C: 159
Number of M6 wires: 5 		 VIA56C: 11
Number of M7 wires: 4 		 VIA67C: 7
Number of M8 wires: 0 		 VIA78C: 1
Number of M9 wires: 0 		 VIA89C: 0
Total number of wires: 5570 		 vias: 5901

Total M1 wire length: 77.3
Total M2 wire length: 7400.1
Total M3 wire length: 7992.3
Total M4 wire length: 1900.6
Total M5 wire length: 1700.3
Total M6 wire length: 23.4
Total M7 wire length: 68.1
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 19162.1

Longest M1 wire length: 1.9
Longest M2 wire length: 65.9
Longest M3 wire length: 53.0
Longest M4 wire length: 60.8
Longest M5 wire length: 59.9
Longest M6 wire length: 16.4
Longest M7 wire length: 24.5
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   68  Alloctr   69  Proc 1703 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :	 true                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   74  Alloctr   75  Proc 1703 
Total number of nets = 670, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/30 Partitions, Violations =	18
Routed	2/30 Partitions, Violations =	34
Routed	3/30 Partitions, Violations =	34
Routed	4/30 Partitions, Violations =	40
Routed	5/30 Partitions, Violations =	35
Routed	6/30 Partitions, Violations =	43
Routed	7/30 Partitions, Violations =	45
Routed	8/30 Partitions, Violations =	35
Routed	9/30 Partitions, Violations =	48
Routed	10/30 Partitions, Violations =	61
Routed	11/30 Partitions, Violations =	62
Routed	12/30 Partitions, Violations =	67
Routed	13/30 Partitions, Violations =	96
Routed	14/30 Partitions, Violations =	89
Routed	15/30 Partitions, Violations =	91
Routed	17/30 Partitions, Violations =	89
Routed	18/30 Partitions, Violations =	84
Routed	19/30 Partitions, Violations =	94
Routed	20/30 Partitions, Violations =	91
Routed	21/30 Partitions, Violations =	91
Routed	22/30 Partitions, Violations =	91
Routed	23/30 Partitions, Violations =	101
Routed	24/30 Partitions, Violations =	97
Routed	26/30 Partitions, Violations =	92
Routed	27/30 Partitions, Violations =	83
Routed	29/30 Partitions, Violations =	83

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	83
	Diff net spacing : 48
	Diff net via-cut spacing : 1
	Less than minimum area : 1
	Less than minimum width : 1
	Same net spacing : 2
	Short : 29
	Internal-only types : 1

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 0] Total (MB): Used   83  Alloctr   84  Proc 1703 

End DR iteration 0 with 30 parts

Start DR iteration 1: non-uniform partition
Routed	1/16 Partitions, Violations =	75
Routed	2/16 Partitions, Violations =	68
Routed	3/16 Partitions, Violations =	52
Routed	4/16 Partitions, Violations =	50
Routed	5/16 Partitions, Violations =	46
Routed	6/16 Partitions, Violations =	44
Routed	7/16 Partitions, Violations =	40
Routed	8/16 Partitions, Violations =	35
Routed	9/16 Partitions, Violations =	34
Routed	10/16 Partitions, Violations =	33
Routed	11/16 Partitions, Violations =	19
Routed	12/16 Partitions, Violations =	15
Routed	13/16 Partitions, Violations =	12
Routed	14/16 Partitions, Violations =	6
Routed	15/16 Partitions, Violations =	4
Routed	16/16 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Diff net spacing : 1
	Less than minimum area : 1
	Less than minimum width : 1

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 1] Total (MB): Used   83  Alloctr   84  Proc 1703 

End DR iteration 1 with 16 parts

Start DR iteration 2: non-uniform partition
Routed	1/2 Partitions, Violations =	3
Routed	2/2 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Diff net spacing : 1
	Less than minimum width : 1

[Iter 2] Elapsed real time: 0:00:02 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 2] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 2] Total (MB): Used   83  Alloctr   84  Proc 1703 

End DR iteration 2 with 2 parts

Start DR iteration 3: non-uniform partition
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Diff net spacing : 1
	Less than minimum width : 1

[Iter 3] Elapsed real time: 0:00:02 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 3] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 3] Total (MB): Used   83  Alloctr   84  Proc 1703 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Diff net spacing : 1
	Less than minimum width : 1

[Iter 4] Elapsed real time: 0:00:02 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 4] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 4] Total (MB): Used   83  Alloctr   84  Proc 1703 

End DR iteration 4 with 1 parts

Start DR iteration 5: non-uniform partition
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Diff net spacing : 1
	Less than minimum width : 1

[Iter 5] Elapsed real time: 0:00:02 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 5] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 5] Total (MB): Used   83  Alloctr   84  Proc 1703 

End DR iteration 5 with 1 parts

Start DR iteration 6: non-uniform partition
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Diff net spacing : 1
	Less than minimum width : 1

[Iter 6] Elapsed real time: 0:00:02 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 6] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 6] Total (MB): Used   83  Alloctr   84  Proc 1703 

End DR iteration 6 with 1 parts

Start DR iteration 7: non-uniform partition
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Diff net spacing : 1
	Less than minimum width : 1

[Iter 7] Elapsed real time: 0:00:02 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 7] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 7] Total (MB): Used   83  Alloctr   84  Proc 1703 

End DR iteration 7 with 1 parts

Start DR iteration 8: non-uniform partition
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Diff net spacing : 1
	Less than minimum width : 1

[Iter 8] Elapsed real time: 0:00:03 
[Iter 8] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 8] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 8] Total (MB): Used   83  Alloctr   84  Proc 1703 

End DR iteration 8 with 1 parts

Start DR iteration 9: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Diff net spacing : 1

[Iter 9] Elapsed real time: 0:00:03 
[Iter 9] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 9] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 9] Total (MB): Used   83  Alloctr   84  Proc 1703 

End DR iteration 9 with 1 parts

Start DR iteration 10: non-uniform partition
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Diff net spacing : 1
	Less than minimum width : 1

[Iter 10] Elapsed real time: 0:00:03 
[Iter 10] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 10] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 10] Total (MB): Used   83  Alloctr   84  Proc 1703 

End DR iteration 10 with 1 parts

Start DR iteration 11: non-uniform partition
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Diff net spacing : 1
	Less than minimum width : 1

[Iter 11] Elapsed real time: 0:00:03 
[Iter 11] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 11] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 11] Total (MB): Used   83  Alloctr   84  Proc 1703 

End DR iteration 11 with 1 parts

Start DR iteration 12: non-uniform partition
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Diff net spacing : 1
	Less than minimum width : 1

[Iter 12] Elapsed real time: 0:00:03 
[Iter 12] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 12] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 12] Total (MB): Used   83  Alloctr   84  Proc 1703 

End DR iteration 12 with 1 parts

Start DR iteration 13: non-uniform partition
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Diff net spacing : 1
	Less than minimum width : 1

[Iter 13] Elapsed real time: 0:00:03 
[Iter 13] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 13] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 13] Total (MB): Used   83  Alloctr   84  Proc 1703 

End DR iteration 13 with 1 parts

Start DR iteration 14: non-uniform partition
Routed	1/1 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Diff net spacing : 2
	Same net spacing : 2

[Iter 14] Elapsed real time: 0:00:04 
[Iter 14] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 14] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 14] Total (MB): Used   83  Alloctr   84  Proc 1703 

End DR iteration 14 with 1 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)
[DR] Elapsed real time: 0:00:04 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   68  Alloctr   69  Proc 1703 
[DR: Done] Elapsed real time: 0:00:04 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   68  Alloctr   69  Proc 1703 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 2 aligned/redundant DRCs. (ZRT-305)

DR finished with 2 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Diff net spacing : 1
	Same net spacing : 1



Total Wire Length =                    19061 micron
Total Number of Contacts =             5562
Total Number of Wires =                5308
Total Number of PtConns =              497
Total Number of Routed Wires =       5308
Total Routed Wire Length =           18955 micron
Total Number of Routed Contacts =       5562
	Layer          M1 :         78 micron
	Layer          M2 :       7434 micron
	Layer          M3 :       7976 micron
	Layer          M4 :       1907 micron
	Layer          M5 :       1601 micron
	Layer          M6 :         24 micron
	Layer          M7 :         40 micron
	Layer          M8 :          0 micron
	Layer          M9 :          0 micron
	Via   VIA78C(rot) :          1
	Via        VIA67C :          7
	Via   VIA56C(rot) :         11
	Via        VIA45C :        152
	Via   VIA34C(rot) :        392
	Via        VIA23C :       2623
	Via   VIA23C(rot) :          1
	Via        VIA12C :          7
	Via   VIA12C(rot) :       1896
	Via        VIA12B :         17
	Via   VIA12B(rot) :        455

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 5562 vias)
 
    Layer VIA1       =  0.00% (0      / 2375    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2375    vias)
    Layer VIA2       =  0.00% (0      / 2624    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2624    vias)
    Layer VIA3       =  0.00% (0      / 392     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (392     vias)
    Layer VIA4       =  0.00% (0      / 152     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (152     vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
    Layer VIA6       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
    Layer VIA7       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
 
  Total double via conversion rate    =  0.00% (0 / 5562 vias)
 
    Layer VIA1       =  0.00% (0      / 2375    vias)
    Layer VIA2       =  0.00% (0      / 2624    vias)
    Layer VIA3       =  0.00% (0      / 392     vias)
    Layer VIA4       =  0.00% (0      / 152     vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
    Layer VIA6       =  0.00% (0      / 7       vias)
    Layer VIA7       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 5562 vias)
 
    Layer VIA1       =  0.00% (0      / 2375    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2375    vias)
    Layer VIA2       =  0.00% (0      / 2624    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2624    vias)
    Layer VIA3       =  0.00% (0      / 392     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (392     vias)
    Layer VIA4       =  0.00% (0      / 152     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (152     vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
    Layer VIA6       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
    Layer VIA7       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
 

Total number of nets = 670
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 2
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
