****************************
bsg_binary_plus_one_to_gray
****************************

* Overview

  This module converts binary input + 1 to gray code.

- Port
  
  +---------+------------+----------------+---------------------------------------------+
  |  Type   |    NAME    |      WIDTH     |        DESCRIPTION                          |
  +---------+------------+----------------+---------------------------------------------+ 
  |  INPUT  |   binary_i |     width_p    |      data input port                        |
  +---------+------------+----------------+---------------------------------------------+
  |  OUTPUT |   gray_o   |     width_p    |      data output port                       |
  +---------+------------+----------------+---------------------------------------------+

* Parameter

  +---------------+--------------------------------------------------+------------------------------+
  |     Name      |                 DESCRIPTION                      |           DEFAULT            |
  +---------------+--------------------------------------------------+------------------------------+ 
  |    width_p    | input and output data width.                     |              -1              |
  +---------------+--------------------------------------------------+------------------------------+ 

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_binary_plus_one_to_gray.jpg

**********
bsg_buf
**********

* Overview

  This is a buffer circuit.

- Port
  
  +---------+------------+----------------+---------------------------------------------+
  |  Type   |    NAME    |      WIDTH     |        DESCRIPTION                          |
  +---------+------------+----------------+---------------------------------------------+ 
  |  INPUT  |     i      |     width_p    |      data input port                        |
  +---------+------------+----------------+---------------------------------------------+
  |  OUTPUT |     o      |     width_p    |      data output port                       |
  +---------+------------+----------------+---------------------------------------------+

* Parameter

  +---------------+--------------------------------------------------+------------------------------+
  |     Name      |                 DESCRIPTION                      |           DEFAULT            |
  +---------------+--------------------------------------------------+------------------------------+ 
  |    width_p    | input and output data width.                     |            "inv"             |
  +---------------+--------------------------------------------------+------------------------------+ 

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_buf.jpg
   
************
bsg_buf_ctrl
************

* Overview

  This module buff 1 bit control signal to width_p vector.

- Port
  
  +---------+------------+----------------+---------------------------------------------+
  |  Type   |    NAME    |      WIDTH     |        DESCRIPTION                          |
  +---------+------------+----------------+---------------------------------------------+ 
  |  INPUT  |     i      |        1       |      data input port                        |
  +---------+------------+----------------+---------------------------------------------+
  |  OUTPUT |     o      |     width_p    |      data output port                       |
  +---------+------------+----------------+---------------------------------------------+

* Parameter

  +---------------+--------------------------------------------------+------------------------------+
  |     Name      |                 DESCRIPTION                      |           DEFAULT            |
  +---------------+--------------------------------------------------+------------------------------+ 
  |    width_p    | input and output data width.                     |            "inv"             |
  +---------------+--------------------------------------------------+------------------------------+ 
  |  harden_p     | use harden IP or not                             |              1               |
  +---------------+--------------------------------------------------+------------------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_buf_ctrl.jpg