Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Apr 28 06:23:41 2017
| Host         : matt-samsung running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_axi_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mem_axi_0_0 (xilinx.com:user:mem_axi:1.0) from (Rev. 10) to (Rev. 11)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Apr 28 04:39:47 2017
| Host         : matt-samsung running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_axi_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mem_axi_0_0 (xilinx.com:user:mem_axi:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Apr 28 03:49:07 2017
| Host         : matt-samsung running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_axi_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mem_axi_0_0 (xilinx.com:user:mem_axi:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Apr 28 02:36:25 2017
| Host         : matt-samsung running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_axi_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mem_axi_0_0 (xilinx.com:user:mem_axi:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Apr 28 01:38:48 2017
| Host         : matt-samsung running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_axi_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mem_axi_0_0 (xilinx.com:user:mem_axi:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Apr 27 23:43:22 2017
| Host         : matt-samsung running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_axi_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mem_axi_0_0 (xilinx.com:user:mem_axi:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Apr 27 01:43:15 2017
| Host         : matt-samsung running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_axi_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mem_axi_0_0 (xilinx.com:user:mem_axi:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 26 22:58:12 2017
| Host         : matt-samsung running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_axi_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mem_axi_0_0 (xilinx.com:user:mem_axi:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 26 22:39:28 2017
| Host         : matt-samsung running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_axi_0_0'

1. Summary
----------

SUCCESS in the update of design_1_mem_axi_0_0 (xilinx.com:user:mem_axi:1.0 (Rev. 3)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 26 22:35:15 2017
| Host         : matt-samsung running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_axi_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_mem_axi_0_0 (xilinx.com:user:mem_axi:1.0) from (Rev. 1) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_mem_axi_0_0'.



3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_mem_axi_0_0'. These changes may impact your design.



4. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S00_AXI_ADDR_WIDTH' from '20' to '4' has been ignored for IP 'design_1_mem_axi_0_0'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:mem_axi:1.0 -user_name design_1_mem_axi_0_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {design_1_mem_axi_0_0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips design_1_mem_axi_0_0]


