Analysis & Synthesis report for CodeBlockSegmentation
Mon Mar 30 22:04:45 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |cb_seg|data_fsm:datapath_control_unit|state_reg
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (No Restructuring Performed)
 15. Source assignments for fifo_tb:data_fifo|scfifo:scfifo_component|scfifo_e891:auto_generated|a_dpfifo_le91:dpfifo|altsyncram_bnn1:FIFOram
 16. Source assignments for CRC_size:cb_size_computation|fifo16:fifo16_inst|scfifo:scfifo_component|scfifo_rj91:auto_generated|a_dpfifo_2q91:dpfifo|altsyncram_vgn1:FIFOram
 17. Source assignments for CRC_size:cb_size_computation|fifo20:fifo20_inst|scfifo:scfifo_component|scfifo_mj91:auto_generated|a_dpfifo_tp91:dpfifo|altsyncram_lgn1:FIFOram
 18. Parameter Settings for User Entity Instance: mux_ip:padding_mux|lpm_mux:LPM_MUX_component
 19. Parameter Settings for User Entity Instance: mux_ip:crc_mux|lpm_mux:LPM_MUX_component
 20. Parameter Settings for User Entity Instance: fifo_tb:data_fifo|scfifo:scfifo_component
 21. Parameter Settings for User Entity Instance: crc24:crc_mod|shiftreg:shiftreg_inst|lpm_shiftreg:LPM_SHIFTREG_component
 22. Parameter Settings for User Entity Instance: data_fsm:datapath_control_unit
 23. Parameter Settings for User Entity Instance: data_fsm:datapath_control_unit|counter_16bits:cnt_fill|lpm_counter:LPM_COUNTER_component
 24. Parameter Settings for User Entity Instance: data_fsm:datapath_control_unit|counter_16bits:cnt_cb|lpm_counter:LPM_COUNTER_component
 25. Parameter Settings for User Entity Instance: data_fsm:datapath_control_unit|register_1bit:req_crc|lpm_shiftreg:LPM_SHIFTREG_component
 26. Parameter Settings for User Entity Instance: data_fsm:datapath_control_unit|register_2bits:cm|lpm_shiftreg:LPM_SHIFTREG_component
 27. Parameter Settings for User Entity Instance: data_fsm:datapath_control_unit|register_2bits:cp|lpm_shiftreg:LPM_SHIFTREG_component
 28. Parameter Settings for User Entity Instance: CRC_size:cb_size_computation|fifo16:fifo16_inst|scfifo:scfifo_component
 29. Parameter Settings for User Entity Instance: CRC_size:cb_size_computation|fifo20:fifo20_inst|scfifo:scfifo_component
 30. scfifo Parameter Settings by Entity Instance
 31. lpm_shiftreg Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "CRC_size:cb_size_computation|cal_size:cal_size_inst"
 33. Port Connectivity Checks: "CRC_size:cb_size_computation|fifo16:fifo16_inst"
 34. Port Connectivity Checks: "data_fsm:datapath_control_unit|counter_16bits:cnt_cb"
 35. Port Connectivity Checks: "data_fsm:datapath_control_unit"
 36. Port Connectivity Checks: "crc24:crc_mod"
 37. Port Connectivity Checks: "mux_ip:padding_mux"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages
 41. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Mar 30 22:04:45 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; CodeBlockSegmentation                       ;
; Top-level Entity Name           ; cb_seg                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 154                                         ;
; Total pins                      ; 26                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 5,248                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                ;
+---------------------------------------------------------------------------------+--------------------+-----------------------+
; Option                                                                          ; Setting            ; Default Value         ;
+---------------------------------------------------------------------------------+--------------------+-----------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                       ;
; Top-level entity name                                                           ; cb_seg             ; CodeBlockSegmentation ;
; Family name                                                                     ; Cyclone V          ; Cyclone V             ;
; Maximum processors allowed for parallel compilation                             ; All                ;                       ;
; Restructure Multiplexers                                                        ; Off                ; Auto                  ;
; Optimization Technique                                                          ; Speed              ; Balanced              ;
; Use smart compilation                                                           ; Off                ; Off                   ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                    ;
; Enable compact report table                                                     ; Off                ; Off                   ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                   ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                   ;
; Preserve fewer node names                                                       ; On                 ; On                    ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001          ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993             ;
; State Machine Processing                                                        ; Auto               ; Auto                  ;
; Safe State Machine                                                              ; Off                ; Off                   ;
; Extract Verilog State Machines                                                  ; On                 ; On                    ;
; Extract VHDL State Machines                                                     ; On                 ; On                    ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                   ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                  ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                    ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                    ;
; Parallel Synthesis                                                              ; On                 ; On                    ;
; DSP Block Balancing                                                             ; Auto               ; Auto                  ;
; NOT Gate Push-Back                                                              ; On                 ; On                    ;
; Power-Up Don't Care                                                             ; On                 ; On                    ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                   ;
; Remove Duplicate Registers                                                      ; On                 ; On                    ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                   ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                   ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                   ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                   ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                   ;
; Ignore SOFT Buffers                                                             ; On                 ; On                    ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                   ;
; Carry Chain Length                                                              ; 70                 ; 70                    ;
; Auto Carry Chains                                                               ; On                 ; On                    ;
; Auto Open-Drain Pins                                                            ; On                 ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                   ;
; Auto ROM Replacement                                                            ; On                 ; On                    ;
; Auto RAM Replacement                                                            ; On                 ; On                    ;
; Auto DSP Block Replacement                                                      ; On                 ; On                    ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                  ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                    ;
; Strict RAM Replacement                                                          ; Off                ; Off                   ;
; Allow Synchronous Control Signals                                               ; On                 ; On                    ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                   ;
; Auto Resource Sharing                                                           ; Off                ; Off                   ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                   ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                   ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                   ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                    ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                   ;
; Timing-Driven Synthesis                                                         ; On                 ; On                    ;
; Report Parameter Settings                                                       ; On                 ; On                    ;
; Report Source Assignments                                                       ; On                 ; On                    ;
; Report Connectivity Checks                                                      ; On                 ; On                    ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                   ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                     ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation    ;
; HDL message level                                                               ; Level2             ; Level2                ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                   ;
; Clock MUX Protection                                                            ; On                 ; On                    ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                   ;
; Block Design Naming                                                             ; Auto               ; Auto                  ;
; SDC constraint protection                                                       ; Off                ; Off                   ;
; Synthesis Effort                                                                ; Auto               ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                    ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                   ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium                ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                  ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                    ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                    ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                   ;
+---------------------------------------------------------------------------------+--------------------+-----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                       ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; top_module.v                     ; yes             ; User Verilog HDL File        ; E:/Courses/ECE559/CBSeg/top_module.v                               ;         ;
; CRC_size.sv                      ; yes             ; User SystemVerilog HDL File  ; E:/Courses/ECE559/CBSeg/CRC_size.sv                                ;         ;
; data_path_control.v              ; yes             ; User Verilog HDL File        ; E:/Courses/ECE559/CBSeg/data_path_control.v                        ;         ;
; mux_ip.v                         ; yes             ; User Wizard-Generated File   ; E:/Courses/ECE559/CBSeg/mux_ip.v                                   ;         ;
; fifo_tb.v                        ; yes             ; User Wizard-Generated File   ; E:/Courses/ECE559/CBSeg/fifo_tb.v                                  ;         ;
; shiftreg.v                       ; yes             ; User Wizard-Generated File   ; E:/Courses/ECE559/CBSeg/shiftreg.v                                 ;         ;
; crc24.v                          ; yes             ; User Verilog HDL File        ; E:/Courses/ECE559/CBSeg/crc24.v                                    ;         ;
; counter_16bits.v                 ; yes             ; User Wizard-Generated File   ; E:/Courses/ECE559/CBSeg/counter_16bits.v                           ;         ;
; register_2bits.v                 ; yes             ; User Wizard-Generated File   ; E:/Courses/ECE559/CBSeg/register_2bits.v                           ;         ;
; register_1bit.v                  ; yes             ; User Wizard-Generated File   ; E:/Courses/ECE559/CBSeg/register_1bit.v                            ;         ;
; fifo16.v                         ; yes             ; User Wizard-Generated File   ; E:/Courses/ECE559/CBSeg/fifo16.v                                   ;         ;
; fifo20.v                         ; yes             ; User Wizard-Generated File   ; E:/Courses/ECE559/CBSeg/fifo20.v                                   ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf             ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/muxlut.inc              ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mux_pjc.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/Courses/ECE559/CBSeg/db/mux_pjc.tdf                             ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/scfifo.tdf              ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/a_regfifo.inc           ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/a_dpfifo.inc            ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/a_i2fifo.inc            ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/a_fffifo.inc            ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/a_f2fifo.inc            ;         ;
; db/scfifo_e891.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Courses/ECE559/CBSeg/db/scfifo_e891.tdf                         ;         ;
; db/a_dpfifo_le91.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/Courses/ECE559/CBSeg/db/a_dpfifo_le91.tdf                       ;         ;
; db/altsyncram_bnn1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Courses/ECE559/CBSeg/db/altsyncram_bnn1.tdf                     ;         ;
; db/cmpr_im8.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Courses/ECE559/CBSeg/db/cmpr_im8.tdf                            ;         ;
; db/cntr_vhb.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Courses/ECE559/CBSeg/db/cntr_vhb.tdf                            ;         ;
; db/cntr_ci7.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Courses/ECE559/CBSeg/db/cntr_ci7.tdf                            ;         ;
; db/cntr_0ib.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Courses/ECE559/CBSeg/db/cntr_0ib.tdf                            ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf        ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/dffeea.inc              ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf         ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/cmpconst.inc            ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; f:/quartus/quartus/libraries/megafunctions/alt_counter_stratix.inc ;         ;
; db/cntr_8sj.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Courses/ECE559/CBSeg/db/cntr_8sj.tdf                            ;         ;
; db/scfifo_rj91.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Courses/ECE559/CBSeg/db/scfifo_rj91.tdf                         ;         ;
; db/a_dpfifo_2q91.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/Courses/ECE559/CBSeg/db/a_dpfifo_2q91.tdf                       ;         ;
; db/altsyncram_vgn1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Courses/ECE559/CBSeg/db/altsyncram_vgn1.tdf                     ;         ;
; db/cmpr_4l8.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Courses/ECE559/CBSeg/db/cmpr_4l8.tdf                            ;         ;
; db/cntr_hgb.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Courses/ECE559/CBSeg/db/cntr_hgb.tdf                            ;         ;
; db/cntr_ug7.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Courses/ECE559/CBSeg/db/cntr_ug7.tdf                            ;         ;
; db/cntr_igb.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Courses/ECE559/CBSeg/db/cntr_igb.tdf                            ;         ;
; db/scfifo_mj91.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Courses/ECE559/CBSeg/db/scfifo_mj91.tdf                         ;         ;
; db/a_dpfifo_tp91.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/Courses/ECE559/CBSeg/db/a_dpfifo_tp91.tdf                       ;         ;
; db/altsyncram_lgn1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Courses/ECE559/CBSeg/db/altsyncram_lgn1.tdf                     ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 186       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 315       ;
;     -- 7 input functions                    ; 8         ;
;     -- 6 input functions                    ; 48        ;
;     -- 5 input functions                    ; 41        ;
;     -- 4 input functions                    ; 23        ;
;     -- <=3 input functions                  ; 195       ;
;                                             ;           ;
; Dedicated logic registers                   ; 154       ;
;                                             ;           ;
; I/O pins                                    ; 26        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 5248      ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 191       ;
; Total fan-out                               ; 2235      ;
; Average fan-out                             ; 4.01      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                     ; Entity Name     ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |cb_seg                                        ; 315 (1)             ; 154 (0)                   ; 5248              ; 0          ; 26   ; 0            ; |cb_seg                                                                                                                                                 ; cb_seg          ; work         ;
;    |CRC_size:cb_size_computation|              ; 157 (1)             ; 48 (1)                    ; 1152              ; 0          ; 0    ; 0            ; |cb_seg|CRC_size:cb_size_computation                                                                                                                    ; CRC_size        ; work         ;
;       |cal_size:cal_size_inst|                 ; 102 (102)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|CRC_size:cb_size_computation|cal_size:cal_size_inst                                                                                             ; cal_size        ; work         ;
;       |fifo16:fifo16_inst|                     ; 26 (0)              ; 23 (0)                    ; 512               ; 0          ; 0    ; 0            ; |cb_seg|CRC_size:cb_size_computation|fifo16:fifo16_inst                                                                                                 ; fifo16          ; work         ;
;          |scfifo:scfifo_component|             ; 26 (0)              ; 23 (0)                    ; 512               ; 0          ; 0    ; 0            ; |cb_seg|CRC_size:cb_size_computation|fifo16:fifo16_inst|scfifo:scfifo_component                                                                         ; scfifo          ; work         ;
;             |scfifo_rj91:auto_generated|       ; 26 (0)              ; 23 (0)                    ; 512               ; 0          ; 0    ; 0            ; |cb_seg|CRC_size:cb_size_computation|fifo16:fifo16_inst|scfifo:scfifo_component|scfifo_rj91:auto_generated                                              ; scfifo_rj91     ; work         ;
;                |a_dpfifo_2q91:dpfifo|          ; 26 (12)             ; 23 (9)                    ; 512               ; 0          ; 0    ; 0            ; |cb_seg|CRC_size:cb_size_computation|fifo16:fifo16_inst|scfifo:scfifo_component|scfifo_rj91:auto_generated|a_dpfifo_2q91:dpfifo                         ; a_dpfifo_2q91   ; work         ;
;                   |altsyncram_vgn1:FIFOram|    ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |cb_seg|CRC_size:cb_size_computation|fifo16:fifo16_inst|scfifo:scfifo_component|scfifo_rj91:auto_generated|a_dpfifo_2q91:dpfifo|altsyncram_vgn1:FIFOram ; altsyncram_vgn1 ; work         ;
;                   |cntr_hgb:rd_ptr_msb|        ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|CRC_size:cb_size_computation|fifo16:fifo16_inst|scfifo:scfifo_component|scfifo_rj91:auto_generated|a_dpfifo_2q91:dpfifo|cntr_hgb:rd_ptr_msb     ; cntr_hgb        ; work         ;
;                   |cntr_igb:wr_ptr|            ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|CRC_size:cb_size_computation|fifo16:fifo16_inst|scfifo:scfifo_component|scfifo_rj91:auto_generated|a_dpfifo_2q91:dpfifo|cntr_igb:wr_ptr         ; cntr_igb        ; work         ;
;                   |cntr_ug7:usedw_counter|     ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|CRC_size:cb_size_computation|fifo16:fifo16_inst|scfifo:scfifo_component|scfifo_rj91:auto_generated|a_dpfifo_2q91:dpfifo|cntr_ug7:usedw_counter  ; cntr_ug7        ; work         ;
;       |fifo20:fifo20_inst|                     ; 28 (0)              ; 24 (0)                    ; 640               ; 0          ; 0    ; 0            ; |cb_seg|CRC_size:cb_size_computation|fifo20:fifo20_inst                                                                                                 ; fifo20          ; work         ;
;          |scfifo:scfifo_component|             ; 28 (0)              ; 24 (0)                    ; 640               ; 0          ; 0    ; 0            ; |cb_seg|CRC_size:cb_size_computation|fifo20:fifo20_inst|scfifo:scfifo_component                                                                         ; scfifo          ; work         ;
;             |scfifo_mj91:auto_generated|       ; 28 (0)              ; 24 (0)                    ; 640               ; 0          ; 0    ; 0            ; |cb_seg|CRC_size:cb_size_computation|fifo20:fifo20_inst|scfifo:scfifo_component|scfifo_mj91:auto_generated                                              ; scfifo_mj91     ; work         ;
;                |a_dpfifo_tp91:dpfifo|          ; 28 (14)             ; 24 (10)                   ; 640               ; 0          ; 0    ; 0            ; |cb_seg|CRC_size:cb_size_computation|fifo20:fifo20_inst|scfifo:scfifo_component|scfifo_mj91:auto_generated|a_dpfifo_tp91:dpfifo                         ; a_dpfifo_tp91   ; work         ;
;                   |altsyncram_lgn1:FIFOram|    ; 0 (0)               ; 0 (0)                     ; 640               ; 0          ; 0    ; 0            ; |cb_seg|CRC_size:cb_size_computation|fifo20:fifo20_inst|scfifo:scfifo_component|scfifo_mj91:auto_generated|a_dpfifo_tp91:dpfifo|altsyncram_lgn1:FIFOram ; altsyncram_lgn1 ; work         ;
;                   |cntr_hgb:rd_ptr_msb|        ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|CRC_size:cb_size_computation|fifo20:fifo20_inst|scfifo:scfifo_component|scfifo_mj91:auto_generated|a_dpfifo_tp91:dpfifo|cntr_hgb:rd_ptr_msb     ; cntr_hgb        ; work         ;
;                   |cntr_igb:wr_ptr|            ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|CRC_size:cb_size_computation|fifo20:fifo20_inst|scfifo:scfifo_component|scfifo_mj91:auto_generated|a_dpfifo_tp91:dpfifo|cntr_igb:wr_ptr         ; cntr_igb        ; work         ;
;                   |cntr_ug7:usedw_counter|     ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|CRC_size:cb_size_computation|fifo20:fifo20_inst|scfifo:scfifo_component|scfifo_mj91:auto_generated|a_dpfifo_tp91:dpfifo|cntr_ug7:usedw_counter  ; cntr_ug7        ; work         ;
;    |crc24:crc_mod|                             ; 27 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|crc24:crc_mod                                                                                                                                   ; crc24           ; work         ;
;       |shiftreg:shiftreg_inst|                 ; 27 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|crc24:crc_mod|shiftreg:shiftreg_inst                                                                                                            ; shiftreg        ; work         ;
;          |lpm_shiftreg:LPM_SHIFTREG_component| ; 27 (27)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|crc24:crc_mod|shiftreg:shiftreg_inst|lpm_shiftreg:LPM_SHIFTREG_component                                                                        ; lpm_shiftreg    ; work         ;
;    |data_fsm:datapath_control_unit|            ; 92 (54)             ; 46 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|data_fsm:datapath_control_unit                                                                                                                  ; data_fsm        ; work         ;
;       |counter_16bits:cnt_cb|                  ; 17 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|data_fsm:datapath_control_unit|counter_16bits:cnt_cb                                                                                            ; counter_16bits  ; work         ;
;          |lpm_counter:LPM_COUNTER_component|   ; 17 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|data_fsm:datapath_control_unit|counter_16bits:cnt_cb|lpm_counter:LPM_COUNTER_component                                                          ; lpm_counter     ; work         ;
;             |cntr_8sj:auto_generated|          ; 17 (17)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|data_fsm:datapath_control_unit|counter_16bits:cnt_cb|lpm_counter:LPM_COUNTER_component|cntr_8sj:auto_generated                                  ; cntr_8sj        ; work         ;
;       |counter_16bits:cnt_fill|                ; 17 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|data_fsm:datapath_control_unit|counter_16bits:cnt_fill                                                                                          ; counter_16bits  ; work         ;
;          |lpm_counter:LPM_COUNTER_component|   ; 17 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|data_fsm:datapath_control_unit|counter_16bits:cnt_fill|lpm_counter:LPM_COUNTER_component                                                        ; lpm_counter     ; work         ;
;             |cntr_8sj:auto_generated|          ; 17 (17)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|data_fsm:datapath_control_unit|counter_16bits:cnt_fill|lpm_counter:LPM_COUNTER_component|cntr_8sj:auto_generated                                ; cntr_8sj        ; work         ;
;       |register_1bit:req_crc|                  ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|data_fsm:datapath_control_unit|register_1bit:req_crc                                                                                            ; register_1bit   ; work         ;
;          |lpm_shiftreg:LPM_SHIFTREG_component| ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|data_fsm:datapath_control_unit|register_1bit:req_crc|lpm_shiftreg:LPM_SHIFTREG_component                                                        ; lpm_shiftreg    ; work         ;
;       |register_2bits:cm|                      ; 1 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|data_fsm:datapath_control_unit|register_2bits:cm                                                                                                ; register_2bits  ; work         ;
;          |lpm_shiftreg:LPM_SHIFTREG_component| ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|data_fsm:datapath_control_unit|register_2bits:cm|lpm_shiftreg:LPM_SHIFTREG_component                                                            ; lpm_shiftreg    ; work         ;
;       |register_2bits:cp|                      ; 2 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|data_fsm:datapath_control_unit|register_2bits:cp                                                                                                ; register_2bits  ; work         ;
;          |lpm_shiftreg:LPM_SHIFTREG_component| ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|data_fsm:datapath_control_unit|register_2bits:cp|lpm_shiftreg:LPM_SHIFTREG_component                                                            ; lpm_shiftreg    ; work         ;
;    |fifo_tb:data_fifo|                         ; 37 (0)              ; 36 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |cb_seg|fifo_tb:data_fifo                                                                                                                               ; fifo_tb         ; work         ;
;       |scfifo:scfifo_component|                ; 37 (0)              ; 36 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |cb_seg|fifo_tb:data_fifo|scfifo:scfifo_component                                                                                                       ; scfifo          ; work         ;
;          |scfifo_e891:auto_generated|          ; 37 (0)              ; 36 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |cb_seg|fifo_tb:data_fifo|scfifo:scfifo_component|scfifo_e891:auto_generated                                                                            ; scfifo_e891     ; work         ;
;             |a_dpfifo_le91:dpfifo|             ; 37 (14)             ; 36 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |cb_seg|fifo_tb:data_fifo|scfifo:scfifo_component|scfifo_e891:auto_generated|a_dpfifo_le91:dpfifo                                                       ; a_dpfifo_le91   ; work         ;
;                |altsyncram_bnn1:FIFOram|       ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |cb_seg|fifo_tb:data_fifo|scfifo:scfifo_component|scfifo_e891:auto_generated|a_dpfifo_le91:dpfifo|altsyncram_bnn1:FIFOram                               ; altsyncram_bnn1 ; work         ;
;                |cntr_0ib:wr_ptr|               ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|fifo_tb:data_fifo|scfifo:scfifo_component|scfifo_e891:auto_generated|a_dpfifo_le91:dpfifo|cntr_0ib:wr_ptr                                       ; cntr_0ib        ; work         ;
;                |cntr_vhb:rd_ptr_msb|           ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|fifo_tb:data_fifo|scfifo:scfifo_component|scfifo_e891:auto_generated|a_dpfifo_le91:dpfifo|cntr_vhb:rd_ptr_msb                                   ; cntr_vhb        ; work         ;
;    |mux_ip:crc_mux|                            ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|mux_ip:crc_mux                                                                                                                                  ; mux_ip          ; work         ;
;       |lpm_mux:LPM_MUX_component|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|mux_ip:crc_mux|lpm_mux:LPM_MUX_component                                                                                                        ; lpm_mux         ; work         ;
;          |mux_pjc:auto_generated|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cb_seg|mux_ip:crc_mux|lpm_mux:LPM_MUX_component|mux_pjc:auto_generated                                                                                 ; mux_pjc         ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; CRC_size:cb_size_computation|fifo16:fifo16_inst|scfifo:scfifo_component|scfifo_rj91:auto_generated|a_dpfifo_2q91:dpfifo|altsyncram_vgn1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 16           ; 32           ; 16           ; 512  ; None ;
; CRC_size:cb_size_computation|fifo20:fifo20_inst|scfifo:scfifo_component|scfifo_mj91:auto_generated|a_dpfifo_tp91:dpfifo|altsyncram_lgn1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 20           ; 32           ; 20           ; 640  ; None ;
; fifo_tb:data_fifo|scfifo:scfifo_component|scfifo_e891:auto_generated|a_dpfifo_le91:dpfifo|altsyncram_bnn1:FIFOram|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; 4096         ; 1            ; 4096         ; 1            ; 4096 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                             ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------+------------------+
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |cb_seg|CRC_size:cb_size_computation|fifo16:fifo16_inst        ; fifo16.v         ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |cb_seg|CRC_size:cb_size_computation|fifo20:fifo20_inst        ; fifo20.v         ;
; Altera ; LPM_SHIFTREG ; 18.1    ; N/A          ; N/A          ; |cb_seg|crc24:crc_mod|shiftreg:shiftreg_inst                   ; shiftreg.v       ;
; Altera ; LPM_MUX      ; 18.1    ; N/A          ; N/A          ; |cb_seg|mux_ip:crc_mux                                         ; mux_ip.v         ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |cb_seg|fifo_tb:data_fifo                                      ; fifo_tb.v        ;
; Altera ; LPM_SHIFTREG ; 18.1    ; N/A          ; N/A          ; |cb_seg|data_fsm:datapath_control_unit|register_2bits:cm       ; register_2bits.v ;
; Altera ; LPM_COUNTER  ; 18.1    ; N/A          ; N/A          ; |cb_seg|data_fsm:datapath_control_unit|counter_16bits:cnt_cb   ; counter_16bits.v ;
; Altera ; LPM_COUNTER  ; 18.1    ; N/A          ; N/A          ; |cb_seg|data_fsm:datapath_control_unit|counter_16bits:cnt_fill ; counter_16bits.v ;
; Altera ; LPM_SHIFTREG ; 18.1    ; N/A          ; N/A          ; |cb_seg|data_fsm:datapath_control_unit|register_2bits:cp       ; register_2bits.v ;
; Altera ; LPM_SHIFTREG ; 18.1    ; N/A          ; N/A          ; |cb_seg|data_fsm:datapath_control_unit|register_1bit:req_crc   ; register_1bit.v  ;
; Altera ; LPM_MUX      ; 18.1    ; N/A          ; N/A          ; |cb_seg|mux_ip:padding_mux                                     ; mux_ip.v         ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cb_seg|data_fsm:datapath_control_unit|state_reg                                                                                                                                                  ;
+----------------------+----------------------+-------------------+---------------------+-------------------+---------------------+---------------------+---------------------+--------------------+----------------+
; Name                 ; state_reg.NEXT_BLOCK ; state_reg.OUT_CRC ; state_reg.READ_DATA ; state_reg.FILLING ; state_reg.SEND_SIZE ; state_reg.LOAD_SIZE ; state_reg.READ_SIZE ; state_reg.READ_REQ ; state_reg.IDLE ;
+----------------------+----------------------+-------------------+---------------------+-------------------+---------------------+---------------------+---------------------+--------------------+----------------+
; state_reg.IDLE       ; 0                    ; 0                 ; 0                   ; 0                 ; 0                   ; 0                   ; 0                   ; 0                  ; 0              ;
; state_reg.READ_REQ   ; 0                    ; 0                 ; 0                   ; 0                 ; 0                   ; 0                   ; 0                   ; 1                  ; 1              ;
; state_reg.READ_SIZE  ; 0                    ; 0                 ; 0                   ; 0                 ; 0                   ; 0                   ; 1                   ; 0                  ; 1              ;
; state_reg.LOAD_SIZE  ; 0                    ; 0                 ; 0                   ; 0                 ; 0                   ; 1                   ; 0                   ; 0                  ; 1              ;
; state_reg.SEND_SIZE  ; 0                    ; 0                 ; 0                   ; 0                 ; 1                   ; 0                   ; 0                   ; 0                  ; 1              ;
; state_reg.FILLING    ; 0                    ; 0                 ; 0                   ; 1                 ; 0                   ; 0                   ; 0                   ; 0                  ; 1              ;
; state_reg.READ_DATA  ; 0                    ; 0                 ; 1                   ; 0                 ; 0                   ; 0                   ; 0                   ; 0                  ; 1              ;
; state_reg.OUT_CRC    ; 0                    ; 1                 ; 0                   ; 0                 ; 0                   ; 0                   ; 0                   ; 0                  ; 1              ;
; state_reg.NEXT_BLOCK ; 1                    ; 0                 ; 0                   ; 0                 ; 0                   ; 0                   ; 0                   ; 0                  ; 1              ;
+----------------------+----------------------+-------------------+---------------------+-------------------+---------------------+---------------------+---------------------+--------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                                                           ; Reason for Removal ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; fifo_tb:data_fifo|scfifo:scfifo_component|scfifo_e891:auto_generated|a_dpfifo_le91:dpfifo|cntr_ci7:usedw_counter|counter_reg_bit[0..11] ; Lost fanout        ;
; Total Number of Removed Registers = 12                                                                                                  ;                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 154   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 154   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 113   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; CRC_size:cb_size_computation|prev_stop ; 54      ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |cb_seg|CRC_size:cb_size_computation|cal_size:cal_size_inst|Mux6 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_tb:data_fifo|scfifo:scfifo_component|scfifo_e891:auto_generated|a_dpfifo_le91:dpfifo|altsyncram_bnn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRC_size:cb_size_computation|fifo16:fifo16_inst|scfifo:scfifo_component|scfifo_rj91:auto_generated|a_dpfifo_2q91:dpfifo|altsyncram_vgn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRC_size:cb_size_computation|fifo20:fifo20_inst|scfifo:scfifo_component|scfifo_mj91:auto_generated|a_dpfifo_tp91:dpfifo|altsyncram_lgn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_ip:padding_mux|lpm_mux:LPM_MUX_component ;
+------------------------+-----------+------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                 ;
+------------------------+-----------+------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                       ;
; LPM_WIDTH              ; 1         ; Signed Integer                                       ;
; LPM_SIZE               ; 2         ; Signed Integer                                       ;
; LPM_WIDTHS             ; 1         ; Signed Integer                                       ;
; LPM_PIPELINE           ; 0         ; Untyped                                              ;
; CBXI_PARAMETER         ; mux_pjc   ; Untyped                                              ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                              ;
+------------------------+-----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_ip:crc_mux|lpm_mux:LPM_MUX_component ;
+------------------------+-----------+--------------------------------------------------+
; Parameter Name         ; Value     ; Type                                             ;
+------------------------+-----------+--------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                   ;
; LPM_WIDTH              ; 1         ; Signed Integer                                   ;
; LPM_SIZE               ; 2         ; Signed Integer                                   ;
; LPM_WIDTHS             ; 1         ; Signed Integer                                   ;
; LPM_PIPELINE           ; 0         ; Untyped                                          ;
; CBXI_PARAMETER         ; mux_pjc   ; Untyped                                          ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                          ;
+------------------------+-----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_tb:data_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------+
; Parameter Name          ; Value       ; Type                                           ;
+-------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                 ;
; lpm_width               ; 1           ; Signed Integer                                 ;
; LPM_NUMWORDS            ; 4096        ; Signed Integer                                 ;
; LPM_WIDTHU              ; 12          ; Signed Integer                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                        ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                        ;
; USE_EAB                 ; ON          ; Untyped                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                        ;
; CBXI_PARAMETER          ; scfifo_e891 ; Untyped                                        ;
+-------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: crc24:crc_mod|shiftreg:shiftreg_inst|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                             ;
+------------------------+-----------+----------------------------------------------------------------------------------+
; LPM_WIDTH              ; 24        ; Signed Integer                                                                   ;
; LPM_DIRECTION          ; RIGHT     ; Untyped                                                                          ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                                                          ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                                                          ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                   ;
+------------------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_fsm:datapath_control_unit ;
+----------------+-----------+------------------------------------------------+
; Parameter Name ; Value     ; Type                                           ;
+----------------+-----------+------------------------------------------------+
; IDLE           ; 000000000 ; Unsigned Binary                                ;
; READ_REQ       ; 000000011 ; Unsigned Binary                                ;
; READ_SIZE      ; 000000101 ; Unsigned Binary                                ;
; LOAD_SIZE      ; 000001001 ; Unsigned Binary                                ;
; SEND_SIZE      ; 000010001 ; Unsigned Binary                                ;
; FILLING        ; 000100001 ; Unsigned Binary                                ;
; READ_DATA      ; 001000001 ; Unsigned Binary                                ;
; OUT_CRC        ; 010000001 ; Unsigned Binary                                ;
; NEXT_BLOCK     ; 100000001 ; Unsigned Binary                                ;
+----------------+-----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_fsm:datapath_control_unit|counter_16bits:cnt_fill|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                           ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                 ;
; LPM_WIDTH              ; 16          ; Signed Integer                                                                                 ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                                                        ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                        ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                        ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                        ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                        ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                             ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                             ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                        ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                        ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                        ;
; CBXI_PARAMETER         ; cntr_8sj    ; Untyped                                                                                        ;
+------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_fsm:datapath_control_unit|counter_16bits:cnt_cb|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                         ;
+------------------------+-------------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTH              ; 16          ; Signed Integer                                                                               ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                                                      ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                      ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                      ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                      ;
; CBXI_PARAMETER         ; cntr_8sj    ; Untyped                                                                                      ;
+------------------------+-------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_fsm:datapath_control_unit|register_1bit:req_crc|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+-----------+--------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                             ;
+------------------------+-----------+--------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 1         ; Signed Integer                                                                                   ;
; LPM_DIRECTION          ; LEFT      ; Untyped                                                                                          ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                                                                          ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                                                                          ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                   ;
+------------------------+-----------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_fsm:datapath_control_unit|register_2bits:cm|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+-----------+----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                         ;
+------------------------+-----------+----------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 2         ; Signed Integer                                                                               ;
; LPM_DIRECTION          ; LEFT      ; Untyped                                                                                      ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                                                                      ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                                                                      ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                               ;
+------------------------+-----------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_fsm:datapath_control_unit|register_2bits:cp|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+-----------+----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                         ;
+------------------------+-----------+----------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 2         ; Signed Integer                                                                               ;
; LPM_DIRECTION          ; LEFT      ; Untyped                                                                                      ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                                                                      ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                                                                      ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                               ;
+------------------------+-----------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_size:cb_size_computation|fifo16:fifo16_inst|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                               ;
; lpm_width               ; 16          ; Signed Integer                                                               ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                               ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                      ;
; CBXI_PARAMETER          ; scfifo_rj91 ; Untyped                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_size:cb_size_computation|fifo20:fifo20_inst|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                               ;
; lpm_width               ; 20          ; Signed Integer                                                               ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                               ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                      ;
; CBXI_PARAMETER          ; scfifo_mj91 ; Untyped                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                         ;
+----------------------------+-------------------------------------------------------------------------+
; Name                       ; Value                                                                   ;
+----------------------------+-------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                       ;
; Entity Instance            ; fifo_tb:data_fifo|scfifo:scfifo_component                               ;
;     -- FIFO Type           ; Single Clock                                                            ;
;     -- lpm_width           ; 1                                                                       ;
;     -- LPM_NUMWORDS        ; 4096                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                     ;
;     -- USE_EAB             ; ON                                                                      ;
; Entity Instance            ; CRC_size:cb_size_computation|fifo16:fifo16_inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                            ;
;     -- lpm_width           ; 16                                                                      ;
;     -- LPM_NUMWORDS        ; 32                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                     ;
;     -- USE_EAB             ; ON                                                                      ;
; Entity Instance            ; CRC_size:cb_size_computation|fifo20:fifo20_inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                            ;
;     -- lpm_width           ; 20                                                                      ;
;     -- LPM_NUMWORDS        ; 32                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                     ;
;     -- USE_EAB             ; ON                                                                      ;
+----------------------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                        ;
; Entity Instance            ; crc24:crc_mod|shiftreg:shiftreg_inst|lpm_shiftreg:LPM_SHIFTREG_component                 ;
;     -- LPM_WIDTH           ; 24                                                                                       ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                    ;
; Entity Instance            ; data_fsm:datapath_control_unit|register_1bit:req_crc|lpm_shiftreg:LPM_SHIFTREG_component ;
;     -- LPM_WIDTH           ; 1                                                                                        ;
;     -- LPM_DIRECTION       ; LEFT                                                                                     ;
; Entity Instance            ; data_fsm:datapath_control_unit|register_2bits:cm|lpm_shiftreg:LPM_SHIFTREG_component     ;
;     -- LPM_WIDTH           ; 2                                                                                        ;
;     -- LPM_DIRECTION       ; LEFT                                                                                     ;
; Entity Instance            ; data_fsm:datapath_control_unit|register_2bits:cp|lpm_shiftreg:LPM_SHIFTREG_component     ;
;     -- LPM_WIDTH           ; 2                                                                                        ;
;     -- LPM_DIRECTION       ; LEFT                                                                                     ;
+----------------------------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_size:cb_size_computation|cal_size:cal_size_inst"                                            ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; max_exceed_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_size:cb_size_computation|fifo16:fifo16_inst"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_fsm:datapath_control_unit|counter_16bits:cnt_cb" ;
+--------------+-------+----------+------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                        ;
+--------------+-------+----------+------------------------------------------------+
; data[15..13] ; Input ; Info     ; Stuck at GND                                   ;
; data[9..6]   ; Input ; Info     ; Stuck at GND                                   ;
; data[4..0]   ; Input ; Info     ; Stuck at GND                                   ;
+--------------+-------+----------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_fsm:datapath_control_unit"                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; wreq_itl_fifo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wreq_enc_fifo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "crc24:crc_mod"                                                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; crc_out[23..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "mux_ip:padding_mux" ;
+-------+-------+----------+---------------------+
; Port  ; Type  ; Severity ; Details             ;
+-------+-------+----------+---------------------+
; data0 ; Input ; Info     ; Stuck at GND        ;
+-------+-------+----------+---------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 154                         ;
;     CLR               ; 41                          ;
;     ENA CLR           ; 81                          ;
;     ENA CLR SLD       ; 32                          ;
; arriav_lcell_comb     ; 315                         ;
;     arith             ; 147                         ;
;         1 data inputs ; 139                         ;
;         2 data inputs ; 8                           ;
;     extend            ; 8                           ;
;         7 data inputs ; 8                           ;
;     normal            ; 160                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 29                          ;
;         3 data inputs ; 14                          ;
;         4 data inputs ; 23                          ;
;         5 data inputs ; 41                          ;
;         6 data inputs ; 48                          ;
; boundary_port         ; 26                          ;
; stratixv_ram_block    ; 37                          ;
;                       ;                             ;
; Max LUT depth         ; 3.70                        ;
; Average LUT depth     ; 2.05                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Mar 30 22:04:10 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CodeBlockSegmentation -c CodeBlockSegmentation
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file top_module.v
    Info (12023): Found entity 1: cb_seg File: E:/Courses/ECE559/CBSeg/top_module.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file crc_size.sv
    Info (12023): Found entity 1: cal_size File: E:/Courses/ECE559/CBSeg/CRC_size.sv Line: 2
    Info (12023): Found entity 2: CRC_size File: E:/Courses/ECE559/CBSeg/CRC_size.sv Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file data_path_control.v
    Info (12023): Found entity 1: data_fsm File: E:/Courses/ECE559/CBSeg/data_path_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_ip.v
    Info (12023): Found entity 1: mux_ip File: E:/Courses/ECE559/CBSeg/mux_ip.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fifo_tb.v
    Info (12023): Found entity 1: fifo_tb File: E:/Courses/ECE559/CBSeg/fifo_tb.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file shiftreg.v
    Info (12023): Found entity 1: shiftreg File: E:/Courses/ECE559/CBSeg/shiftreg.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file crc24.v
    Info (12023): Found entity 1: crc24 File: E:/Courses/ECE559/CBSeg/crc24.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter_16bits.v
    Info (12023): Found entity 1: counter_16bits File: E:/Courses/ECE559/CBSeg/counter_16bits.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file counter_5bits.v
    Info (12023): Found entity 1: counter_5bits File: E:/Courses/ECE559/CBSeg/counter_5bits.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file register_2bits.v
    Info (12023): Found entity 1: register_2bits File: E:/Courses/ECE559/CBSeg/register_2bits.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file register_1bit.v
    Info (12023): Found entity 1: register_1bit File: E:/Courses/ECE559/CBSeg/register_1bit.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fifo16.v
    Info (12023): Found entity 1: fifo16 File: E:/Courses/ECE559/CBSeg/fifo16.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fifo20.v
    Info (12023): Found entity 1: fifo20 File: E:/Courses/ECE559/CBSeg/fifo20.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file itl_fifo.v
    Info (12023): Found entity 1: itl_fifo File: E:/Courses/ECE559/CBSeg/itl_fifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file enc_fifo.v
    Info (12023): Found entity 1: enc_fifo File: E:/Courses/ECE559/CBSeg/enc_fifo.v Line: 39
Info (12127): Elaborating entity "cb_seg" for the top level hierarchy
Info (12128): Elaborating entity "mux_ip" for hierarchy "mux_ip:padding_mux" File: E:/Courses/ECE559/CBSeg/top_module.v Line: 53
Info (12128): Elaborating entity "lpm_mux" for hierarchy "mux_ip:padding_mux|lpm_mux:LPM_MUX_component" File: E:/Courses/ECE559/CBSeg/mux_ip.v Line: 69
Info (12130): Elaborated megafunction instantiation "mux_ip:padding_mux|lpm_mux:LPM_MUX_component" File: E:/Courses/ECE559/CBSeg/mux_ip.v Line: 69
Info (12133): Instantiated megafunction "mux_ip:padding_mux|lpm_mux:LPM_MUX_component" with the following parameter: File: E:/Courses/ECE559/CBSeg/mux_ip.v Line: 69
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_pjc.tdf
    Info (12023): Found entity 1: mux_pjc File: E:/Courses/ECE559/CBSeg/db/mux_pjc.tdf Line: 22
Info (12128): Elaborating entity "mux_pjc" for hierarchy "mux_ip:padding_mux|lpm_mux:LPM_MUX_component|mux_pjc:auto_generated" File: f:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "fifo_tb" for hierarchy "fifo_tb:data_fifo" File: E:/Courses/ECE559/CBSeg/top_module.v Line: 70
Info (12128): Elaborating entity "scfifo" for hierarchy "fifo_tb:data_fifo|scfifo:scfifo_component" File: E:/Courses/ECE559/CBSeg/fifo_tb.v Line: 74
Info (12130): Elaborated megafunction instantiation "fifo_tb:data_fifo|scfifo:scfifo_component" File: E:/Courses/ECE559/CBSeg/fifo_tb.v Line: 74
Info (12133): Instantiated megafunction "fifo_tb:data_fifo|scfifo:scfifo_component" with the following parameter: File: E:/Courses/ECE559/CBSeg/fifo_tb.v Line: 74
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_e891.tdf
    Info (12023): Found entity 1: scfifo_e891 File: E:/Courses/ECE559/CBSeg/db/scfifo_e891.tdf Line: 24
Info (12128): Elaborating entity "scfifo_e891" for hierarchy "fifo_tb:data_fifo|scfifo:scfifo_component|scfifo_e891:auto_generated" File: f:/quartus/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_le91.tdf
    Info (12023): Found entity 1: a_dpfifo_le91 File: E:/Courses/ECE559/CBSeg/db/a_dpfifo_le91.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_le91" for hierarchy "fifo_tb:data_fifo|scfifo:scfifo_component|scfifo_e891:auto_generated|a_dpfifo_le91:dpfifo" File: E:/Courses/ECE559/CBSeg/db/scfifo_e891.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bnn1.tdf
    Info (12023): Found entity 1: altsyncram_bnn1 File: E:/Courses/ECE559/CBSeg/db/altsyncram_bnn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bnn1" for hierarchy "fifo_tb:data_fifo|scfifo:scfifo_component|scfifo_e891:auto_generated|a_dpfifo_le91:dpfifo|altsyncram_bnn1:FIFOram" File: E:/Courses/ECE559/CBSeg/db/a_dpfifo_le91.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_im8.tdf
    Info (12023): Found entity 1: cmpr_im8 File: E:/Courses/ECE559/CBSeg/db/cmpr_im8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_im8" for hierarchy "fifo_tb:data_fifo|scfifo:scfifo_component|scfifo_e891:auto_generated|a_dpfifo_le91:dpfifo|cmpr_im8:almost_full_comparer" File: E:/Courses/ECE559/CBSeg/db/a_dpfifo_le91.tdf Line: 52
Info (12128): Elaborating entity "cmpr_im8" for hierarchy "fifo_tb:data_fifo|scfifo:scfifo_component|scfifo_e891:auto_generated|a_dpfifo_le91:dpfifo|cmpr_im8:two_comparison" File: E:/Courses/ECE559/CBSeg/db/a_dpfifo_le91.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vhb.tdf
    Info (12023): Found entity 1: cntr_vhb File: E:/Courses/ECE559/CBSeg/db/cntr_vhb.tdf Line: 25
Info (12128): Elaborating entity "cntr_vhb" for hierarchy "fifo_tb:data_fifo|scfifo:scfifo_component|scfifo_e891:auto_generated|a_dpfifo_le91:dpfifo|cntr_vhb:rd_ptr_msb" File: E:/Courses/ECE559/CBSeg/db/a_dpfifo_le91.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ci7.tdf
    Info (12023): Found entity 1: cntr_ci7 File: E:/Courses/ECE559/CBSeg/db/cntr_ci7.tdf Line: 25
Info (12128): Elaborating entity "cntr_ci7" for hierarchy "fifo_tb:data_fifo|scfifo:scfifo_component|scfifo_e891:auto_generated|a_dpfifo_le91:dpfifo|cntr_ci7:usedw_counter" File: E:/Courses/ECE559/CBSeg/db/a_dpfifo_le91.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ib.tdf
    Info (12023): Found entity 1: cntr_0ib File: E:/Courses/ECE559/CBSeg/db/cntr_0ib.tdf Line: 25
Info (12128): Elaborating entity "cntr_0ib" for hierarchy "fifo_tb:data_fifo|scfifo:scfifo_component|scfifo_e891:auto_generated|a_dpfifo_le91:dpfifo|cntr_0ib:wr_ptr" File: E:/Courses/ECE559/CBSeg/db/a_dpfifo_le91.tdf Line: 56
Info (12128): Elaborating entity "crc24" for hierarchy "crc24:crc_mod" File: E:/Courses/ECE559/CBSeg/top_module.v Line: 81
Info (12128): Elaborating entity "shiftreg" for hierarchy "crc24:crc_mod|shiftreg:shiftreg_inst" File: E:/Courses/ECE559/CBSeg/crc24.v Line: 24
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "crc24:crc_mod|shiftreg:shiftreg_inst|lpm_shiftreg:LPM_SHIFTREG_component" File: E:/Courses/ECE559/CBSeg/shiftreg.v Line: 74
Info (12130): Elaborated megafunction instantiation "crc24:crc_mod|shiftreg:shiftreg_inst|lpm_shiftreg:LPM_SHIFTREG_component" File: E:/Courses/ECE559/CBSeg/shiftreg.v Line: 74
Info (12133): Instantiated megafunction "crc24:crc_mod|shiftreg:shiftreg_inst|lpm_shiftreg:LPM_SHIFTREG_component" with the following parameter: File: E:/Courses/ECE559/CBSeg/shiftreg.v Line: 74
    Info (12134): Parameter "lpm_direction" = "RIGHT"
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "24"
Info (12128): Elaborating entity "data_fsm" for hierarchy "data_fsm:datapath_control_unit" File: E:/Courses/ECE559/CBSeg/top_module.v Line: 134
Info (12128): Elaborating entity "counter_16bits" for hierarchy "data_fsm:datapath_control_unit|counter_16bits:cnt_fill" File: E:/Courses/ECE559/CBSeg/data_path_control.v Line: 66
Info (12128): Elaborating entity "lpm_counter" for hierarchy "data_fsm:datapath_control_unit|counter_16bits:cnt_fill|lpm_counter:LPM_COUNTER_component" File: E:/Courses/ECE559/CBSeg/counter_16bits.v Line: 72
Info (12130): Elaborated megafunction instantiation "data_fsm:datapath_control_unit|counter_16bits:cnt_fill|lpm_counter:LPM_COUNTER_component" File: E:/Courses/ECE559/CBSeg/counter_16bits.v Line: 72
Info (12133): Instantiated megafunction "data_fsm:datapath_control_unit|counter_16bits:cnt_fill|lpm_counter:LPM_COUNTER_component" with the following parameter: File: E:/Courses/ECE559/CBSeg/counter_16bits.v Line: 72
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8sj.tdf
    Info (12023): Found entity 1: cntr_8sj File: E:/Courses/ECE559/CBSeg/db/cntr_8sj.tdf Line: 25
Info (12128): Elaborating entity "cntr_8sj" for hierarchy "data_fsm:datapath_control_unit|counter_16bits:cnt_fill|lpm_counter:LPM_COUNTER_component|cntr_8sj:auto_generated" File: f:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "register_1bit" for hierarchy "data_fsm:datapath_control_unit|register_1bit:req_crc" File: E:/Courses/ECE559/CBSeg/data_path_control.v Line: 84
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "data_fsm:datapath_control_unit|register_1bit:req_crc|lpm_shiftreg:LPM_SHIFTREG_component" File: E:/Courses/ECE559/CBSeg/register_1bit.v Line: 72
Info (12130): Elaborated megafunction instantiation "data_fsm:datapath_control_unit|register_1bit:req_crc|lpm_shiftreg:LPM_SHIFTREG_component" File: E:/Courses/ECE559/CBSeg/register_1bit.v Line: 72
Info (12133): Instantiated megafunction "data_fsm:datapath_control_unit|register_1bit:req_crc|lpm_shiftreg:LPM_SHIFTREG_component" with the following parameter: File: E:/Courses/ECE559/CBSeg/register_1bit.v Line: 72
    Info (12134): Parameter "lpm_direction" = "LEFT"
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "1"
Info (12128): Elaborating entity "register_2bits" for hierarchy "data_fsm:datapath_control_unit|register_2bits:cm" File: E:/Courses/ECE559/CBSeg/data_path_control.v Line: 93
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "data_fsm:datapath_control_unit|register_2bits:cm|lpm_shiftreg:LPM_SHIFTREG_component" File: E:/Courses/ECE559/CBSeg/register_2bits.v Line: 72
Info (12130): Elaborated megafunction instantiation "data_fsm:datapath_control_unit|register_2bits:cm|lpm_shiftreg:LPM_SHIFTREG_component" File: E:/Courses/ECE559/CBSeg/register_2bits.v Line: 72
Info (12133): Instantiated megafunction "data_fsm:datapath_control_unit|register_2bits:cm|lpm_shiftreg:LPM_SHIFTREG_component" with the following parameter: File: E:/Courses/ECE559/CBSeg/register_2bits.v Line: 72
    Info (12134): Parameter "lpm_direction" = "LEFT"
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "2"
Info (12128): Elaborating entity "CRC_size" for hierarchy "CRC_size:cb_size_computation" File: E:/Courses/ECE559/CBSeg/top_module.v Line: 146
Info (12128): Elaborating entity "fifo16" for hierarchy "CRC_size:cb_size_computation|fifo16:fifo16_inst" File: E:/Courses/ECE559/CBSeg/CRC_size.sv Line: 68
Info (12128): Elaborating entity "scfifo" for hierarchy "CRC_size:cb_size_computation|fifo16:fifo16_inst|scfifo:scfifo_component" File: E:/Courses/ECE559/CBSeg/fifo16.v Line: 78
Info (12130): Elaborated megafunction instantiation "CRC_size:cb_size_computation|fifo16:fifo16_inst|scfifo:scfifo_component" File: E:/Courses/ECE559/CBSeg/fifo16.v Line: 78
Info (12133): Instantiated megafunction "CRC_size:cb_size_computation|fifo16:fifo16_inst|scfifo:scfifo_component" with the following parameter: File: E:/Courses/ECE559/CBSeg/fifo16.v Line: 78
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_rj91.tdf
    Info (12023): Found entity 1: scfifo_rj91 File: E:/Courses/ECE559/CBSeg/db/scfifo_rj91.tdf Line: 24
Info (12128): Elaborating entity "scfifo_rj91" for hierarchy "CRC_size:cb_size_computation|fifo16:fifo16_inst|scfifo:scfifo_component|scfifo_rj91:auto_generated" File: f:/quartus/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_2q91.tdf
    Info (12023): Found entity 1: a_dpfifo_2q91 File: E:/Courses/ECE559/CBSeg/db/a_dpfifo_2q91.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_2q91" for hierarchy "CRC_size:cb_size_computation|fifo16:fifo16_inst|scfifo:scfifo_component|scfifo_rj91:auto_generated|a_dpfifo_2q91:dpfifo" File: E:/Courses/ECE559/CBSeg/db/scfifo_rj91.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vgn1.tdf
    Info (12023): Found entity 1: altsyncram_vgn1 File: E:/Courses/ECE559/CBSeg/db/altsyncram_vgn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vgn1" for hierarchy "CRC_size:cb_size_computation|fifo16:fifo16_inst|scfifo:scfifo_component|scfifo_rj91:auto_generated|a_dpfifo_2q91:dpfifo|altsyncram_vgn1:FIFOram" File: E:/Courses/ECE559/CBSeg/db/a_dpfifo_2q91.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_4l8.tdf
    Info (12023): Found entity 1: cmpr_4l8 File: E:/Courses/ECE559/CBSeg/db/cmpr_4l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_4l8" for hierarchy "CRC_size:cb_size_computation|fifo16:fifo16_inst|scfifo:scfifo_component|scfifo_rj91:auto_generated|a_dpfifo_2q91:dpfifo|cmpr_4l8:almost_full_comparer" File: E:/Courses/ECE559/CBSeg/db/a_dpfifo_2q91.tdf Line: 53
Info (12128): Elaborating entity "cmpr_4l8" for hierarchy "CRC_size:cb_size_computation|fifo16:fifo16_inst|scfifo:scfifo_component|scfifo_rj91:auto_generated|a_dpfifo_2q91:dpfifo|cmpr_4l8:two_comparison" File: E:/Courses/ECE559/CBSeg/db/a_dpfifo_2q91.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf
    Info (12023): Found entity 1: cntr_hgb File: E:/Courses/ECE559/CBSeg/db/cntr_hgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_hgb" for hierarchy "CRC_size:cb_size_computation|fifo16:fifo16_inst|scfifo:scfifo_component|scfifo_rj91:auto_generated|a_dpfifo_2q91:dpfifo|cntr_hgb:rd_ptr_msb" File: E:/Courses/ECE559/CBSeg/db/a_dpfifo_2q91.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ug7.tdf
    Info (12023): Found entity 1: cntr_ug7 File: E:/Courses/ECE559/CBSeg/db/cntr_ug7.tdf Line: 25
Info (12128): Elaborating entity "cntr_ug7" for hierarchy "CRC_size:cb_size_computation|fifo16:fifo16_inst|scfifo:scfifo_component|scfifo_rj91:auto_generated|a_dpfifo_2q91:dpfifo|cntr_ug7:usedw_counter" File: E:/Courses/ECE559/CBSeg/db/a_dpfifo_2q91.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf
    Info (12023): Found entity 1: cntr_igb File: E:/Courses/ECE559/CBSeg/db/cntr_igb.tdf Line: 25
Info (12128): Elaborating entity "cntr_igb" for hierarchy "CRC_size:cb_size_computation|fifo16:fifo16_inst|scfifo:scfifo_component|scfifo_rj91:auto_generated|a_dpfifo_2q91:dpfifo|cntr_igb:wr_ptr" File: E:/Courses/ECE559/CBSeg/db/a_dpfifo_2q91.tdf Line: 57
Info (12128): Elaborating entity "fifo20" for hierarchy "CRC_size:cb_size_computation|fifo20:fifo20_inst" File: E:/Courses/ECE559/CBSeg/CRC_size.sv Line: 74
Info (12128): Elaborating entity "scfifo" for hierarchy "CRC_size:cb_size_computation|fifo20:fifo20_inst|scfifo:scfifo_component" File: E:/Courses/ECE559/CBSeg/fifo20.v Line: 78
Info (12130): Elaborated megafunction instantiation "CRC_size:cb_size_computation|fifo20:fifo20_inst|scfifo:scfifo_component" File: E:/Courses/ECE559/CBSeg/fifo20.v Line: 78
Info (12133): Instantiated megafunction "CRC_size:cb_size_computation|fifo20:fifo20_inst|scfifo:scfifo_component" with the following parameter: File: E:/Courses/ECE559/CBSeg/fifo20.v Line: 78
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "20"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_mj91.tdf
    Info (12023): Found entity 1: scfifo_mj91 File: E:/Courses/ECE559/CBSeg/db/scfifo_mj91.tdf Line: 24
Info (12128): Elaborating entity "scfifo_mj91" for hierarchy "CRC_size:cb_size_computation|fifo20:fifo20_inst|scfifo:scfifo_component|scfifo_mj91:auto_generated" File: f:/quartus/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_tp91.tdf
    Info (12023): Found entity 1: a_dpfifo_tp91 File: E:/Courses/ECE559/CBSeg/db/a_dpfifo_tp91.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_tp91" for hierarchy "CRC_size:cb_size_computation|fifo20:fifo20_inst|scfifo:scfifo_component|scfifo_mj91:auto_generated|a_dpfifo_tp91:dpfifo" File: E:/Courses/ECE559/CBSeg/db/scfifo_mj91.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lgn1.tdf
    Info (12023): Found entity 1: altsyncram_lgn1 File: E:/Courses/ECE559/CBSeg/db/altsyncram_lgn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lgn1" for hierarchy "CRC_size:cb_size_computation|fifo20:fifo20_inst|scfifo:scfifo_component|scfifo_mj91:auto_generated|a_dpfifo_tp91:dpfifo|altsyncram_lgn1:FIFOram" File: E:/Courses/ECE559/CBSeg/db/a_dpfifo_tp91.tdf Line: 45
Info (12128): Elaborating entity "cal_size" for hierarchy "CRC_size:cb_size_computation|cal_size:cal_size_inst" File: E:/Courses/ECE559/CBSeg/CRC_size.sv Line: 80
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/Courses/ECE559/CBSeg/output_files/CodeBlockSegmentation.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 403 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 340 logic cells
    Info (21064): Implemented 37 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4872 megabytes
    Info: Processing ended: Mon Mar 30 22:04:45 2020
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:01:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Courses/ECE559/CBSeg/output_files/CodeBlockSegmentation.map.smsg.


