Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jan  9 13:51:40 2026
| Host         : LenovoDeRaul running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Ascensor_timing_summary_routed.rpt -pb Ascensor_timing_summary_routed.pb -rpx Ascensor_timing_summary_routed.rpx -warn_on_violation
| Design       : Ascensor
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.514        0.000                      0                   73        0.223        0.000                      0                   73        4.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.514        0.000                      0                   73        0.223        0.000                      0                   73        4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 1.948ns (46.354%)  route 2.254ns (53.646%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.720     5.323    u_fsm/CLK
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.478     5.801 f  u_fsm/timer_cnt_espera_reg[9]/Q
                         net (fo=3, routed)           0.840     6.640    u_fsm/timer_cnt_espera[9]
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.301     6.941 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.941    u_fsm/i__carry_i_8_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.454 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.571    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.800 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.437     8.237    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.310     8.547 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          0.978     9.525    u_fsm/timer_cnt_espera[28]_i_1_n_0
    SLICE_X4Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.598    15.021    u_fsm/CLK
    SLICE_X4Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y85          FDCE (Setup_fdce_C_CE)      -0.205    15.039    u_fsm/timer_cnt_espera_reg[0]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 1.948ns (46.272%)  route 2.262ns (53.728%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.720     5.323    u_fsm/CLK
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.478     5.801 f  u_fsm/timer_cnt_espera_reg[9]/Q
                         net (fo=3, routed)           0.840     6.640    u_fsm/timer_cnt_espera[9]
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.301     6.941 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.941    u_fsm/i__carry_i_8_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.454 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.571    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.800 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.437     8.237    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.310     8.547 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          0.985     9.533    u_fsm/timer_cnt_espera[28]_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.600    15.023    u_fsm/CLK
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[10]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X2Y86          FDCE (Setup_fdce_C_CE)      -0.169    15.118    u_fsm/timer_cnt_espera_reg[10]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 1.948ns (46.272%)  route 2.262ns (53.728%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.720     5.323    u_fsm/CLK
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.478     5.801 f  u_fsm/timer_cnt_espera_reg[9]/Q
                         net (fo=3, routed)           0.840     6.640    u_fsm/timer_cnt_espera[9]
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.301     6.941 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.941    u_fsm/i__carry_i_8_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.454 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.571    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.800 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.437     8.237    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.310     8.547 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          0.985     9.533    u_fsm/timer_cnt_espera[28]_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.600    15.023    u_fsm/CLK
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[11]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X2Y86          FDCE (Setup_fdce_C_CE)      -0.169    15.118    u_fsm/timer_cnt_espera_reg[11]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 1.948ns (46.272%)  route 2.262ns (53.728%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.720     5.323    u_fsm/CLK
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.478     5.801 f  u_fsm/timer_cnt_espera_reg[9]/Q
                         net (fo=3, routed)           0.840     6.640    u_fsm/timer_cnt_espera[9]
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.301     6.941 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.941    u_fsm/i__carry_i_8_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.454 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.571    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.800 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.437     8.237    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.310     8.547 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          0.985     9.533    u_fsm/timer_cnt_espera[28]_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.600    15.023    u_fsm/CLK
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[12]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X2Y86          FDCE (Setup_fdce_C_CE)      -0.169    15.118    u_fsm/timer_cnt_espera_reg[12]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 1.948ns (46.272%)  route 2.262ns (53.728%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.720     5.323    u_fsm/CLK
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.478     5.801 f  u_fsm/timer_cnt_espera_reg[9]/Q
                         net (fo=3, routed)           0.840     6.640    u_fsm/timer_cnt_espera[9]
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.301     6.941 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.941    u_fsm/i__carry_i_8_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.454 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.571    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.800 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.437     8.237    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.310     8.547 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          0.985     9.533    u_fsm/timer_cnt_espera[28]_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.600    15.023    u_fsm/CLK
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[9]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X2Y86          FDCE (Setup_fdce_C_CE)      -0.169    15.118    u_fsm/timer_cnt_espera_reg[9]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 1.948ns (49.798%)  route 1.964ns (50.203%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.720     5.323    u_fsm/CLK
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.478     5.801 f  u_fsm/timer_cnt_espera_reg[9]/Q
                         net (fo=3, routed)           0.840     6.640    u_fsm/timer_cnt_espera[9]
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.301     6.941 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.941    u_fsm/i__carry_i_8_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.454 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.571    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.800 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.437     8.237    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.310     8.547 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          0.687     9.235    u_fsm/timer_cnt_espera[28]_i_1_n_0
    SLICE_X4Y87          FDCE                                         r  u_fsm/timer_cnt_espera_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.599    15.022    u_fsm/CLK
    SLICE_X4Y87          FDCE                                         r  u_fsm/timer_cnt_espera_reg[13]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X4Y87          FDCE (Setup_fdce_C_CE)      -0.205    15.040    u_fsm/timer_cnt_espera_reg[13]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 1.948ns (49.798%)  route 1.964ns (50.203%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.720     5.323    u_fsm/CLK
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.478     5.801 f  u_fsm/timer_cnt_espera_reg[9]/Q
                         net (fo=3, routed)           0.840     6.640    u_fsm/timer_cnt_espera[9]
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.301     6.941 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.941    u_fsm/i__carry_i_8_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.454 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.571    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.800 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.437     8.237    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.310     8.547 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          0.687     9.235    u_fsm/timer_cnt_espera[28]_i_1_n_0
    SLICE_X4Y87          FDCE                                         r  u_fsm/timer_cnt_espera_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.599    15.022    u_fsm/CLK
    SLICE_X4Y87          FDCE                                         r  u_fsm/timer_cnt_espera_reg[14]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X4Y87          FDCE (Setup_fdce_C_CE)      -0.205    15.040    u_fsm/timer_cnt_espera_reg[14]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 1.948ns (49.798%)  route 1.964ns (50.203%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.720     5.323    u_fsm/CLK
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.478     5.801 f  u_fsm/timer_cnt_espera_reg[9]/Q
                         net (fo=3, routed)           0.840     6.640    u_fsm/timer_cnt_espera[9]
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.301     6.941 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.941    u_fsm/i__carry_i_8_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.454 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.571    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.800 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.437     8.237    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.310     8.547 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          0.687     9.235    u_fsm/timer_cnt_espera[28]_i_1_n_0
    SLICE_X4Y87          FDCE                                         r  u_fsm/timer_cnt_espera_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.599    15.022    u_fsm/CLK
    SLICE_X4Y87          FDCE                                         r  u_fsm/timer_cnt_espera_reg[15]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X4Y87          FDCE (Setup_fdce_C_CE)      -0.205    15.040    u_fsm/timer_cnt_espera_reg[15]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 1.948ns (49.798%)  route 1.964ns (50.203%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.720     5.323    u_fsm/CLK
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.478     5.801 f  u_fsm/timer_cnt_espera_reg[9]/Q
                         net (fo=3, routed)           0.840     6.640    u_fsm/timer_cnt_espera[9]
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.301     6.941 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.941    u_fsm/i__carry_i_8_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.454 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.571    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.800 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.437     8.237    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.310     8.547 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          0.687     9.235    u_fsm/timer_cnt_espera[28]_i_1_n_0
    SLICE_X4Y87          FDCE                                         r  u_fsm/timer_cnt_espera_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.599    15.022    u_fsm/CLK
    SLICE_X4Y87          FDCE                                         r  u_fsm/timer_cnt_espera_reg[16]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X4Y87          FDCE (Setup_fdce_C_CE)      -0.205    15.040    u_fsm/timer_cnt_espera_reg[16]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.948ns (51.780%)  route 1.814ns (48.220%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.720     5.323    u_fsm/CLK
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.478     5.801 f  u_fsm/timer_cnt_espera_reg[9]/Q
                         net (fo=3, routed)           0.840     6.640    u_fsm/timer_cnt_espera[9]
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.301     6.941 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.941    u_fsm/i__carry_i_8_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.454 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.571    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.800 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.437     8.237    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.310     8.547 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          0.537     9.085    u_fsm/timer_cnt_espera[28]_i_1_n_0
    SLICE_X4Y88          FDCE                                         r  u_fsm/timer_cnt_espera_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.600    15.023    u_fsm/CLK
    SLICE_X4Y88          FDCE                                         r  u_fsm/timer_cnt_espera_reg[17]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y88          FDCE (Setup_fdce_C_CE)      -0.205    15.041    u_fsm/timer_cnt_espera_reg[17]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  5.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_done_espera_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.865%)  route 0.173ns (48.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.603     1.522    u_fsm/CLK
    SLICE_X0Y92          FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  u_fsm/FSM_onehot_estado_actual_reg[4]/Q
                         net (fo=35, routed)          0.173     1.836    u_fsm/Q[4]
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.045     1.881 r  u_fsm/timer_done_espera_i_1/O
                         net (fo=1, routed)           0.000     1.881    u_fsm/timer_done_espera
    SLICE_X2Y91          FDCE                                         r  u_fsm/timer_done_espera_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.876     2.041    u_fsm/CLK
    SLICE_X2Y91          FDCE                                         r  u_fsm/timer_done_espera_reg/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y91          FDCE (Hold_fdce_C_D)         0.120     1.658    u_fsm/timer_done_espera_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_piso_actual/piso_des_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/FSM_onehot_estado_actual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.604     1.523    u_piso_actual/CLK
    SLICE_X1Y93          FDRE                                         r  u_piso_actual/piso_des_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  u_piso_actual/piso_des_reg[0]/Q
                         net (fo=6, routed)           0.142     1.807    u_piso_actual/piso_deseado[0]
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.045     1.852 r  u_piso_actual/FSM_onehot_estado_actual[1]_i_1/O
                         net (fo=1, routed)           0.000     1.852    u_fsm/D[0]
    SLICE_X0Y93          FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.877     2.042    u_fsm/CLK
    SLICE_X0Y93          FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[1]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.092     1.628    u_fsm/FSM_onehot_estado_actual_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/FSM_onehot_estado_actual_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.227ns (70.458%)  route 0.095ns (29.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.603     1.522    u_fsm/CLK
    SLICE_X0Y92          FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.128     1.650 r  u_fsm/FSM_onehot_estado_actual_reg[5]/Q
                         net (fo=4, routed)           0.095     1.746    u_fsm/Q[5]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.099     1.845 r  u_fsm/FSM_onehot_estado_actual[0]_i_1/O
                         net (fo=1, routed)           0.000     1.845    u_fsm/FSM_onehot_estado_actual[0]_i_1_n_0
    SLICE_X0Y92          FDPE                                         r  u_fsm/FSM_onehot_estado_actual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.876     2.041    u_fsm/CLK
    SLICE_X0Y92          FDPE                                         r  u_fsm/FSM_onehot_estado_actual_reg[0]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y92          FDPE (Hold_fdpe_C_D)         0.092     1.614    u_fsm/FSM_onehot_estado_actual_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_fsm/timer_cnt_espera_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.599     1.518    u_fsm/CLK
    SLICE_X4Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141     1.659 f  u_fsm/timer_cnt_espera_reg[0]/Q
                         net (fo=2, routed)           0.185     1.844    u_fsm/timer_cnt_espera[0]
    SLICE_X4Y85          LUT3 (Prop_lut3_I2_O)        0.045     1.889 r  u_fsm/timer_cnt_espera[0]_i_1/O
                         net (fo=1, routed)           0.000     1.889    u_fsm/timer_cnt_espera[0]_i_1_n_0
    SLICE_X4Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.869     2.034    u_fsm/CLK
    SLICE_X4Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X4Y85          FDCE (Hold_fdce_C_D)         0.091     1.609    u_fsm/timer_cnt_espera_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 u_piso_actual/piso_des_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/piso_des_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.122%)  route 0.201ns (51.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.604     1.523    u_piso_actual/CLK
    SLICE_X1Y93          FDRE                                         r  u_piso_actual/piso_des_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  u_piso_actual/piso_des_reg[0]/Q
                         net (fo=6, routed)           0.201     1.865    u_piso_actual/piso_deseado[0]
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.045     1.910 r  u_piso_actual/piso_des[0]_i_1/O
                         net (fo=1, routed)           0.000     1.910    u_piso_actual/piso_des[0]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  u_piso_actual/piso_des_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.877     2.042    u_piso_actual/CLK
    SLICE_X1Y93          FDRE                                         r  u_piso_actual/piso_des_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.091     1.614    u_piso_actual/piso_des_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/FSM_onehot_estado_actual_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.702%)  route 0.230ns (55.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.604     1.523    u_fsm/CLK
    SLICE_X0Y93          FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  u_fsm/FSM_onehot_estado_actual_reg[3]/Q
                         net (fo=3, routed)           0.230     1.894    u_fsm/Q[3]
    SLICE_X0Y92          LUT3 (Prop_lut3_I0_O)        0.045     1.939 r  u_fsm/FSM_onehot_estado_actual[4]_i_1/O
                         net (fo=1, routed)           0.000     1.939    u_fsm/FSM_onehot_estado_actual[4]_i_1_n_0
    SLICE_X0Y92          FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.876     2.041    u_fsm/CLK
    SLICE_X0Y92          FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[4]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X0Y92          FDCE (Hold_fdce_C_D)         0.091     1.629    u_fsm/FSM_onehot_estado_actual_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/FSM_onehot_estado_actual_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.227ns (54.358%)  route 0.191ns (45.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.604     1.523    u_fsm/CLK
    SLICE_X0Y93          FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.128     1.651 r  u_fsm/FSM_onehot_estado_actual_reg[2]/Q
                         net (fo=3, routed)           0.191     1.842    u_fsm/Q[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I1_O)        0.099     1.941 r  u_fsm/FSM_onehot_estado_actual[3]_i_1/O
                         net (fo=1, routed)           0.000     1.941    u_fsm/FSM_onehot_estado_actual[3]_i_1_n_0
    SLICE_X0Y93          FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.877     2.042    u_fsm/CLK
    SLICE_X0Y93          FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[3]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.091     1.614    u_fsm/FSM_onehot_estado_actual_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.189ns (38.458%)  route 0.302ns (61.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.603     1.522    u_fsm/CLK
    SLICE_X0Y92          FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  u_fsm/FSM_onehot_estado_actual_reg[4]/Q
                         net (fo=35, routed)          0.302     1.966    u_fsm/Q[4]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.048     2.014 r  u_fsm/timer_cnt_espera[3]_i_1/O
                         net (fo=1, routed)           0.000     2.014    u_fsm/timer_cnt_espera[3]_i_1_n_0
    SLICE_X2Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.872     2.037    u_fsm/CLK
    SLICE_X2Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[3]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.131     1.665    u_fsm/timer_cnt_espera_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.189ns (38.147%)  route 0.306ns (61.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.603     1.522    u_fsm/CLK
    SLICE_X0Y92          FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  u_fsm/FSM_onehot_estado_actual_reg[4]/Q
                         net (fo=35, routed)          0.306     1.970    u_fsm/Q[4]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.048     2.018 r  u_fsm/timer_cnt_espera[4]_i_1/O
                         net (fo=1, routed)           0.000     2.018    u_fsm/timer_cnt_espera[4]_i_1_n_0
    SLICE_X2Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.872     2.037    u_fsm/CLK
    SLICE_X2Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[4]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.131     1.665    u_fsm/timer_cnt_espera_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.080%)  route 0.302ns (61.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.603     1.522    u_fsm/CLK
    SLICE_X0Y92          FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  u_fsm/FSM_onehot_estado_actual_reg[4]/Q
                         net (fo=35, routed)          0.302     1.966    u_fsm/Q[4]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.045     2.011 r  u_fsm/timer_cnt_espera[1]_i_1/O
                         net (fo=1, routed)           0.000     2.011    u_fsm/timer_cnt_espera[1]_i_1_n_0
    SLICE_X2Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.872     2.037    u_fsm/CLK
    SLICE_X2Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.120     1.654    u_fsm/timer_cnt_espera_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.356    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     u_fsm/FSM_onehot_estado_actual_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     u_fsm/FSM_onehot_estado_actual_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     u_fsm/FSM_onehot_estado_actual_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     u_fsm/FSM_onehot_estado_actual_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     u_fsm/FSM_onehot_estado_actual_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     u_fsm/FSM_onehot_estado_actual_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y85     u_fsm/timer_cnt_espera_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     u_fsm/timer_cnt_espera_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     u_fsm/timer_cnt_espera_reg[11]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     u_fsm/FSM_onehot_estado_actual_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     u_fsm/FSM_onehot_estado_actual_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     u_fsm/FSM_onehot_estado_actual_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     u_fsm/FSM_onehot_estado_actual_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     u_fsm/FSM_onehot_estado_actual_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     u_fsm/FSM_onehot_estado_actual_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     u_fsm/FSM_onehot_estado_actual_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     u_fsm/FSM_onehot_estado_actual_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     u_fsm/FSM_onehot_estado_actual_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     u_fsm/FSM_onehot_estado_actual_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     u_fsm/FSM_onehot_estado_actual_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     u_fsm/FSM_onehot_estado_actual_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     u_fsm/FSM_onehot_estado_actual_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     u_fsm/FSM_onehot_estado_actual_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     u_fsm/FSM_onehot_estado_actual_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     u_fsm/FSM_onehot_estado_actual_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     u_fsm/FSM_onehot_estado_actual_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     u_fsm/FSM_onehot_estado_actual_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     u_fsm/FSM_onehot_estado_actual_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     u_fsm/FSM_onehot_estado_actual_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_piso_actual/piso_act_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.689ns  (logic 4.132ns (53.738%)  route 3.557ns (46.262%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.725     5.328    u_piso_actual/CLK
    SLICE_X1Y93          FDRE                                         r  u_piso_actual/piso_act_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  u_piso_actual/piso_act_reg[0]/Q
                         net (fo=9, routed)           3.557     9.304    LEDS_DISPLAYS_OBUF[0]
    D14                  OBUF (Prop_obuf_I_O)         3.713    13.016 r  LEDS_PISOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.016    LEDS_PISOS[0]
    D14                                                               r  LEDS_PISOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_act_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.607ns  (logic 4.279ns (56.248%)  route 3.328ns (43.752%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.725     5.328    u_piso_actual/CLK
    SLICE_X1Y93          FDRE                                         r  u_piso_actual/piso_act_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.419     5.747 f  u_piso_actual/piso_act_reg[0]/Q
                         net (fo=9, routed)           1.154     6.901    u_piso_actual/LEDS_DISPLAYS_OBUF[0]
    SLICE_X0Y72          LUT1 (Prop_lut1_I0_O)        0.299     7.200 r  u_piso_actual/LEDS_DISPLAYS_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.174     9.374    LEDS_DISPLAYS_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         3.561    12.935 r  LEDS_DISPLAYS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.935    LEDS_DISPLAYS[5]
    T11                                                               r  LEDS_DISPLAYS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_act_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.349ns  (logic 4.171ns (56.754%)  route 3.178ns (43.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.725     5.328    u_piso_actual/CLK
    SLICE_X1Y93          FDRE                                         r  u_piso_actual/piso_act_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  u_piso_actual/piso_act_reg[0]/Q
                         net (fo=9, routed)           3.178     8.925    LEDS_DISPLAYS_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.752    12.677 r  LEDS_DISPLAYS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.677    LEDS_DISPLAYS[0]
    T10                                                               r  LEDS_DISPLAYS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_act_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.091ns  (logic 4.252ns (59.960%)  route 2.839ns (40.040%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.725     5.328    u_piso_actual/CLK
    SLICE_X1Y93          FDRE                                         r  u_piso_actual/piso_act_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.419     5.747 f  u_piso_actual/piso_act_reg[0]/Q
                         net (fo=9, routed)           1.154     6.901    u_piso_actual/LEDS_DISPLAYS_OBUF[0]
    SLICE_X0Y72          LUT1 (Prop_lut1_I0_O)        0.299     7.200 r  u_piso_actual/LEDS_DISPLAYS_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           1.685     8.885    LEDS_DISPLAYS_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.418 r  LEDS_DISPLAYS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.418    LEDS_DISPLAYS[4]
    P15                                                               r  LEDS_DISPLAYS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.896ns  (logic 4.146ns (60.117%)  route 2.750ns (39.883%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.724     5.327    u_fsm/CLK
    SLICE_X0Y92          FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.419     5.746 r  u_fsm/FSM_onehot_estado_actual_reg[5]/Q
                         net (fo=4, routed)           2.750     8.496    LEDS_INDICADORES_ESTADOS_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.727    12.223 r  LEDS_INDICADORES_ESTADOS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.223    LEDS_INDICADORES_ESTADOS[5]
    V17                                                               r  LEDS_INDICADORES_ESTADOS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.647ns  (logic 4.147ns (62.380%)  route 2.501ns (37.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.725     5.328    u_fsm/CLK
    SLICE_X0Y93          FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.419     5.747 r  u_fsm/FSM_onehot_estado_actual_reg[2]/Q
                         net (fo=3, routed)           2.501     8.247    LEDS_INDICADORES_ESTADOS_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.728    11.975 r  LEDS_INDICADORES_ESTADOS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.975    LEDS_INDICADORES_ESTADOS[2]
    J13                                                               r  LEDS_INDICADORES_ESTADOS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.443ns  (logic 3.976ns (61.714%)  route 2.467ns (38.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.724     5.327    u_fsm/CLK
    SLICE_X0Y92          FDPE                                         r  u_fsm/FSM_onehot_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDPE (Prop_fdpe_C_Q)         0.456     5.783 r  u_fsm/FSM_onehot_estado_actual_reg[0]/Q
                         net (fo=5, routed)           2.467     8.250    LEDS_INDICADORES_ESTADOS_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.770 r  LEDS_INDICADORES_ESTADOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.770    LEDS_INDICADORES_ESTADOS[0]
    H17                                                               r  LEDS_INDICADORES_ESTADOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.053ns  (logic 4.007ns (66.188%)  route 2.047ns (33.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.725     5.328    u_fsm/CLK
    SLICE_X0Y93          FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  u_fsm/FSM_onehot_estado_actual_reg[3]/Q
                         net (fo=3, routed)           2.047     7.830    LEDS_INDICADORES_ESTADOS_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.381 r  LEDS_INDICADORES_ESTADOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.381    LEDS_INDICADORES_ESTADOS[3]
    N14                                                               r  LEDS_INDICADORES_ESTADOS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.934ns  (logic 3.991ns (67.262%)  route 1.943ns (32.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.725     5.328    u_fsm/CLK
    SLICE_X0Y93          FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  u_fsm/FSM_onehot_estado_actual_reg[1]/Q
                         net (fo=3, routed)           1.943     7.726    LEDS_INDICADORES_ESTADOS_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.262 r  LEDS_INDICADORES_ESTADOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.262    LEDS_INDICADORES_ESTADOS[1]
    K15                                                               r  LEDS_INDICADORES_ESTADOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.825ns  (logic 4.008ns (68.797%)  route 1.818ns (31.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.724     5.327    u_fsm/CLK
    SLICE_X0Y92          FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  u_fsm/FSM_onehot_estado_actual_reg[4]/Q
                         net (fo=35, routed)          1.818     7.600    LEDS_INDICADORES_ESTADOS_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.152 r  LEDS_INDICADORES_ESTADOS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.152    LEDS_INDICADORES_ESTADOS[4]
    R18                                                               r  LEDS_INDICADORES_ESTADOS[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.834ns  (logic 1.377ns (75.099%)  route 0.457ns (24.901%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.604     1.523    u_fsm/CLK
    SLICE_X0Y93          FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  u_fsm/FSM_onehot_estado_actual_reg[1]/Q
                         net (fo=3, routed)           0.457     2.121    LEDS_INDICADORES_ESTADOS_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.357 r  LEDS_INDICADORES_ESTADOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.357    LEDS_INDICADORES_ESTADOS[1]
    K15                                                               r  LEDS_INDICADORES_ESTADOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.393ns (75.519%)  route 0.452ns (24.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.603     1.522    u_fsm/CLK
    SLICE_X0Y92          FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  u_fsm/FSM_onehot_estado_actual_reg[4]/Q
                         net (fo=35, routed)          0.452     2.115    LEDS_INDICADORES_ESTADOS_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.367 r  LEDS_INDICADORES_ESTADOS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.367    LEDS_INDICADORES_ESTADOS[4]
    R18                                                               r  LEDS_INDICADORES_ESTADOS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 1.392ns (73.200%)  route 0.510ns (26.800%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.604     1.523    u_fsm/CLK
    SLICE_X0Y93          FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  u_fsm/FSM_onehot_estado_actual_reg[3]/Q
                         net (fo=3, routed)           0.510     2.174    LEDS_INDICADORES_ESTADOS_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.425 r  LEDS_INDICADORES_ESTADOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.425    LEDS_INDICADORES_ESTADOS[3]
    N14                                                               r  LEDS_INDICADORES_ESTADOS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.362ns (66.742%)  route 0.679ns (33.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.603     1.522    u_fsm/CLK
    SLICE_X0Y92          FDPE                                         r  u_fsm/FSM_onehot_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  u_fsm/FSM_onehot_estado_actual_reg[0]/Q
                         net (fo=5, routed)           0.679     2.342    LEDS_INDICADORES_ESTADOS_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.564 r  LEDS_INDICADORES_ESTADOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.564    LEDS_INDICADORES_ESTADOS[0]
    H17                                                               r  LEDS_INDICADORES_ESTADOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.130ns  (logic 1.435ns (67.385%)  route 0.695ns (32.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.604     1.523    u_fsm/CLK
    SLICE_X0Y93          FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.128     1.651 r  u_fsm/FSM_onehot_estado_actual_reg[2]/Q
                         net (fo=3, routed)           0.695     2.346    LEDS_INDICADORES_ESTADOS_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.307     3.653 r  LEDS_INDICADORES_ESTADOS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.653    LEDS_INDICADORES_ESTADOS[2]
    J13                                                               r  LEDS_INDICADORES_ESTADOS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.434ns (63.390%)  route 0.828ns (36.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.603     1.522    u_fsm/CLK
    SLICE_X0Y92          FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.128     1.650 r  u_fsm/FSM_onehot_estado_actual_reg[5]/Q
                         net (fo=4, routed)           0.828     2.479    LEDS_INDICADORES_ESTADOS_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.306     3.785 r  LEDS_INDICADORES_ESTADOS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.785    LEDS_INDICADORES_ESTADOS[5]
    V17                                                               r  LEDS_INDICADORES_ESTADOS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_act_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.345ns  (logic 1.461ns (62.305%)  route 0.884ns (37.695%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.604     1.523    u_piso_actual/CLK
    SLICE_X1Y93          FDRE                                         r  u_piso_actual/piso_act_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.128     1.651 f  u_piso_actual/piso_act_reg[0]/Q
                         net (fo=9, routed)           0.528     2.179    u_piso_actual/LEDS_DISPLAYS_OBUF[0]
    SLICE_X0Y72          LUT1 (Prop_lut1_I0_O)        0.099     2.278 r  u_piso_actual/LEDS_DISPLAYS_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.356     2.634    LEDS_DISPLAYS_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.869 r  LEDS_DISPLAYS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.869    LEDS_DISPLAYS[4]
    P15                                                               r  LEDS_DISPLAYS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_act_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.488ns  (logic 1.459ns (58.666%)  route 1.028ns (41.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.604     1.523    u_piso_actual/CLK
    SLICE_X1Y93          FDRE                                         r  u_piso_actual/piso_act_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.128     1.651 r  u_piso_actual/piso_act_reg[0]/Q
                         net (fo=9, routed)           1.028     2.680    LEDS_DISPLAYS_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.331     4.011 r  LEDS_DISPLAYS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.011    LEDS_DISPLAYS[0]
    T10                                                               r  LEDS_DISPLAYS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_act_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.567ns  (logic 1.488ns (57.966%)  route 1.079ns (42.034%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.604     1.523    u_piso_actual/CLK
    SLICE_X1Y93          FDRE                                         r  u_piso_actual/piso_act_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.128     1.651 f  u_piso_actual/piso_act_reg[0]/Q
                         net (fo=9, routed)           0.528     2.179    u_piso_actual/LEDS_DISPLAYS_OBUF[0]
    SLICE_X0Y72          LUT1 (Prop_lut1_I0_O)        0.099     2.278 r  u_piso_actual/LEDS_DISPLAYS_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.551     2.830    LEDS_DISPLAYS_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.091 r  LEDS_DISPLAYS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.091    LEDS_DISPLAYS[5]
    T11                                                               r  LEDS_DISPLAYS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_act_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 1.420ns (54.627%)  route 1.180ns (45.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.604     1.523    u_piso_actual/CLK
    SLICE_X1Y93          FDRE                                         r  u_piso_actual/piso_act_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.128     1.651 r  u_piso_actual/piso_act_reg[0]/Q
                         net (fo=9, routed)           1.180     2.831    LEDS_DISPLAYS_OBUF[0]
    D14                  OBUF (Prop_obuf_I_O)         1.292     4.124 r  LEDS_PISOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.124    LEDS_PISOS[0]
    D14                                                               r  LEDS_PISOS[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           107 Endpoints
Min Delay           107 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.829ns  (logic 1.631ns (27.981%)  route 4.198ns (72.019%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           2.679     4.186    u_fsm/RESET_IBUF
    SLICE_X1Y93          LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  u_fsm/FSM_onehot_estado_actual[5]_i_3/O
                         net (fo=36, routed)          1.519     5.829    u_fsm/FSM_onehot_estado_actual[5]_i_3_n_0
    SLICE_X4Y85          FDCE                                         f  u_fsm/timer_cnt_espera_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.598     5.021    u_fsm/CLK
    SLICE_X4Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.825ns  (logic 1.631ns (28.001%)  route 4.194ns (71.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           2.679     4.186    u_fsm/RESET_IBUF
    SLICE_X1Y93          LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  u_fsm/FSM_onehot_estado_actual[5]_i_3/O
                         net (fo=36, routed)          1.515     5.825    u_fsm/FSM_onehot_estado_actual[5]_i_3_n_0
    SLICE_X2Y85          FDCE                                         f  u_fsm/timer_cnt_espera_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.600     5.023    u_fsm/CLK
    SLICE_X2Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.825ns  (logic 1.631ns (28.001%)  route 4.194ns (71.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           2.679     4.186    u_fsm/RESET_IBUF
    SLICE_X1Y93          LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  u_fsm/FSM_onehot_estado_actual[5]_i_3/O
                         net (fo=36, routed)          1.515     5.825    u_fsm/FSM_onehot_estado_actual[5]_i_3_n_0
    SLICE_X2Y85          FDCE                                         f  u_fsm/timer_cnt_espera_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.600     5.023    u_fsm/CLK
    SLICE_X2Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.825ns  (logic 1.631ns (28.001%)  route 4.194ns (71.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           2.679     4.186    u_fsm/RESET_IBUF
    SLICE_X1Y93          LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  u_fsm/FSM_onehot_estado_actual[5]_i_3/O
                         net (fo=36, routed)          1.515     5.825    u_fsm/FSM_onehot_estado_actual[5]_i_3_n_0
    SLICE_X2Y85          FDCE                                         f  u_fsm/timer_cnt_espera_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.600     5.023    u_fsm/CLK
    SLICE_X2Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.825ns  (logic 1.631ns (28.001%)  route 4.194ns (71.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           2.679     4.186    u_fsm/RESET_IBUF
    SLICE_X1Y93          LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  u_fsm/FSM_onehot_estado_actual[5]_i_3/O
                         net (fo=36, routed)          1.515     5.825    u_fsm/FSM_onehot_estado_actual[5]_i_3_n_0
    SLICE_X2Y85          FDCE                                         f  u_fsm/timer_cnt_espera_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.600     5.023    u_fsm/CLK
    SLICE_X2Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.825ns  (logic 1.631ns (28.001%)  route 4.194ns (71.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           2.679     4.186    u_fsm/RESET_IBUF
    SLICE_X1Y93          LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  u_fsm/FSM_onehot_estado_actual[5]_i_3/O
                         net (fo=36, routed)          1.515     5.825    u_fsm/FSM_onehot_estado_actual[5]_i_3_n_0
    SLICE_X2Y85          FDCE                                         f  u_fsm/timer_cnt_espera_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.600     5.023    u_fsm/CLK
    SLICE_X2Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.825ns  (logic 1.631ns (28.001%)  route 4.194ns (71.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           2.679     4.186    u_fsm/RESET_IBUF
    SLICE_X1Y93          LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  u_fsm/FSM_onehot_estado_actual[5]_i_3/O
                         net (fo=36, routed)          1.515     5.825    u_fsm/FSM_onehot_estado_actual[5]_i_3_n_0
    SLICE_X2Y85          FDCE                                         f  u_fsm/timer_cnt_espera_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.600     5.023    u_fsm/CLK
    SLICE_X2Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[6]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.825ns  (logic 1.631ns (28.001%)  route 4.194ns (71.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           2.679     4.186    u_fsm/RESET_IBUF
    SLICE_X1Y93          LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  u_fsm/FSM_onehot_estado_actual[5]_i_3/O
                         net (fo=36, routed)          1.515     5.825    u_fsm/FSM_onehot_estado_actual[5]_i_3_n_0
    SLICE_X2Y85          FDCE                                         f  u_fsm/timer_cnt_espera_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.600     5.023    u_fsm/CLK
    SLICE_X2Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[7]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.825ns  (logic 1.631ns (28.001%)  route 4.194ns (71.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           2.679     4.186    u_fsm/RESET_IBUF
    SLICE_X1Y93          LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  u_fsm/FSM_onehot_estado_actual[5]_i_3/O
                         net (fo=36, routed)          1.515     5.825    u_fsm/FSM_onehot_estado_actual[5]_i_3_n_0
    SLICE_X2Y85          FDCE                                         f  u_fsm/timer_cnt_espera_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.600     5.023    u_fsm/CLK
    SLICE_X2Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[8]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.685ns  (logic 1.631ns (28.690%)  route 4.054ns (71.310%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           2.679     4.186    u_fsm/RESET_IBUF
    SLICE_X1Y93          LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  u_fsm/FSM_onehot_estado_actual[5]_i_3/O
                         net (fo=36, routed)          1.375     5.685    u_fsm/FSM_onehot_estado_actual[5]_i_3_n_0
    SLICE_X4Y87          FDCE                                         f  u_fsm/timer_cnt_espera_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.599     5.022    u_fsm/CLK
    SLICE_X4Y87          FDCE                                         r  u_fsm/timer_cnt_espera_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.298ns (38.406%)  route 0.478ns (61.594%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.478     0.731    u_fsm/S_presencia_IBUF
    SLICE_X2Y85          LUT3 (Prop_lut3_I1_O)        0.045     0.776 r  u_fsm/timer_cnt_espera[6]_i_1/O
                         net (fo=1, routed)           0.000     0.776    u_fsm/timer_cnt_espera[6]_i_1_n_0
    SLICE_X2Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.872     2.037    u_fsm/CLK
    SLICE_X2Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[6]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.301ns (38.644%)  route 0.478ns (61.356%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.478     0.731    u_fsm/S_presencia_IBUF
    SLICE_X2Y85          LUT3 (Prop_lut3_I1_O)        0.048     0.779 r  u_fsm/timer_cnt_espera[8]_i_1/O
                         net (fo=1, routed)           0.000     0.779    u_fsm/timer_cnt_espera[8]_i_1_n_0
    SLICE_X2Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.872     2.037    u_fsm/CLK
    SLICE_X2Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[8]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.298ns (37.630%)  route 0.494ns (62.370%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.494     0.747    u_fsm/S_presencia_IBUF
    SLICE_X2Y85          LUT3 (Prop_lut3_I1_O)        0.045     0.792 r  u_fsm/timer_cnt_espera[5]_i_1/O
                         net (fo=1, routed)           0.000     0.792    u_fsm/timer_cnt_espera[5]_i_1_n_0
    SLICE_X2Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.872     2.037    u_fsm/CLK
    SLICE_X2Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[5]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.302ns (37.944%)  route 0.494ns (62.056%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.494     0.747    u_fsm/S_presencia_IBUF
    SLICE_X2Y85          LUT3 (Prop_lut3_I1_O)        0.049     0.796 r  u_fsm/timer_cnt_espera[7]_i_1/O
                         net (fo=1, routed)           0.000     0.796    u_fsm/timer_cnt_espera[7]_i_1_n_0
    SLICE_X2Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.872     2.037    u_fsm/CLK
    SLICE_X2Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[7]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.298ns (35.419%)  route 0.543ns (64.581%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.543     0.796    u_fsm/S_presencia_IBUF
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.045     0.841 r  u_fsm/timer_cnt_espera[11]_i_1/O
                         net (fo=1, routed)           0.000     0.841    u_fsm/timer_cnt_espera[11]_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.872     2.037    u_fsm/CLK
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[11]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.298ns (35.419%)  route 0.543ns (64.581%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.543     0.796    u_fsm/S_presencia_IBUF
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.045     0.841 r  u_fsm/timer_cnt_espera[9]_i_1/O
                         net (fo=1, routed)           0.000     0.841    u_fsm/timer_cnt_espera[9]_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.872     2.037    u_fsm/CLK
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[9]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.297ns (35.133%)  route 0.548ns (64.867%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.548     0.801    u_fsm/S_presencia_IBUF
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.044     0.845 r  u_fsm/timer_cnt_espera[12]_i_1/O
                         net (fo=1, routed)           0.000     0.845    u_fsm/timer_cnt_espera[12]_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.872     2.037    u_fsm/CLK
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[12]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.298ns (35.210%)  route 0.548ns (64.790%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.548     0.801    u_fsm/S_presencia_IBUF
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.045     0.846 r  u_fsm/timer_cnt_espera[10]_i_1/O
                         net (fo=1, routed)           0.000     0.846    u_fsm/timer_cnt_espera[10]_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.872     2.037    u_fsm/CLK
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[10]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.298ns (34.415%)  route 0.568ns (65.585%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.568     0.821    u_fsm/S_presencia_IBUF
    SLICE_X2Y85          LUT3 (Prop_lut3_I1_O)        0.045     0.866 r  u_fsm/timer_cnt_espera[1]_i_1/O
                         net (fo=1, routed)           0.000     0.866    u_fsm/timer_cnt_espera[1]_i_1_n_0
    SLICE_X2Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.872     2.037    u_fsm/CLK
    SLICE_X2Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[1]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.299ns (34.491%)  route 0.568ns (65.509%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.568     0.821    u_fsm/S_presencia_IBUF
    SLICE_X2Y85          LUT3 (Prop_lut3_I1_O)        0.046     0.867 r  u_fsm/timer_cnt_espera[3]_i_1/O
                         net (fo=1, routed)           0.000     0.867    u_fsm/timer_cnt_espera[3]_i_1_n_0
    SLICE_X2Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.872     2.037    u_fsm/CLK
    SLICE_X2Y85          FDCE                                         r  u_fsm/timer_cnt_espera_reg[3]/C





