{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636648519219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636648519230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 11 17:35:19 2021 " "Processing started: Thu Nov 11 17:35:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636648519230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636648519230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Subtarea3 -c Subtarea3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Subtarea3 -c Subtarea3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636648519230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636648519885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636648519885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/contador.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636648529126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636648529126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medvedev_kit_ls.v 1 1 " "Found 1 design units, including 1 entities, in source file medvedev_kit_ls.v" { { "Info" "ISGN_ENTITY_NAME" "1 medvedev_kit_LS " "Found entity 1: medvedev_kit_LS" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636648529131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636648529131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paso1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file paso1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 paso1_TB " "Found entity 1: paso1_TB" {  } { { "paso1_TB.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso1_TB.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636648529135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636648529135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paso1.v 1 1 " "Found 1 design units, including 1 entities, in source file paso1.v" { { "Info" "ISGN_ENTITY_NAME" "1 paso1 " "Found entity 1: paso1" {  } { { "paso1.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso1.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636648529140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636648529140 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "paso1 " "Elaborating entity \"paso1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636648529174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:i1 " "Elaborating entity \"contador\" for hierarchy \"contador:i1\"" {  } { { "paso1.v" "i1" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso1.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636648529184 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 contador.v(58) " "Verilog HDL assignment warning at contador.v(58): truncated value with size 32 to match size of target (23)" {  } { { "contador.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/contador.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636648529186 "|paso1|contador:i1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 contador.v(64) " "Verilog HDL assignment warning at contador.v(64): truncated value with size 32 to match size of target (23)" {  } { { "contador.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/contador.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636648529187 "|paso1|contador:i1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 contador.v(69) " "Verilog HDL assignment warning at contador.v(69): truncated value with size 32 to match size of target (23)" {  } { { "contador.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/contador.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636648529187 "|paso1|contador:i1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "medvedev_kit_LS medvedev_kit_LS:i2 " "Elaborating entity \"medvedev_kit_LS\" for hierarchy \"medvedev_kit_LS:i2\"" {  } { { "paso1.v" "i2" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/paso1.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636648529189 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Estado_siguiente medvedev_kit_LS.v(41) " "Verilog HDL Always Construct warning at medvedev_kit_LS.v(41): inferring latch(es) for variable \"Estado_siguiente\", which holds its previous value in one or more paths through the always construct" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1636648529191 "|medvedev_kit_LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_siguiente\[0\] medvedev_kit_LS.v(41) " "Inferred latch for \"Estado_siguiente\[0\]\" at medvedev_kit_LS.v(41)" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636648529191 "|medvedev_kit_LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_siguiente\[1\] medvedev_kit_LS.v(41) " "Inferred latch for \"Estado_siguiente\[1\]\" at medvedev_kit_LS.v(41)" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636648529191 "|medvedev_kit_LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_siguiente\[2\] medvedev_kit_LS.v(41) " "Inferred latch for \"Estado_siguiente\[2\]\" at medvedev_kit_LS.v(41)" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636648529191 "|medvedev_kit_LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_siguiente\[3\] medvedev_kit_LS.v(41) " "Inferred latch for \"Estado_siguiente\[3\]\" at medvedev_kit_LS.v(41)" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636648529191 "|medvedev_kit_LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_siguiente\[4\] medvedev_kit_LS.v(41) " "Inferred latch for \"Estado_siguiente\[4\]\" at medvedev_kit_LS.v(41)" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636648529192 "|medvedev_kit_LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_siguiente\[5\] medvedev_kit_LS.v(41) " "Inferred latch for \"Estado_siguiente\[5\]\" at medvedev_kit_LS.v(41)" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636648529192 "|medvedev_kit_LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_siguiente\[6\] medvedev_kit_LS.v(41) " "Inferred latch for \"Estado_siguiente\[6\]\" at medvedev_kit_LS.v(41)" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636648529192 "|medvedev_kit_LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_siguiente\[7\] medvedev_kit_LS.v(41) " "Inferred latch for \"Estado_siguiente\[7\]\" at medvedev_kit_LS.v(41)" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636648529192 "|medvedev_kit_LS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_siguiente\[8\] medvedev_kit_LS.v(41) " "Inferred latch for \"Estado_siguiente\[8\]\" at medvedev_kit_LS.v(41)" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636648529192 "|medvedev_kit_LS"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "medvedev_kit_LS:i2\|Estado_siguiente\[0\]_397 " "Latch medvedev_kit_LS:i2\|Estado_siguiente\[0\]_397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA medvedev_kit_LS:i2\|Estado_actual\[0\] " "Ports D and ENA on the latch are fed by the same signal medvedev_kit_LS:i2\|Estado_actual\[0\]" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636648529620 ""}  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 41 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636648529620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "medvedev_kit_LS:i2\|Estado_siguiente\[1\]_418 " "Latch medvedev_kit_LS:i2\|Estado_siguiente\[1\]_418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA medvedev_kit_LS:i2\|Estado_actual\[8\] " "Ports D and ENA on the latch are fed by the same signal medvedev_kit_LS:i2\|Estado_actual\[8\]" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636648529620 ""}  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 41 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636648529620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "medvedev_kit_LS:i2\|Estado_siguiente\[2\]_439 " "Latch medvedev_kit_LS:i2\|Estado_siguiente\[2\]_439 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA medvedev_kit_LS:i2\|Estado_actual\[7\] " "Ports D and ENA on the latch are fed by the same signal medvedev_kit_LS:i2\|Estado_actual\[7\]" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636648529621 ""}  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 41 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636648529621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "medvedev_kit_LS:i2\|Estado_siguiente\[3\]_460 " "Latch medvedev_kit_LS:i2\|Estado_siguiente\[3\]_460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA medvedev_kit_LS:i2\|Estado_actual\[7\] " "Ports D and ENA on the latch are fed by the same signal medvedev_kit_LS:i2\|Estado_actual\[7\]" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636648529621 ""}  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 41 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636648529621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "medvedev_kit_LS:i2\|Estado_siguiente\[4\]_481 " "Latch medvedev_kit_LS:i2\|Estado_siguiente\[4\]_481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA medvedev_kit_LS:i2\|Estado_actual\[7\] " "Ports D and ENA on the latch are fed by the same signal medvedev_kit_LS:i2\|Estado_actual\[7\]" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636648529621 ""}  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 41 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636648529621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "medvedev_kit_LS:i2\|Estado_siguiente\[5\]_502 " "Latch medvedev_kit_LS:i2\|Estado_siguiente\[5\]_502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA medvedev_kit_LS:i2\|Estado_actual\[7\] " "Ports D and ENA on the latch are fed by the same signal medvedev_kit_LS:i2\|Estado_actual\[7\]" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636648529621 ""}  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 41 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636648529621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "medvedev_kit_LS:i2\|Estado_siguiente\[6\]_523 " "Latch medvedev_kit_LS:i2\|Estado_siguiente\[6\]_523 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA medvedev_kit_LS:i2\|Estado_actual\[6\] " "Ports D and ENA on the latch are fed by the same signal medvedev_kit_LS:i2\|Estado_actual\[6\]" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636648529621 ""}  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 41 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636648529621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "medvedev_kit_LS:i2\|Estado_siguiente\[7\]_544 " "Latch medvedev_kit_LS:i2\|Estado_siguiente\[7\]_544 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA medvedev_kit_LS:i2\|Estado_actual\[7\] " "Ports D and ENA on the latch are fed by the same signal medvedev_kit_LS:i2\|Estado_actual\[7\]" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636648529621 ""}  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 41 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636648529621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "medvedev_kit_LS:i2\|Estado_siguiente\[8\]_565 " "Latch medvedev_kit_LS:i2\|Estado_siguiente\[8\]_565 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA medvedev_kit_LS:i2\|Estado_actual\[7\] " "Ports D and ENA on the latch are fed by the same signal medvedev_kit_LS:i2\|Estado_actual\[7\]" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636648529621 ""}  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 41 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636648529621 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "medvedev_kit_LS.v" "" { Text "C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica2/medvedev_kit_LS.v" 92 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1636648529622 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1636648529622 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636648529709 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636648530225 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636648530225 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636648530263 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636648530263 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636648530263 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636648530263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636648530285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 11 17:35:30 2021 " "Processing ended: Thu Nov 11 17:35:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636648530285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636648530285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636648530285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636648530285 ""}
