/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire [3:0] _01_;
  reg [9:0] _02_;
  wire celloutsig_0_0z;
  wire [15:0] celloutsig_0_13z;
  wire [28:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [15:0] celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_62z;
  wire [2:0] celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [9:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [2:0] _03_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _03_ <= 3'h0;
    else _03_ <= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { celloutsig_0_14z[11], celloutsig_0_13z[10], _01_[0] } = _03_;
  assign celloutsig_0_35z = ~(celloutsig_0_18z[4] | celloutsig_0_22z);
  assign celloutsig_1_8z = ~(celloutsig_1_5z | celloutsig_1_7z);
  assign celloutsig_0_2z = ~(in_data[67] | 1'h0);
  assign celloutsig_0_29z = ~(celloutsig_0_4z | celloutsig_0_0z);
  assign celloutsig_1_15z = celloutsig_1_13z[8] ^ celloutsig_1_13z[4];
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 8'h00;
    else _00_ <= { celloutsig_0_8z, celloutsig_0_7z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 10'h000;
    else _02_ <= { celloutsig_0_13z[15], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_13z[11:6] };
  assign celloutsig_1_18z = { celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_15z } > celloutsig_1_16z[4:2];
  assign celloutsig_1_1z = { in_data[138:124], celloutsig_1_0z } || { in_data[132:118], celloutsig_1_0z };
  assign celloutsig_0_19z = { celloutsig_0_3z, celloutsig_0_18z } || { celloutsig_0_6z, celloutsig_0_18z };
  assign celloutsig_0_4z = in_data[81] & ~(celloutsig_0_2z);
  assign celloutsig_0_32z = { _02_[8:2], celloutsig_0_15z, celloutsig_0_18z } * { celloutsig_0_0z, 1'h0, _00_, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_26z };
  assign celloutsig_0_7z = { in_data[7], celloutsig_0_6z, 1'h0, celloutsig_0_4z, celloutsig_0_2z } * in_data[4:0];
  assign celloutsig_1_12z = in_data[132:126] * { celloutsig_1_9z[3:1], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_16z = { in_data[174:167], celloutsig_1_4z, celloutsig_1_10z } * in_data[160:151];
  assign celloutsig_0_0z = in_data[16:9] != in_data[95:88];
  assign celloutsig_0_9z = { in_data[86], celloutsig_0_0z } != { in_data[3], celloutsig_0_4z };
  assign celloutsig_0_30z = { celloutsig_0_18z[6:4], celloutsig_0_29z, celloutsig_0_0z, celloutsig_0_15z } != { celloutsig_0_18z[4:2], 1'h0, celloutsig_0_21z, celloutsig_0_0z };
  assign celloutsig_0_40z = { in_data[57:45], celloutsig_0_4z, celloutsig_0_3z } !== { in_data[87:79], celloutsig_0_0z, celloutsig_0_26z, celloutsig_0_30z, celloutsig_0_35z, celloutsig_0_30z, celloutsig_0_0z };
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z } !== { celloutsig_0_4z, 2'h0 };
  assign celloutsig_1_0z = in_data[105:101] !== in_data[147:143];
  assign celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z } !== { celloutsig_1_3z[7:0], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_26z = { in_data[41], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_0z } !== { celloutsig_0_13z[7:6], celloutsig_0_0z, celloutsig_0_13z[4:2] };
  assign celloutsig_0_63z = celloutsig_0_32z[8:6] | { celloutsig_0_13z[10], _01_[0], celloutsig_0_40z };
  assign celloutsig_1_3z = { in_data[140:131], celloutsig_1_1z } | { in_data[157:152], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z } | { celloutsig_1_3z[10:9], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_8z = { celloutsig_0_7z[3:2], celloutsig_0_6z } | celloutsig_0_7z[3:1];
  assign celloutsig_1_13z = { celloutsig_1_3z[6:1], celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_5z } | { in_data[156:150], celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_0_18z = _02_[7:0] | { _02_[4:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_22z = & { celloutsig_0_19z, celloutsig_0_14z[4:3] };
  assign celloutsig_1_17z = | { celloutsig_1_12z[5:2], celloutsig_1_12z };
  assign celloutsig_0_3z = | { celloutsig_0_2z, in_data[8:5] };
  assign celloutsig_1_5z = | { celloutsig_1_2z, celloutsig_1_0z, in_data[133:129] };
  assign celloutsig_1_7z = | { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[133:129] };
  assign celloutsig_1_19z = ~^ { celloutsig_1_16z[7:5], celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_18z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_6z };
  assign celloutsig_0_62z = ^ celloutsig_0_32z[10:8];
  assign celloutsig_1_14z = ^ celloutsig_1_13z[8:1];
  assign celloutsig_0_15z = ^ in_data[60:45];
  assign celloutsig_0_21z = ^ { celloutsig_0_13z[8], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_1_2z = ~((celloutsig_1_1z & in_data[181]) | celloutsig_1_1z);
  assign celloutsig_1_11z = ~((celloutsig_1_3z[0] & celloutsig_1_4z) | celloutsig_1_1z);
  assign celloutsig_1_4z = ~((celloutsig_1_3z[6] & in_data[172]) | (celloutsig_1_0z & in_data[125]));
  assign celloutsig_1_6z = ~((celloutsig_1_1z & celloutsig_1_2z) | (celloutsig_1_2z & celloutsig_1_5z));
  assign { celloutsig_0_13z[11], celloutsig_0_13z[9:8], celloutsig_0_13z[4:3], celloutsig_0_13z[7], celloutsig_0_13z[2], celloutsig_0_13z[6], celloutsig_0_13z[15], celloutsig_0_13z[0] } = { celloutsig_0_14z[11], _01_[0], celloutsig_0_8z[2], celloutsig_0_8z[2:1], celloutsig_0_8z[1:0], celloutsig_0_8z[0], in_data[40], celloutsig_0_0z } | { celloutsig_0_3z, celloutsig_0_14z[11], celloutsig_0_13z[10], celloutsig_0_14z[11], celloutsig_0_13z[10], _01_[0], _01_[0], celloutsig_0_4z, in_data[91], celloutsig_0_9z };
  assign { celloutsig_0_14z[9], celloutsig_0_14z[15], celloutsig_0_14z[10], celloutsig_0_14z[21], celloutsig_0_14z[16], celloutsig_0_14z[8], celloutsig_0_14z[14], celloutsig_0_14z[19], celloutsig_0_14z[27], celloutsig_0_14z[7], celloutsig_0_14z[26], celloutsig_0_14z[6], celloutsig_0_14z[25], celloutsig_0_14z[5:0], celloutsig_0_14z[18], celloutsig_0_14z[28], celloutsig_0_14z[23] } = { celloutsig_0_13z[10], celloutsig_0_13z[10], celloutsig_0_14z[11], celloutsig_0_14z[11], celloutsig_0_14z[11], _01_[0], _01_[0], _01_[0], celloutsig_0_8z[2], celloutsig_0_8z[2:1], celloutsig_0_8z[1:0], celloutsig_0_8z[0], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z } ^ { _01_[0], celloutsig_0_7z[1], celloutsig_0_13z[10], celloutsig_0_0z, celloutsig_0_7z[2], _00_[7], celloutsig_0_7z[0], celloutsig_0_2z, celloutsig_0_13z[11], _00_[6], celloutsig_0_13z[10], _00_[5], celloutsig_0_13z[9], _00_[4:0], celloutsig_0_4z, celloutsig_0_7z[4], celloutsig_0_3z, celloutsig_0_13z[7] };
  assign _01_[3:1] = { 1'h0, celloutsig_0_14z[11], celloutsig_0_13z[10] };
  assign { celloutsig_0_13z[14:12], celloutsig_0_13z[5], celloutsig_0_13z[1] } = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z };
  assign { celloutsig_0_14z[24], celloutsig_0_14z[22], celloutsig_0_14z[20], celloutsig_0_14z[17], celloutsig_0_14z[13:12] } = { celloutsig_0_13z[8], celloutsig_0_13z[6], celloutsig_0_13z[10], celloutsig_0_7z[3], 1'h0, celloutsig_0_9z };
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
