{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tx_channel.v@247:257@HdlStmAssign", "  end\n\n  // dac iq correction\n\n  assign dac_enable = (DISABLE == 1) ? 'd0 : dac_enable_int;\n  assign dac_data = (DISABLE == 1) ? 'd0 : dac_data_int;\n\n  always @(posedge dac_clk) begin\n    dac_enable_int <= (dac_data_sel_s == 4'h2) ? 1'b1 : 1'b0;\n    if (dac_iqcor_valid_s == 1'b1) begin\n      dac_data_int <= dac_iqcor_data_s[15:4];\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_tx_channel.v@249:264", "  // dac iq correction\n\n  assign dac_enable = (DISABLE == 1) ? 'd0 : dac_enable_int;\n  assign dac_data = (DISABLE == 1) ? 'd0 : dac_data_int;\n\n  always @(posedge dac_clk) begin\n    dac_enable_int <= (dac_data_sel_s == 4'h2) ? 1'b1 : 1'b0;\n    if (dac_iqcor_valid_s == 1'b1) begin\n      dac_data_int <= dac_iqcor_data_s[15:4];\n    end\n  end\n\n  ad_iqcor #(\n    .Q_OR_I_N (Q_OR_I_N),\n    .DISABLE (IQCORRECTION_DISABLE))\n  i_ad_iqcor (\n"], ["hdl/library/axi_ad9361/axi_ad9361_tx_channel.v@246:256", "    end\n  end\n\n  // dac iq correction\n\n  assign dac_enable = (DISABLE == 1) ? 'd0 : dac_enable_int;\n  assign dac_data = (DISABLE == 1) ? 'd0 : dac_data_int;\n\n  always @(posedge dac_clk) begin\n    dac_enable_int <= (dac_data_sel_s == 4'h2) ? 1'b1 : 1'b0;\n    if (dac_iqcor_valid_s == 1'b1) begin\n"]], "Diff Content": {"Delete": [[252, "  assign dac_data = (DISABLE == 1) ? 'd0 : dac_data_int;\n"]], "Add": [[252, "  assign dac_enable = (DISABLE == 1) ? 1'd0 : dac_enable_int;\n"], [252, "  assign dac_data = (DISABLE == 1) ? 12'd0 : dac_data_int;\n"]]}}