# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Greater_Comparator.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator_Less.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparators.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Simple_Subt.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/sign_inverter.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Op_Select.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_3x1_b.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_2x1.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_64bits.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_up.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_d.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_FSM_v2.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_32bits.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/FPU_Interface_and_NaN/NaN_mod_64.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/FPU_Interface_and_NaN/NaN_mod_32.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/FPU_Interface_and_NaN/demux_1x3.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/FPU_Interface_and_NaN/deco_op.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/addsub/FORMATTER.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/addsub/FSM_input_enable.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/addsub/Tenth_Phase_v2.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/addsub/shift_reg.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/addsub/FPU_ADD_Substract_PIPELINED.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/my_sourcefiles/cordic_jorge/Up_Counter.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/FPU_Interface_and_NaN/FPU_Interface.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/new/CORDIC_Arch3.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/sine_cosine_CORDIC/CORDIC_Arch2.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/my_sourcefiles/cordic_jorge/DECO_CORDIC_OP.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/my_sourcefiles/cordic_jorge/PriorityEncoder_ExtCORDIC.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/my_sourcefiles/cordic_jorge/CORDIC_FSM_v3.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/sources_1/imports/cordic_jorge/Mux_3x1_b_v2.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/tb_CORDIC_Arch3_single/imports/new/Testbench_FPU_Add_Subt.v" -d "SINGLE=1"
verilog xil_defaultlib  "../../../CORDIC_Arch3_Vivado.srcs/tb_CORDIC_Arch3_single/imports/cordic_jorge/tb_CORDIC_Arch3.v" -d "SINGLE=1"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
