// Seed: 3120251605
module module_0 (
    output uwire id_0,
    output tri1  id_1
);
  logic id_3;
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    input tri1 id_2,
    output tri1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    output wor id_6,
    input wor id_7,
    input supply0 id_8,
    input supply0 id_9
);
  uwire id_11 = id_8 !== 1 == id_1;
  logic id_12;
  ;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
module module_2 (
    output uwire id_0,
    output uwire id_1,
    input tri1 id_2,
    output tri id_3,
    input wand id_4,
    output wire id_5
    , id_15,
    input wire id_6,
    input wand id_7,
    output wand id_8,
    output supply1 id_9
    , id_16,
    output supply0 id_10,
    input tri1 id_11,
    input wire id_12,
    input tri0 id_13
);
  assign id_3 = id_7;
  wire id_17;
  ;
  module_0 modCall_1 (
      id_0,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
