I1230 22:25:30.111 tapa.util:184] logging level set to INFO
I1230 22:25:30.111 tapa.tapac:514] running translated command: `tapa dse-floorplan --input=self-attn-spatial-kernel.cpp --top=selfAttention --platform=xilinx_u280_xdma_201920_3 --connectivity=hbm_config_spatial.ini --enable-synth-util --enable-hbm-binding-adjustment --floorplan-output=build/solver.tcl --output=build/solver.xilinx_u280_xdma_201920_3.hw.xo --bitstream-script=build/solver.xilinx_u280_xdma_201920_3.hw_generate_bitstream.sh`
I1230 22:25:30.113 tapa.util:184] logging level set to INFO
I1230 22:25:30.114 tapa.tapa:54] tapa version: 0.0.20240301.1
I1230 22:25:30.114 tapa.tapa:58] Python recursion limit set to 3000
I1230 22:25:30.115 tapa.steps.dse:98] 
I1230 22:25:30.115 tapa.steps.dse:99] --------------------------------------------------------------------------------
I1230 22:25:30.115 tapa.steps.dse:100] DSE preparation: synthesize each task into RTL
I1230 22:25:30.115 tapa.steps.dse:101] --------------------------------------------------------------------------------
I1230 22:25:30.115 tapa.steps.dse:102] 
I1230 22:25:30.232 tapa.steps.analyze:151] added vendor include path `/mnt/software/xilinx/Vitis_HLS/2021.2/include`
I1230 22:25:30.232 tapa.steps.analyze:248] Running tapacc command: /usr/local/bin/tapacc /home/yingqi/repo/LLM-InTRRA/benchmark/self-attn/spatial_inner/work.out/csynth/flatten/flatten-abcdd550-self-attn-spatial-kernel.cpp -top selfAttention -- -std=c++17 -I /usr/local/lib/python3.10/dist-packages/tapa/../../../src -isystem /mnt/software/xilinx/Vitis_HLS/2021.2/include -stdlib=libc++ -isystem /usr/lib/llvm-17/include/c++/v1/ -isystem /usr/include/clang/17/include/ -isystem /usr/lib/clang/17/include/
I1230 22:25:42.320 tapa.steps.common:92] writing TAPA graph to json `/home/yingqi/repo/LLM-InTRRA/benchmark/self-attn/spatial_inner/work.out/csynth/graph.json`.
I1230 22:25:42.650 tapa.steps.common:92] writing TAPA settings to json `/home/yingqi/repo/LLM-InTRRA/benchmark/self-attn/spatial_inner/work.out/csynth/settings.json`.
I1230 22:25:42.652 tapa.steps.common:46] reusing TAPA settings from upstream flows.
I1230 22:25:42.713 tapa.core:182] extracting HLS C++ files
I1230 22:25:42.739 tapa.core:214] running HLS
I1230 22:25:42.748 tapa.core:260] spawn 10 workers for parallel HLS synthesis of the tasks
I1230 22:26:34.341 tapa.core:275] extracting RTL files
I1230 22:26:38.450 tapa.core:306] parsing RTL files and populating tasks
D1230 22:26:39.413 tapa.core:315] parsing compute_S
D1230 22:26:39.415 tapa.core:319] populating compute_S
D1230 22:26:39.415 tapa.core:315] parsing compute_output
D1230 22:26:39.417 tapa.core:319] populating compute_output
D1230 22:26:39.431 tapa.core:315] parsing measure_cycle
D1230 22:26:39.433 tapa.core:319] populating measure_cycle
D1230 22:26:39.433 tapa.core:315] parsing projection
D1230 22:26:39.434 tapa.core:319] populating projection
D1230 22:26:39.434 tapa.core:315] parsing read_input
D1230 22:26:39.435 tapa.core:319] populating read_input
D1230 22:26:39.746 tapa.core:315] parsing read_weight
D1230 22:26:39.749 tapa.core:319] populating read_weight
D1230 22:26:39.749 tapa.core:315] parsing softmax
D1230 22:26:39.751 tapa.core:319] populating softmax
D1230 22:26:39.751 tapa.core:315] parsing write_output
D1230 22:26:39.753 tapa.core:319] populating write_output
D1230 22:26:39.753 tapa.core:315] parsing selfAttention
D1230 22:26:39.754 tapa.core:319] populating selfAttention
D1230 22:26:39.755 tapa.task:149] mmap argument 'selfAttention.cycle_count' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'measure_cycle_0.cycle_count'
D1230 22:26:39.755 tapa.task:133] mmap argument 'selfAttention.top_input' (id_width=3, thread_count=3, chan_size=None, chan_count=None) is shared by 3 ports:
D1230 22:26:39.755 tapa.task:147]   read_input_0.vec
D1230 22:26:39.755 tapa.task:147]   read_input_1.vec
D1230 22:26:39.755 tapa.task:147]   read_input_2.vec
D1230 22:26:39.755 tapa.task:149] mmap argument 'selfAttention.Wq' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_weight_0.vec'
D1230 22:26:39.755 tapa.task:149] mmap argument 'selfAttention.Wk' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_weight_1.vec'
D1230 22:26:39.756 tapa.task:149] mmap argument 'selfAttention.Wv' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_weight_2.vec'
D1230 22:26:39.756 tapa.task:149] mmap argument 'selfAttention.top_output' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'write_output_0.output_mtx'
I1230 22:26:39.756 tapa.core:323] instrumenting upper-level RTL
I1230 22:26:39.756 tapa.steps.common:92] writing TAPA settings to json `/home/yingqi/repo/LLM-InTRRA/benchmark/self-attn/spatial_inner/work.out/csynth/settings.json`.
I1230 22:26:39.860 tapa.steps.dse:98] 
I1230 22:26:39.860 tapa.steps.dse:99] --------------------------------------------------------------------------------
I1230 22:26:39.860 tapa.steps.dse:100] Start generating design point 1 with --max-slr-width-limit 15000
I1230 22:26:39.860 tapa.steps.dse:101] --------------------------------------------------------------------------------
I1230 22:26:39.860 tapa.steps.dse:102] 
I1230 22:26:40.547 tapa.steps.common:46] reusing TAPA settings from upstream flows.
W1230 22:26:40.547 tapa.steps.optimize:151] HBM port binding adjustment is enabled. The final binding may be different from hbm_config_spatial.ini
I1230 22:26:40.548 tapa.floorplan:437] generating post-synthesis resource utilization reports
I1230 22:26:40.548 tapa.floorplan:438] this step runs logic synthesis of each task for accurate area info, it may take a while
I1230 22:26:40.556 tapa.floorplan:442] spawn 8 workers for parallel logic synthesis. use --max-parallel-synth-jobs to enable more workers.
D1230 22:26:40.557 tapa.floorplan:408] synthesizing read_input
D1230 22:26:40.557 tapa.floorplan:408] synthesizing projection
D1230 22:26:40.557 tapa.floorplan:408] synthesizing measure_cycle
D1230 22:26:40.557 tapa.floorplan:408] synthesizing softmax
D1230 22:26:40.557 tapa.floorplan:408] synthesizing compute_output
D1230 22:26:40.557 tapa.floorplan:408] synthesizing compute_S
D1230 22:26:40.558 tapa.floorplan:408] synthesizing write_output
D1230 22:26:40.558 tapa.floorplan:408] synthesizing read_weight
I1230 22:28:09.938 tapa.core:358] Running floorplanning
W1230 22:28:09.941 tapa.task_graph:75] cycle_count is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W1230 22:28:09.941 tapa.task_graph:75] top_input is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W1230 22:28:09.941 tapa.task_graph:75] top_input is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W1230 22:28:09.941 tapa.task_graph:75] top_input is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W1230 22:28:09.941 tapa.task_graph:75] Wq is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W1230 22:28:09.942 tapa.task_graph:75] Wk is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W1230 22:28:09.942 tapa.task_graph:75] Wv is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W1230 22:28:09.942 tapa.task_graph:75] top_output is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
D1230 22:28:09.942 tapa.task_graph:157] area of compute_S: {'BRAM': 62, 'DSP': 1, 'FF': 1083, 'LUT': 715, 'URAM': 0}
D1230 22:28:09.942 tapa.task_graph:157] area of compute_output: {'BRAM': 61, 'DSP': 1, 'FF': 1076, 'LUT': 864, 'URAM': 0}
D1230 22:28:09.942 tapa.task_graph:157] area of measure_cycle: {'BRAM': 1, 'DSP': 0, 'FF': 894, 'LUT': 505, 'URAM': 0}
D1230 22:28:09.942 tapa.task_graph:157] area of projection: {'BRAM': 481, 'DSP': 1, 'FF': 1195, 'LUT': 1976, 'URAM': 0}
D1230 22:28:09.942 tapa.task_graph:157] area of projection: {'BRAM': 481, 'DSP': 1, 'FF': 1195, 'LUT': 1976, 'URAM': 0}
D1230 22:28:09.942 tapa.task_graph:157] area of projection: {'BRAM': 481, 'DSP': 1, 'FF': 1195, 'LUT': 1976, 'URAM': 0}
D1230 22:28:09.943 tapa.task_graph:157] area of read_input: {'BRAM': 0, 'DSP': 0, 'FF': 328, 'LUT': 69, 'URAM': 0}
D1230 22:28:09.943 tapa.task_graph:157] area of read_input: {'BRAM': 0, 'DSP': 0, 'FF': 328, 'LUT': 69, 'URAM': 0}
D1230 22:28:09.943 tapa.task_graph:157] area of read_input: {'BRAM': 0, 'DSP': 0, 'FF': 328, 'LUT': 69, 'URAM': 0}
D1230 22:28:09.943 tapa.task_graph:157] area of read_weight: {'BRAM': 0, 'DSP': 0, 'FF': 328, 'LUT': 67, 'URAM': 0}
D1230 22:28:09.943 tapa.task_graph:157] area of read_weight: {'BRAM': 0, 'DSP': 0, 'FF': 328, 'LUT': 67, 'URAM': 0}
D1230 22:28:09.943 tapa.task_graph:157] area of read_weight: {'BRAM': 0, 'DSP': 0, 'FF': 328, 'LUT': 67, 'URAM': 0}
D1230 22:28:09.943 tapa.task_graph:157] area of softmax: {'BRAM': 3, 'DSP': 0, 'FF': 1264, 'LUT': 818, 'URAM': 0}
D1230 22:28:09.943 tapa.task_graph:157] area of write_output: {'BRAM': 1, 'DSP': 0, 'FF': 676, 'LUT': 316, 'URAM': 0}
I1230 22:28:12.234 tapa.floorplan:292] generate new port binding at /home/yingqi/repo/LLM-InTRRA/benchmark/self-attn/spatial_inner/work.out/run-1/run/link_config.ini
I1230 22:28:12.235 tapa.steps.common:92] writing TAPA settings to json `/home/yingqi/repo/LLM-InTRRA/benchmark/self-attn/spatial_inner/work.out/run-1/run/settings.json`.
I1230 22:28:12.237 tapa.steps.common:46] reusing TAPA settings from upstream flows.
I1230 22:28:12.238 tapa.floorplan:77] generate the floorplan constraint at ./work.out/run-1/constraints.tcl
I1230 22:28:12.238 tapa.core:450] top task register level set to 3
I1230 22:28:12.238 tapa.core:454] instrumenting top-level RTL
E1230 22:28:12.239 tapa.verilog.xilinx.module:728] not adding pragma for unknown port 'ap_local_block'
D1230 22:28:12.246 tapa.core:527]   instantiating FIFOs in selfAttention
D1230 22:28:12.247 tapa.core:540]     instantiating selfAttention.fifo_K_selfAttention
D1230 22:28:12.247 tapa.core:540]     instantiating selfAttention.fifo_Q_selfAttention
D1230 22:28:12.247 tapa.core:540]     instantiating selfAttention.fifo_S_selfAttention
D1230 22:28:12.247 tapa.core:540]     instantiating selfAttention.fifo_S_softmax_selfAttention
D1230 22:28:12.247 tapa.core:540]     instantiating selfAttention.fifo_V_selfAttention
D1230 22:28:12.247 tapa.core:540]     instantiating selfAttention.fifo_Wk_selfAttention
D1230 22:28:12.247 tapa.core:540]     instantiating selfAttention.fifo_Wq_selfAttention
D1230 22:28:12.247 tapa.core:540]     instantiating selfAttention.fifo_Wv_selfAttention
D1230 22:28:12.247 tapa.core:540]     instantiating selfAttention.fifo_fin_selfAttention[0]
D1230 22:28:12.247 tapa.core:540]     instantiating selfAttention.fifo_input_K_selfAttention
D1230 22:28:12.247 tapa.core:540]     instantiating selfAttention.fifo_input_Q_selfAttention
D1230 22:28:12.247 tapa.core:540]     instantiating selfAttention.fifo_input_V_selfAttention
D1230 22:28:12.248 tapa.core:540]     instantiating selfAttention.fifo_output_selfAttention
D1230 22:28:12.248 tapa.core:505]   connecting selfAttention's children tasks
W1230 22:28:12.249 tapa.verilog.xilinx.module:222] assuming fifo_fin is a singleton array
W1230 22:28:12.250 tapa.verilog.xilinx.module:222] assuming fifo_fin is a singleton array
W1230 22:28:12.250 tapa.verilog.xilinx.module:222] assuming fifo_fin is a singleton array
D1230 22:28:12.251 tapa.core:596]   instantiating children tasks in selfAttention
D1230 22:28:12.346 tapa.core:669]     pipelined signal: cycle_count_slr_0 => measure_cycle_0___cycle_count
W1230 22:28:12.347 tapa.verilog.xilinx.module:222] assuming fifo_fin is a singleton array
W1230 22:28:12.347 tapa.verilog.xilinx.module:222] assuming fifo_fin_peek is a singleton array
W1230 22:28:12.347 tapa.verilog.xilinx.module:222] assuming fifo_fin is a singleton array
W1230 22:28:12.347 tapa.verilog.xilinx.module:222] assuming fifo_fin_peek is a singleton array
W1230 22:28:12.347 tapa.verilog.xilinx.module:222] assuming fifo_fin is a singleton array
W1230 22:28:12.347 tapa.verilog.xilinx.module:222] assuming fifo_fin_peek is a singleton array
D1230 22:28:12.350 tapa.core:669]     pipelined signal: top_input_slr_0 => read_input_0___top_input
D1230 22:28:12.350 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_addr_din` is connected to async_mmap port `top_input.read_addr`
D1230 22:28:12.350 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_addr_full_n` is connected to async_mmap port `top_input.read_addr`
D1230 22:28:12.350 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_addr_write` is connected to async_mmap port `top_input.read_addr`
D1230 22:28:12.350 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_data_s_dout` is connected to async_mmap port `top_input.read_data`
D1230 22:28:12.350 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_read_data_peek_dout` is connected to async_mmap port `top_input.read_data`
D1230 22:28:12.350 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_data_s_empty_n` is connected to async_mmap port `top_input.read_data`
D1230 22:28:12.350 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_read_data_peek_empty_n` is connected to async_mmap port `top_input.read_data`
D1230 22:28:12.350 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_data_s_read` is connected to async_mmap port `top_input.read_data`
D1230 22:28:12.350 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_addr_din` is connected to async_mmap port `top_input.write_addr`
D1230 22:28:12.350 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_addr_full_n` is connected to async_mmap port `top_input.write_addr`
D1230 22:28:12.350 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_addr_write` is connected to async_mmap port `top_input.write_addr`
D1230 22:28:12.350 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_data_din` is connected to async_mmap port `top_input.write_data`
D1230 22:28:12.350 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_data_full_n` is connected to async_mmap port `top_input.write_data`
D1230 22:28:12.350 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_data_write` is connected to async_mmap port `top_input.write_data`
D1230 22:28:12.350 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_resp_s_dout` is connected to async_mmap port `top_input.write_resp`
D1230 22:28:12.350 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_write_resp_peek_dout` is connected to async_mmap port `top_input.write_resp`
D1230 22:28:12.351 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_resp_s_empty_n` is connected to async_mmap port `top_input.write_resp`
D1230 22:28:12.351 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_write_resp_peek_empty_n` is connected to async_mmap port `top_input.write_resp`
D1230 22:28:12.351 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_resp_s_read` is connected to async_mmap port `top_input.write_resp`
D1230 22:28:12.351 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_addr_din` is connected to async_mmap port `top_input___read_input_0___vec.read_addr`
D1230 22:28:12.351 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_addr_full_n` is connected to async_mmap port `top_input___read_input_0___vec.read_addr`
D1230 22:28:12.352 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_addr_write` is connected to async_mmap port `top_input___read_input_0___vec.read_addr`
D1230 22:28:12.352 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_data_s_dout` is connected to async_mmap port `top_input___read_input_0___vec.read_data`
D1230 22:28:12.352 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_read_data_peek_dout` is connected to async_mmap port `top_input___read_input_0___vec.read_data`
D1230 22:28:12.352 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_data_s_empty_n` is connected to async_mmap port `top_input___read_input_0___vec.read_data`
D1230 22:28:12.352 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_read_data_peek_empty_n` is connected to async_mmap port `top_input___read_input_0___vec.read_data`
D1230 22:28:12.352 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_data_s_read` is connected to async_mmap port `top_input___read_input_0___vec.read_data`
D1230 22:28:12.352 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_addr_din` is connected to async_mmap port `top_input___read_input_0___vec.write_addr`
D1230 22:28:12.352 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_addr_full_n` is connected to async_mmap port `top_input___read_input_0___vec.write_addr`
D1230 22:28:12.352 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_addr_write` is connected to async_mmap port `top_input___read_input_0___vec.write_addr`
D1230 22:28:12.352 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_data_din` is connected to async_mmap port `top_input___read_input_0___vec.write_data`
D1230 22:28:12.352 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_data_full_n` is connected to async_mmap port `top_input___read_input_0___vec.write_data`
D1230 22:28:12.352 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_data_write` is connected to async_mmap port `top_input___read_input_0___vec.write_data`
D1230 22:28:12.352 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_resp_s_dout` is connected to async_mmap port `top_input___read_input_0___vec.write_resp`
D1230 22:28:12.352 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_write_resp_peek_dout` is connected to async_mmap port `top_input___read_input_0___vec.write_resp`
D1230 22:28:12.352 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_resp_s_empty_n` is connected to async_mmap port `top_input___read_input_0___vec.write_resp`
D1230 22:28:12.352 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_write_resp_peek_empty_n` is connected to async_mmap port `top_input___read_input_0___vec.write_resp`
D1230 22:28:12.352 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_resp_s_read` is connected to async_mmap port `top_input___read_input_0___vec.write_resp`
D1230 22:28:12.353 tapa.core:669]     pipelined signal: top_input_slr_0 => read_input_1___top_input
D1230 22:28:12.353 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_addr_din` is connected to async_mmap port `top_input.read_addr`
D1230 22:28:12.353 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_addr_full_n` is connected to async_mmap port `top_input.read_addr`
D1230 22:28:12.353 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_addr_write` is connected to async_mmap port `top_input.read_addr`
D1230 22:28:12.353 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_data_s_dout` is connected to async_mmap port `top_input.read_data`
D1230 22:28:12.353 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_read_data_peek_dout` is connected to async_mmap port `top_input.read_data`
D1230 22:28:12.353 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_data_s_empty_n` is connected to async_mmap port `top_input.read_data`
D1230 22:28:12.353 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_read_data_peek_empty_n` is connected to async_mmap port `top_input.read_data`
D1230 22:28:12.353 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_data_s_read` is connected to async_mmap port `top_input.read_data`
D1230 22:28:12.353 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_addr_din` is connected to async_mmap port `top_input.write_addr`
D1230 22:28:12.353 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_addr_full_n` is connected to async_mmap port `top_input.write_addr`
D1230 22:28:12.353 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_addr_write` is connected to async_mmap port `top_input.write_addr`
D1230 22:28:12.353 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_data_din` is connected to async_mmap port `top_input.write_data`
D1230 22:28:12.353 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_data_full_n` is connected to async_mmap port `top_input.write_data`
D1230 22:28:12.353 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_data_write` is connected to async_mmap port `top_input.write_data`
D1230 22:28:12.353 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_resp_s_dout` is connected to async_mmap port `top_input.write_resp`
D1230 22:28:12.353 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_write_resp_peek_dout` is connected to async_mmap port `top_input.write_resp`
D1230 22:28:12.353 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_resp_s_empty_n` is connected to async_mmap port `top_input.write_resp`
D1230 22:28:12.354 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_write_resp_peek_empty_n` is connected to async_mmap port `top_input.write_resp`
D1230 22:28:12.354 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_resp_s_read` is connected to async_mmap port `top_input.write_resp`
D1230 22:28:12.354 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_addr_din` is connected to async_mmap port `top_input___read_input_1___vec.read_addr`
D1230 22:28:12.354 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_addr_full_n` is connected to async_mmap port `top_input___read_input_1___vec.read_addr`
D1230 22:28:12.354 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_addr_write` is connected to async_mmap port `top_input___read_input_1___vec.read_addr`
D1230 22:28:12.354 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_data_s_dout` is connected to async_mmap port `top_input___read_input_1___vec.read_data`
D1230 22:28:12.354 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_read_data_peek_dout` is connected to async_mmap port `top_input___read_input_1___vec.read_data`
D1230 22:28:12.354 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_data_s_empty_n` is connected to async_mmap port `top_input___read_input_1___vec.read_data`
D1230 22:28:12.354 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_read_data_peek_empty_n` is connected to async_mmap port `top_input___read_input_1___vec.read_data`
D1230 22:28:12.355 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_data_s_read` is connected to async_mmap port `top_input___read_input_1___vec.read_data`
D1230 22:28:12.355 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_addr_din` is connected to async_mmap port `top_input___read_input_1___vec.write_addr`
D1230 22:28:12.355 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_addr_full_n` is connected to async_mmap port `top_input___read_input_1___vec.write_addr`
D1230 22:28:12.355 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_addr_write` is connected to async_mmap port `top_input___read_input_1___vec.write_addr`
D1230 22:28:12.355 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_data_din` is connected to async_mmap port `top_input___read_input_1___vec.write_data`
D1230 22:28:12.355 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_data_full_n` is connected to async_mmap port `top_input___read_input_1___vec.write_data`
D1230 22:28:12.355 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_data_write` is connected to async_mmap port `top_input___read_input_1___vec.write_data`
D1230 22:28:12.355 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_resp_s_dout` is connected to async_mmap port `top_input___read_input_1___vec.write_resp`
D1230 22:28:12.355 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_write_resp_peek_dout` is connected to async_mmap port `top_input___read_input_1___vec.write_resp`
D1230 22:28:12.355 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_resp_s_empty_n` is connected to async_mmap port `top_input___read_input_1___vec.write_resp`
D1230 22:28:12.355 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_write_resp_peek_empty_n` is connected to async_mmap port `top_input___read_input_1___vec.write_resp`
D1230 22:28:12.355 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_resp_s_read` is connected to async_mmap port `top_input___read_input_1___vec.write_resp`
D1230 22:28:12.355 tapa.core:669]     pipelined signal: top_input_slr_0 => read_input_2___top_input
D1230 22:28:12.355 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_read_addr_din` is connected to async_mmap port `top_input.read_addr`
D1230 22:28:12.355 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_read_addr_full_n` is connected to async_mmap port `top_input.read_addr`
D1230 22:28:12.355 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_read_addr_write` is connected to async_mmap port `top_input.read_addr`
D1230 22:28:12.356 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_read_data_s_dout` is connected to async_mmap port `top_input.read_data`
D1230 22:28:12.356 tapa.verilog.xilinx.async_mmap:81] `read_input_2.vec_read_data_peek_dout` is connected to async_mmap port `top_input.read_data`
D1230 22:28:12.356 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_read_data_s_empty_n` is connected to async_mmap port `top_input.read_data`
D1230 22:28:12.356 tapa.verilog.xilinx.async_mmap:81] `read_input_2.vec_read_data_peek_empty_n` is connected to async_mmap port `top_input.read_data`
D1230 22:28:12.356 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_read_data_s_read` is connected to async_mmap port `top_input.read_data`
D1230 22:28:12.356 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_addr_din` is connected to async_mmap port `top_input.write_addr`
D1230 22:28:12.356 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_addr_full_n` is connected to async_mmap port `top_input.write_addr`
D1230 22:28:12.356 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_addr_write` is connected to async_mmap port `top_input.write_addr`
D1230 22:28:12.356 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_data_din` is connected to async_mmap port `top_input.write_data`
D1230 22:28:12.356 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_data_full_n` is connected to async_mmap port `top_input.write_data`
D1230 22:28:12.356 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_data_write` is connected to async_mmap port `top_input.write_data`
D1230 22:28:12.356 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_resp_s_dout` is connected to async_mmap port `top_input.write_resp`
D1230 22:28:12.356 tapa.verilog.xilinx.async_mmap:81] `read_input_2.vec_write_resp_peek_dout` is connected to async_mmap port `top_input.write_resp`
D1230 22:28:12.356 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_resp_s_empty_n` is connected to async_mmap port `top_input.write_resp`
D1230 22:28:12.356 tapa.verilog.xilinx.async_mmap:81] `read_input_2.vec_write_resp_peek_empty_n` is connected to async_mmap port `top_input.write_resp`
D1230 22:28:12.356 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_resp_s_read` is connected to async_mmap port `top_input.write_resp`
D1230 22:28:12.357 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_read_addr_din` is connected to async_mmap port `top_input___read_input_2___vec.read_addr`
D1230 22:28:12.357 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_read_addr_full_n` is connected to async_mmap port `top_input___read_input_2___vec.read_addr`
D1230 22:28:12.357 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_read_addr_write` is connected to async_mmap port `top_input___read_input_2___vec.read_addr`
D1230 22:28:12.357 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_read_data_s_dout` is connected to async_mmap port `top_input___read_input_2___vec.read_data`
D1230 22:28:12.357 tapa.verilog.xilinx.async_mmap:81] `read_input_2.vec_read_data_peek_dout` is connected to async_mmap port `top_input___read_input_2___vec.read_data`
D1230 22:28:12.357 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_read_data_s_empty_n` is connected to async_mmap port `top_input___read_input_2___vec.read_data`
D1230 22:28:12.357 tapa.verilog.xilinx.async_mmap:81] `read_input_2.vec_read_data_peek_empty_n` is connected to async_mmap port `top_input___read_input_2___vec.read_data`
D1230 22:28:12.357 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_read_data_s_read` is connected to async_mmap port `top_input___read_input_2___vec.read_data`
D1230 22:28:12.357 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_addr_din` is connected to async_mmap port `top_input___read_input_2___vec.write_addr`
D1230 22:28:12.357 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_addr_full_n` is connected to async_mmap port `top_input___read_input_2___vec.write_addr`
D1230 22:28:12.357 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_addr_write` is connected to async_mmap port `top_input___read_input_2___vec.write_addr`
D1230 22:28:12.358 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_data_din` is connected to async_mmap port `top_input___read_input_2___vec.write_data`
D1230 22:28:12.358 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_data_full_n` is connected to async_mmap port `top_input___read_input_2___vec.write_data`
D1230 22:28:12.358 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_data_write` is connected to async_mmap port `top_input___read_input_2___vec.write_data`
D1230 22:28:12.358 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_resp_s_dout` is connected to async_mmap port `top_input___read_input_2___vec.write_resp`
D1230 22:28:12.358 tapa.verilog.xilinx.async_mmap:81] `read_input_2.vec_write_resp_peek_dout` is connected to async_mmap port `top_input___read_input_2___vec.write_resp`
D1230 22:28:12.358 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_resp_s_empty_n` is connected to async_mmap port `top_input___read_input_2___vec.write_resp`
D1230 22:28:12.358 tapa.verilog.xilinx.async_mmap:81] `read_input_2.vec_write_resp_peek_empty_n` is connected to async_mmap port `top_input___read_input_2___vec.write_resp`
D1230 22:28:12.358 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_resp_s_read` is connected to async_mmap port `top_input___read_input_2___vec.write_resp`
D1230 22:28:12.358 tapa.core:669]     pipelined signal: Wq_slr_0 => read_weight_0___Wq
D1230 22:28:12.358 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_addr_din` is connected to async_mmap port `Wq.read_addr`
D1230 22:28:12.358 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_addr_full_n` is connected to async_mmap port `Wq.read_addr`
D1230 22:28:12.358 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_addr_write` is connected to async_mmap port `Wq.read_addr`
D1230 22:28:12.358 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_data_s_dout` is connected to async_mmap port `Wq.read_data`
D1230 22:28:12.358 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_read_data_peek_dout` is connected to async_mmap port `Wq.read_data`
D1230 22:28:12.358 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_data_s_empty_n` is connected to async_mmap port `Wq.read_data`
D1230 22:28:12.358 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_read_data_peek_empty_n` is connected to async_mmap port `Wq.read_data`
D1230 22:28:12.359 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_data_s_read` is connected to async_mmap port `Wq.read_data`
D1230 22:28:12.359 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_addr_din` is connected to async_mmap port `Wq.write_addr`
D1230 22:28:12.359 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_addr_full_n` is connected to async_mmap port `Wq.write_addr`
D1230 22:28:12.359 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_addr_write` is connected to async_mmap port `Wq.write_addr`
D1230 22:28:12.359 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_data_din` is connected to async_mmap port `Wq.write_data`
D1230 22:28:12.359 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_data_full_n` is connected to async_mmap port `Wq.write_data`
D1230 22:28:12.359 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_data_write` is connected to async_mmap port `Wq.write_data`
D1230 22:28:12.359 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_resp_s_dout` is connected to async_mmap port `Wq.write_resp`
D1230 22:28:12.359 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_write_resp_peek_dout` is connected to async_mmap port `Wq.write_resp`
D1230 22:28:12.359 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_resp_s_empty_n` is connected to async_mmap port `Wq.write_resp`
D1230 22:28:12.359 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_write_resp_peek_empty_n` is connected to async_mmap port `Wq.write_resp`
D1230 22:28:12.359 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_resp_s_read` is connected to async_mmap port `Wq.write_resp`
D1230 22:28:12.360 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_addr_din` is connected to async_mmap port `Wq.read_addr`
D1230 22:28:12.360 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_addr_full_n` is connected to async_mmap port `Wq.read_addr`
D1230 22:28:12.360 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_addr_write` is connected to async_mmap port `Wq.read_addr`
D1230 22:28:12.360 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_data_s_dout` is connected to async_mmap port `Wq.read_data`
D1230 22:28:12.360 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_read_data_peek_dout` is connected to async_mmap port `Wq.read_data`
D1230 22:28:12.360 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_data_s_empty_n` is connected to async_mmap port `Wq.read_data`
D1230 22:28:12.360 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_read_data_peek_empty_n` is connected to async_mmap port `Wq.read_data`
D1230 22:28:12.360 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_data_s_read` is connected to async_mmap port `Wq.read_data`
D1230 22:28:12.360 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_addr_din` is connected to async_mmap port `Wq.write_addr`
D1230 22:28:12.360 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_addr_full_n` is connected to async_mmap port `Wq.write_addr`
D1230 22:28:12.360 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_addr_write` is connected to async_mmap port `Wq.write_addr`
D1230 22:28:12.360 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_data_din` is connected to async_mmap port `Wq.write_data`
D1230 22:28:12.360 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_data_full_n` is connected to async_mmap port `Wq.write_data`
D1230 22:28:12.360 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_data_write` is connected to async_mmap port `Wq.write_data`
D1230 22:28:12.360 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_resp_s_dout` is connected to async_mmap port `Wq.write_resp`
D1230 22:28:12.360 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_write_resp_peek_dout` is connected to async_mmap port `Wq.write_resp`
D1230 22:28:12.361 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_resp_s_empty_n` is connected to async_mmap port `Wq.write_resp`
D1230 22:28:12.361 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_write_resp_peek_empty_n` is connected to async_mmap port `Wq.write_resp`
D1230 22:28:12.361 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_resp_s_read` is connected to async_mmap port `Wq.write_resp`
D1230 22:28:12.361 tapa.core:669]     pipelined signal: Wk_slr_0 => read_weight_1___Wk
D1230 22:28:12.361 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_addr_din` is connected to async_mmap port `Wk.read_addr`
D1230 22:28:12.361 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_addr_full_n` is connected to async_mmap port `Wk.read_addr`
D1230 22:28:12.361 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_addr_write` is connected to async_mmap port `Wk.read_addr`
D1230 22:28:12.361 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_data_s_dout` is connected to async_mmap port `Wk.read_data`
D1230 22:28:12.361 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_read_data_peek_dout` is connected to async_mmap port `Wk.read_data`
D1230 22:28:12.361 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_data_s_empty_n` is connected to async_mmap port `Wk.read_data`
D1230 22:28:12.361 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_read_data_peek_empty_n` is connected to async_mmap port `Wk.read_data`
D1230 22:28:12.361 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_data_s_read` is connected to async_mmap port `Wk.read_data`
D1230 22:28:12.361 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_addr_din` is connected to async_mmap port `Wk.write_addr`
D1230 22:28:12.361 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_addr_full_n` is connected to async_mmap port `Wk.write_addr`
D1230 22:28:12.361 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_addr_write` is connected to async_mmap port `Wk.write_addr`
D1230 22:28:12.362 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_data_din` is connected to async_mmap port `Wk.write_data`
D1230 22:28:12.362 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_data_full_n` is connected to async_mmap port `Wk.write_data`
D1230 22:28:12.362 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_data_write` is connected to async_mmap port `Wk.write_data`
D1230 22:28:12.362 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_resp_s_dout` is connected to async_mmap port `Wk.write_resp`
D1230 22:28:12.362 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_write_resp_peek_dout` is connected to async_mmap port `Wk.write_resp`
D1230 22:28:12.362 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_resp_s_empty_n` is connected to async_mmap port `Wk.write_resp`
D1230 22:28:12.362 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_write_resp_peek_empty_n` is connected to async_mmap port `Wk.write_resp`
D1230 22:28:12.362 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_resp_s_read` is connected to async_mmap port `Wk.write_resp`
D1230 22:28:12.362 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_addr_din` is connected to async_mmap port `Wk.read_addr`
D1230 22:28:12.362 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_addr_full_n` is connected to async_mmap port `Wk.read_addr`
D1230 22:28:12.362 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_addr_write` is connected to async_mmap port `Wk.read_addr`
D1230 22:28:12.362 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_data_s_dout` is connected to async_mmap port `Wk.read_data`
D1230 22:28:12.363 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_read_data_peek_dout` is connected to async_mmap port `Wk.read_data`
D1230 22:28:12.363 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_data_s_empty_n` is connected to async_mmap port `Wk.read_data`
D1230 22:28:12.363 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_read_data_peek_empty_n` is connected to async_mmap port `Wk.read_data`
D1230 22:28:12.363 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_data_s_read` is connected to async_mmap port `Wk.read_data`
D1230 22:28:12.363 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_addr_din` is connected to async_mmap port `Wk.write_addr`
D1230 22:28:12.363 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_addr_full_n` is connected to async_mmap port `Wk.write_addr`
D1230 22:28:12.363 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_addr_write` is connected to async_mmap port `Wk.write_addr`
D1230 22:28:12.363 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_data_din` is connected to async_mmap port `Wk.write_data`
D1230 22:28:12.363 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_data_full_n` is connected to async_mmap port `Wk.write_data`
D1230 22:28:12.363 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_data_write` is connected to async_mmap port `Wk.write_data`
D1230 22:28:12.363 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_resp_s_dout` is connected to async_mmap port `Wk.write_resp`
D1230 22:28:12.363 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_write_resp_peek_dout` is connected to async_mmap port `Wk.write_resp`
D1230 22:28:12.363 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_resp_s_empty_n` is connected to async_mmap port `Wk.write_resp`
D1230 22:28:12.363 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_write_resp_peek_empty_n` is connected to async_mmap port `Wk.write_resp`
D1230 22:28:12.363 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_resp_s_read` is connected to async_mmap port `Wk.write_resp`
D1230 22:28:12.364 tapa.core:669]     pipelined signal: Wv_slr_0 => read_weight_2___Wv
D1230 22:28:12.364 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_addr_din` is connected to async_mmap port `Wv.read_addr`
D1230 22:28:12.364 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_addr_full_n` is connected to async_mmap port `Wv.read_addr`
D1230 22:28:12.364 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_addr_write` is connected to async_mmap port `Wv.read_addr`
D1230 22:28:12.364 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_data_s_dout` is connected to async_mmap port `Wv.read_data`
D1230 22:28:12.364 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_read_data_peek_dout` is connected to async_mmap port `Wv.read_data`
D1230 22:28:12.364 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_data_s_empty_n` is connected to async_mmap port `Wv.read_data`
D1230 22:28:12.364 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_read_data_peek_empty_n` is connected to async_mmap port `Wv.read_data`
D1230 22:28:12.364 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_data_s_read` is connected to async_mmap port `Wv.read_data`
D1230 22:28:12.364 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_addr_din` is connected to async_mmap port `Wv.write_addr`
D1230 22:28:12.364 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_addr_full_n` is connected to async_mmap port `Wv.write_addr`
D1230 22:28:12.364 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_addr_write` is connected to async_mmap port `Wv.write_addr`
D1230 22:28:12.364 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_data_din` is connected to async_mmap port `Wv.write_data`
D1230 22:28:12.364 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_data_full_n` is connected to async_mmap port `Wv.write_data`
D1230 22:28:12.364 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_data_write` is connected to async_mmap port `Wv.write_data`
D1230 22:28:12.364 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_resp_s_dout` is connected to async_mmap port `Wv.write_resp`
D1230 22:28:12.364 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_write_resp_peek_dout` is connected to async_mmap port `Wv.write_resp`
D1230 22:28:12.364 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_resp_s_empty_n` is connected to async_mmap port `Wv.write_resp`
D1230 22:28:12.365 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_write_resp_peek_empty_n` is connected to async_mmap port `Wv.write_resp`
D1230 22:28:12.365 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_resp_s_read` is connected to async_mmap port `Wv.write_resp`
D1230 22:28:12.365 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_addr_din` is connected to async_mmap port `Wv.read_addr`
D1230 22:28:12.365 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_addr_full_n` is connected to async_mmap port `Wv.read_addr`
D1230 22:28:12.365 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_addr_write` is connected to async_mmap port `Wv.read_addr`
D1230 22:28:12.365 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_data_s_dout` is connected to async_mmap port `Wv.read_data`
D1230 22:28:12.365 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_read_data_peek_dout` is connected to async_mmap port `Wv.read_data`
D1230 22:28:12.365 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_data_s_empty_n` is connected to async_mmap port `Wv.read_data`
D1230 22:28:12.365 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_read_data_peek_empty_n` is connected to async_mmap port `Wv.read_data`
D1230 22:28:12.365 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_data_s_read` is connected to async_mmap port `Wv.read_data`
D1230 22:28:12.366 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_addr_din` is connected to async_mmap port `Wv.write_addr`
D1230 22:28:12.366 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_addr_full_n` is connected to async_mmap port `Wv.write_addr`
D1230 22:28:12.366 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_addr_write` is connected to async_mmap port `Wv.write_addr`
D1230 22:28:12.366 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_data_din` is connected to async_mmap port `Wv.write_data`
D1230 22:28:12.366 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_data_full_n` is connected to async_mmap port `Wv.write_data`
D1230 22:28:12.366 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_data_write` is connected to async_mmap port `Wv.write_data`
D1230 22:28:12.366 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_resp_s_dout` is connected to async_mmap port `Wv.write_resp`
D1230 22:28:12.366 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_write_resp_peek_dout` is connected to async_mmap port `Wv.write_resp`
D1230 22:28:12.366 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_resp_s_empty_n` is connected to async_mmap port `Wv.write_resp`
D1230 22:28:12.366 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_write_resp_peek_empty_n` is connected to async_mmap port `Wv.write_resp`
D1230 22:28:12.366 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_resp_s_read` is connected to async_mmap port `Wv.write_resp`
D1230 22:28:12.367 tapa.core:669]     pipelined signal: top_output_slr_0 => write_output_0___top_output
D1230 22:28:12.367 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_addr_din` is connected to async_mmap port `top_output.read_addr`
D1230 22:28:12.367 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_addr_full_n` is connected to async_mmap port `top_output.read_addr`
D1230 22:28:12.367 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_addr_write` is connected to async_mmap port `top_output.read_addr`
D1230 22:28:12.367 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_data_s_dout` is connected to async_mmap port `top_output.read_data`
D1230 22:28:12.367 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_read_data_peek_dout` is connected to async_mmap port `top_output.read_data`
D1230 22:28:12.368 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_data_s_empty_n` is connected to async_mmap port `top_output.read_data`
D1230 22:28:12.368 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_read_data_peek_empty_n` is connected to async_mmap port `top_output.read_data`
D1230 22:28:12.368 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_data_s_read` is connected to async_mmap port `top_output.read_data`
D1230 22:28:12.368 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_addr_din` is connected to async_mmap port `top_output.write_addr`
D1230 22:28:12.368 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_addr_full_n` is connected to async_mmap port `top_output.write_addr`
D1230 22:28:12.368 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_addr_write` is connected to async_mmap port `top_output.write_addr`
D1230 22:28:12.368 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_data_din` is connected to async_mmap port `top_output.write_data`
D1230 22:28:12.368 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_data_full_n` is connected to async_mmap port `top_output.write_data`
D1230 22:28:12.368 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_data_write` is connected to async_mmap port `top_output.write_data`
D1230 22:28:12.368 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_resp_s_dout` is connected to async_mmap port `top_output.write_resp`
D1230 22:28:12.368 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_write_resp_peek_dout` is connected to async_mmap port `top_output.write_resp`
D1230 22:28:12.368 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_resp_s_empty_n` is connected to async_mmap port `top_output.write_resp`
D1230 22:28:12.368 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_write_resp_peek_empty_n` is connected to async_mmap port `top_output.write_resp`
D1230 22:28:12.368 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_resp_s_read` is connected to async_mmap port `top_output.write_resp`
D1230 22:28:12.369 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_addr_din` is connected to async_mmap port `top_output.read_addr`
D1230 22:28:12.369 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_addr_full_n` is connected to async_mmap port `top_output.read_addr`
D1230 22:28:12.369 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_addr_write` is connected to async_mmap port `top_output.read_addr`
D1230 22:28:12.369 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_data_s_dout` is connected to async_mmap port `top_output.read_data`
D1230 22:28:12.369 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_read_data_peek_dout` is connected to async_mmap port `top_output.read_data`
D1230 22:28:12.369 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_data_s_empty_n` is connected to async_mmap port `top_output.read_data`
D1230 22:28:12.369 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_read_data_peek_empty_n` is connected to async_mmap port `top_output.read_data`
D1230 22:28:12.370 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_data_s_read` is connected to async_mmap port `top_output.read_data`
D1230 22:28:12.370 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_addr_din` is connected to async_mmap port `top_output.write_addr`
D1230 22:28:12.370 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_addr_full_n` is connected to async_mmap port `top_output.write_addr`
D1230 22:28:12.370 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_addr_write` is connected to async_mmap port `top_output.write_addr`
D1230 22:28:12.370 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_data_din` is connected to async_mmap port `top_output.write_data`
D1230 22:28:12.370 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_data_full_n` is connected to async_mmap port `top_output.write_data`
D1230 22:28:12.370 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_data_write` is connected to async_mmap port `top_output.write_data`
D1230 22:28:12.370 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_resp_s_dout` is connected to async_mmap port `top_output.write_resp`
D1230 22:28:12.370 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_write_resp_peek_dout` is connected to async_mmap port `top_output.write_resp`
D1230 22:28:12.370 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_resp_s_empty_n` is connected to async_mmap port `top_output.write_resp`
D1230 22:28:12.370 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_write_resp_peek_empty_n` is connected to async_mmap port `top_output.write_resp`
D1230 22:28:12.370 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_resp_s_read` is connected to async_mmap port `top_output.write_resp`
D1230 22:28:12.370 tapa.core:850] Set the address width of async_mmap to 64
I1230 22:28:12.511 tapa.core:463] generating report
I1230 22:28:12.517 tapa.core:471] writing generated auxiliary RTL files
I1230 22:28:12.518 tapa.steps.common:92] writing TAPA settings to json `/home/yingqi/repo/LLM-InTRRA/benchmark/self-attn/spatial_inner/work.out/run-1/run/settings.json`.
I1230 22:28:12.519 tapa.steps.common:46] reusing TAPA settings from upstream flows.
I1230 22:28:12.519 tapa.core:479] packaging RTL code
D1230 22:28:12.520 tapa.verilog.xilinx:70] RTL ports of selfAttention:
D1230 22:28:12.520 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: top_input, ctype: vec_t*, width: 256, chan_count: None, chan_size: None
D1230 22:28:12.520 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: Wq, ctype: vec_t*, width: 256, chan_count: None, chan_size: None
D1230 22:28:12.520 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: Wk, ctype: vec_t*, width: 256, chan_count: None, chan_size: None
D1230 22:28:12.520 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: Wv, ctype: vec_t*, width: 256, chan_count: None, chan_size: None
D1230 22:28:12.520 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: top_output, ctype: vec_t*, width: 256, chan_count: None, chan_size: None
D1230 22:28:12.520 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: cycle_count, ctype: int*, width: 32, chan_count: None, chan_size: None
D1230 22:28:12.522 haoda.backend.xilinx:163] packing: compute_S.v
D1230 22:28:12.522 haoda.backend.xilinx:163] packing: compute_S_compute_S_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2.v
D1230 22:28:12.522 haoda.backend.xilinx:163] packing: compute_S_compute_S_Pipeline_VITIS_LOOP_120_4.v
D1230 22:28:12.522 haoda.backend.xilinx:163] packing: compute_S_compute_S_Pipeline_VITIS_LOOP_131_6.v
D1230 22:28:12.522 haoda.backend.xilinx:163] packing: compute_S_compute_S_Pipeline_VITIS_LOOP_141_8_VITIS_LOOP_142_9.v
D1230 22:28:12.522 haoda.backend.xilinx:163] packing: compute_S_compute_S_Pipeline_VITIS_LOOP_151_11.v
D1230 22:28:12.522 haoda.backend.xilinx:163] packing: compute_S_flow_control_loop_pipe_sequential_init.v
D1230 22:28:12.522 haoda.backend.xilinx:163] packing: compute_S_mac_muladd_16s_16s_16ns_16_4_1.v
D1230 22:28:12.522 haoda.backend.xilinx:163] packing: compute_S_q_col_V_RAM_AUTO_1R1W.v
D1230 22:28:12.522 haoda.backend.xilinx:163] packing: compute_S_result_V_RAM_1WNR_AUTO_1R1W.v
D1230 22:28:12.522 haoda.backend.xilinx:163] packing: compute_output.v
D1230 22:28:12.522 haoda.backend.xilinx:163] packing: compute_output_S_V_RAM_AUTO_1R1W.v
D1230 22:28:12.522 haoda.backend.xilinx:163] packing: compute_output_compute_output_Pipeline_VITIS_LOOP_126_2.v
D1230 22:28:12.522 haoda.backend.xilinx:163] packing: compute_output_compute_output_Pipeline_VITIS_LOOP_141_5.v
D1230 22:28:12.522 haoda.backend.xilinx:163] packing: compute_output_compute_output_Pipeline_VITIS_LOOP_145_6.v
D1230 22:28:12.522 haoda.backend.xilinx:163] packing: compute_output_compute_output_Pipeline_VITIS_LOOP_156_9.v
D1230 22:28:12.522 haoda.backend.xilinx:163] packing: compute_output_compute_output_Pipeline_VITIS_LOOP_163_10.v
D1230 22:28:12.522 haoda.backend.xilinx:163] packing: compute_output_flow_control_loop_pipe_sequential_init.v
D1230 22:28:12.522 haoda.backend.xilinx:163] packing: compute_output_mac_muladd_16s_16s_16ns_16_4_1.v
D1230 22:28:12.522 haoda.backend.xilinx:163] packing: compute_output_result_V_RAM_1WNR_AUTO_1R1W.v
D1230 22:28:12.522 haoda.backend.xilinx:163] packing: compute_output_v_col_V_RAM_AUTO_1R1W.v
D1230 22:28:12.522 haoda.backend.xilinx:163] packing: measure_cycle.v
D1230 22:28:12.522 haoda.backend.xilinx:163] packing: measure_cycle_cycle_count_m_axi.v
D1230 22:28:12.522 haoda.backend.xilinx:163] packing: measure_cycle_flow_control_loop_pipe_sequential_init.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: measure_cycle_measure_cycle_Pipeline_measure_cycle_loop.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: projection.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: projection_flow_control_loop_pipe_sequential_init.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: projection_input_V_RAM_AUTO_1R1W.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: projection_mac_muladd_16s_16s_16ns_16_4_1.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: projection_projection_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: projection_projection_Pipeline_VITIS_LOOP_107_4.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: projection_projection_Pipeline_VITIS_LOOP_122_7.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: projection_projection_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: projection_projection_Pipeline_VITIS_LOOP_142_12.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: projection_result_V_RAM_1WNR_AUTO_1R1W.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: projection_weight_col_V_RAM_AUTO_1R1W.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: read_input.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: read_input_flow_control_loop_pipe_sequential_init.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: read_input_read_input_Pipeline_VITIS_LOOP_80_1.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: read_weight.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: read_weight_flow_control_loop_pipe_sequential_init.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: read_weight_read_weight_Pipeline_VITIS_LOOP_69_1.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: softmax.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: softmax_exp_16_16_s.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: softmax_exp_16_16_s_exp_x_msb_1_table_V_ROM_AUTO_1R.dat
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: softmax_exp_16_16_s_exp_x_msb_1_table_V_ROM_AUTO_1R.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: softmax_flow_control_loop_pipe_sequential_init.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: softmax_row_V_RAM_AUTO_1R1W.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: softmax_sdiv_16ns_13s_16_20_1.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: softmax_softmax_Pipeline_VITIS_LOOP_121_2.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: softmax_softmax_Pipeline_VITIS_LOOP_131_4.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: softmax_softmax_Pipeline_VITIS_LOOP_135_5.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: softmax_softmax_Pipeline_VITIS_LOOP_138_6.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: write_output.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: write_output_col_V_RAM_AUTO_1R1W.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: write_output_flow_control_loop_pipe_sequential_init.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: write_output_write_output_Pipeline_VITIS_LOOP_106_4.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: write_output_write_output_Pipeline_VITIS_LOOP_96_2.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: selfAttention.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: selfAttention_control_s_axi.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: arbiter.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: async_mmap.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: axi_pipeline.v
D1230 22:28:12.523 haoda.backend.xilinx:163] packing: axi_crossbar_addr.v
D1230 22:28:12.524 haoda.backend.xilinx:163] packing: axi_crossbar_rd.v
D1230 22:28:12.524 haoda.backend.xilinx:163] packing: axi_crossbar_wr.v
D1230 22:28:12.524 haoda.backend.xilinx:163] packing: axi_crossbar.v
D1230 22:28:12.524 haoda.backend.xilinx:163] packing: axi_register_rd.v
D1230 22:28:12.524 haoda.backend.xilinx:163] packing: axi_register_wr.v
D1230 22:28:12.524 haoda.backend.xilinx:163] packing: detect_burst.v
D1230 22:28:12.524 haoda.backend.xilinx:163] packing: fifo.v
D1230 22:28:12.524 haoda.backend.xilinx:163] packing: fifo_bram.v
D1230 22:28:12.524 haoda.backend.xilinx:163] packing: fifo_fwd.v
D1230 22:28:12.524 haoda.backend.xilinx:163] packing: fifo_srl.v
D1230 22:28:12.524 haoda.backend.xilinx:163] packing: generate_last.v
D1230 22:28:12.524 haoda.backend.xilinx:163] packing: priority_encoder.v
D1230 22:28:12.524 haoda.backend.xilinx:163] packing: relay_station.v
D1230 22:28:12.524 haoda.backend.xilinx:163] packing: a_axi_write_broadcastor_1_to_3.v
D1230 22:28:12.524 haoda.backend.xilinx:163] packing: a_axi_write_broadcastor_1_to_4.v
D1230 22:28:12.524 haoda.backend.xilinx:163] packing: selfAttention_fsm.v
D1230 22:28:12.524 haoda.backend.xilinx:163] packing: selfAttention_inner.v
D1230 22:28:12.524 haoda.backend.xilinx:163] packing: axi_crossbar_3x1.v
I1230 22:28:44.039 tapa.core:487] packaging HLS report
D1230 22:28:44.047 tapa.core:492]   packing report/compute_S_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_108_2_csynth.xml
D1230 22:28:44.049 tapa.core:492]   packing report/compute_S_Pipeline_VITIS_LOOP_120_4_csynth.xml
D1230 22:28:44.051 tapa.core:492]   packing report/compute_S_Pipeline_VITIS_LOOP_131_6_csynth.xml
D1230 22:28:44.052 tapa.core:492]   packing report/compute_S_Pipeline_VITIS_LOOP_141_8_VITIS_LOOP_142_9_csynth.xml
D1230 22:28:44.053 tapa.core:492]   packing report/compute_S_Pipeline_VITIS_LOOP_151_11_csynth.xml
D1230 22:28:44.054 tapa.core:492]   packing report/compute_S_csynth.xml
D1230 22:28:44.056 tapa.core:492]   packing report/compute_output_Pipeline_VITIS_LOOP_126_2_csynth.xml
D1230 22:28:44.057 tapa.core:492]   packing report/compute_output_Pipeline_VITIS_LOOP_141_5_csynth.xml
D1230 22:28:44.058 tapa.core:492]   packing report/compute_output_Pipeline_VITIS_LOOP_145_6_csynth.xml
D1230 22:28:44.059 tapa.core:492]   packing report/compute_output_Pipeline_VITIS_LOOP_156_9_csynth.xml
D1230 22:28:44.061 tapa.core:492]   packing report/compute_output_Pipeline_VITIS_LOOP_163_10_csynth.xml
D1230 22:28:44.062 tapa.core:492]   packing report/compute_output_csynth.xml
D1230 22:28:44.063 tapa.core:492]   packing report/measure_cycle_Pipeline_measure_cycle_loop_csynth.xml
D1230 22:28:44.064 tapa.core:492]   packing report/measure_cycle_csynth.xml
D1230 22:28:44.066 tapa.core:492]   packing report/projection_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_csynth.xml
D1230 22:28:44.067 tapa.core:492]   packing report/projection_Pipeline_VITIS_LOOP_107_4_csynth.xml
D1230 22:28:44.068 tapa.core:492]   packing report/projection_Pipeline_VITIS_LOOP_122_7_csynth.xml
D1230 22:28:44.069 tapa.core:492]   packing report/projection_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10_csynth.xml
D1230 22:28:44.070 tapa.core:492]   packing report/projection_Pipeline_VITIS_LOOP_142_12_csynth.xml
D1230 22:28:44.072 tapa.core:492]   packing report/projection_csynth.xml
D1230 22:28:44.073 tapa.core:492]   packing report/read_input_Pipeline_VITIS_LOOP_80_1_csynth.xml
D1230 22:28:44.074 tapa.core:492]   packing report/read_input_csynth.xml
D1230 22:28:44.075 tapa.core:492]   packing report/read_weight_Pipeline_VITIS_LOOP_69_1_csynth.xml
D1230 22:28:44.077 tapa.core:492]   packing report/read_weight_csynth.xml
D1230 22:28:44.078 tapa.core:492]   packing report/exp_16_16_s_csynth.xml
D1230 22:28:44.079 tapa.core:492]   packing report/softmax_Pipeline_VITIS_LOOP_121_2_csynth.xml
D1230 22:28:44.080 tapa.core:492]   packing report/softmax_Pipeline_VITIS_LOOP_131_4_csynth.xml
D1230 22:28:44.081 tapa.core:492]   packing report/softmax_Pipeline_VITIS_LOOP_135_5_csynth.xml
D1230 22:28:44.082 tapa.core:492]   packing report/softmax_Pipeline_VITIS_LOOP_138_6_csynth.xml
D1230 22:28:44.084 tapa.core:492]   packing report/softmax_csynth.xml
D1230 22:28:44.085 tapa.core:492]   packing report/write_output_Pipeline_VITIS_LOOP_106_4_csynth.xml
D1230 22:28:44.086 tapa.core:492]   packing report/write_output_Pipeline_VITIS_LOOP_96_2_csynth.xml
D1230 22:28:44.087 tapa.core:492]   packing report/write_output_csynth.xml
D1230 22:28:44.089 tapa.core:492]   packing report/selfAttention_csynth.xml
I1230 22:28:44.091 tapa.core:495] generated the v++ xo file at ./work.out/run-1/design-point.xo
I1230 22:28:44.092 tapa.bitstream:73] use the original connectivity configuration at /home/yingqi/repo/LLM-InTRRA/benchmark/self-attn/spatial_inner/hbm_config_spatial.ini in the v++ script
I1230 22:28:44.092 tapa.steps.pack:61] generate the v++ script at ./work.out/run-1/generate-bitstream.sh
