<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file kilsyth_bootloader.ncd.
Design name: kilsyth_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-12F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p25.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144.3</big></U></B>
Tue Dec 11 21:32:10 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o kilsyth_bootloader.twr -gui -msgset /home/konrad/dev/Kilsyth/gateware/bootloader/promote.xml kilsyth_bootloader.ncd kilsyth_bootloader.prf 
Design file:     kilsyth_bootloader.ncd
Preference file: kilsyth_bootloader.prf
Device,speed:    LFE5U-12F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clk_c" 323.834000 MHz (0 errors)</A></LI>            351 items scored, 0 timing errors detected.
Report:  456.621MHz is the maximum frequency for this preference.

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    1.100 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1)
                   3.300 V (Bank 2)
                   3.300 V (Bank 3)
                   1.500 V (Bank 4)
                   1.500 V (Bank 5)
                   3.300 V (Bank 6)
                   3.300 V (Bank 7, defined by PAR)



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_c" 323.834000 MHz ;
            351 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.898ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_9__i1  (from clk_c +)
   Destination:    FF         Data in        counter_9__i25  (to clk_c +)

   Delay:               2.396ns  (72.5% logic, 27.5% route), 14 logic levels.

 Constraint Details:

      2.396ns physical path delay SLICE_12 to SLICE_0 meets
      3.088ns delay constraint less
      0.000ns skew and
     -0.206ns DIN_SET requirement (totaling 3.294ns) by 0.898ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.416     R2C24B.CLK to      R2C24B.Q0 SLICE_12 (from clk_c)
ROUTE         1     0.659      R2C24B.Q0 to      R2C24B.B0 n25
C0TOFCO_DE  ---     0.354      R2C24B.B0 to     R2C24B.FCO SLICE_12
ROUTE         1     0.000     R2C24B.FCO to     R2C24C.FCI n157
FCITOFCO_D  ---     0.056     R2C24C.FCI to     R2C24C.FCO SLICE_11
ROUTE         1     0.000     R2C24C.FCO to     R2C24D.FCI n158
FCITOFCO_D  ---     0.056     R2C24D.FCI to     R2C24D.FCO SLICE_10
ROUTE         1     0.000     R2C24D.FCO to     R2C25A.FCI n159
FCITOFCO_D  ---     0.056     R2C25A.FCI to     R2C25A.FCO SLICE_9
ROUTE         1     0.000     R2C25A.FCO to     R2C25B.FCI n160
FCITOFCO_D  ---     0.056     R2C25B.FCI to     R2C25B.FCO SLICE_8
ROUTE         1     0.000     R2C25B.FCO to     R2C25C.FCI n161
FCITOFCO_D  ---     0.056     R2C25C.FCI to     R2C25C.FCO SLICE_7
ROUTE         1     0.000     R2C25C.FCO to     R2C25D.FCI n162
FCITOFCO_D  ---     0.056     R2C25D.FCI to     R2C25D.FCO SLICE_6
ROUTE         1     0.000     R2C25D.FCO to     R2C26A.FCI n163
FCITOFCO_D  ---     0.056     R2C26A.FCI to     R2C26A.FCO SLICE_5
ROUTE         1     0.000     R2C26A.FCO to     R2C26B.FCI n164
FCITOFCO_D  ---     0.056     R2C26B.FCI to     R2C26B.FCO SLICE_4
ROUTE         1     0.000     R2C26B.FCO to     R2C26C.FCI n165
FCITOFCO_D  ---     0.056     R2C26C.FCI to     R2C26C.FCO SLICE_3
ROUTE         1     0.000     R2C26C.FCO to     R2C26D.FCI n166
FCITOFCO_D  ---     0.056     R2C26D.FCI to     R2C26D.FCO SLICE_2
ROUTE         1     0.000     R2C26D.FCO to     R2C27A.FCI n167
FCITOFCO_D  ---     0.056     R2C27A.FCI to     R2C27A.FCO SLICE_1
ROUTE         1     0.000     R2C27A.FCO to     R2C27B.FCI n168
FCITOF0_DE  ---     0.351     R2C27B.FCI to      R2C27B.F0 SLICE_0
ROUTE         1     0.000      R2C27B.F0 to     R2C27B.DI0 n110 (to clk_c)
                  --------
                    2.396   (72.5% logic, 27.5% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     2.142       G3.PADDI to     R2C24B.CLK clk_c
                  --------
                    2.142   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     2.142       G3.PADDI to     R2C27B.CLK clk_c
                  --------
                    2.142   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.934ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_9__i1  (from clk_c +)
   Destination:    FF         Data in        counter_9__i24  (to clk_c +)

   Delay:               2.365ns  (72.1% logic, 27.9% route), 13 logic levels.

 Constraint Details:

      2.365ns physical path delay SLICE_12 to SLICE_1 meets
      3.088ns delay constraint less
      0.000ns skew and
     -0.211ns DIN_SET requirement (totaling 3.299ns) by 0.934ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.416     R2C24B.CLK to      R2C24B.Q0 SLICE_12 (from clk_c)
ROUTE         1     0.659      R2C24B.Q0 to      R2C24B.B0 n25
C0TOFCO_DE  ---     0.354      R2C24B.B0 to     R2C24B.FCO SLICE_12
ROUTE         1     0.000     R2C24B.FCO to     R2C24C.FCI n157
FCITOFCO_D  ---     0.056     R2C24C.FCI to     R2C24C.FCO SLICE_11
ROUTE         1     0.000     R2C24C.FCO to     R2C24D.FCI n158
FCITOFCO_D  ---     0.056     R2C24D.FCI to     R2C24D.FCO SLICE_10
ROUTE         1     0.000     R2C24D.FCO to     R2C25A.FCI n159
FCITOFCO_D  ---     0.056     R2C25A.FCI to     R2C25A.FCO SLICE_9
ROUTE         1     0.000     R2C25A.FCO to     R2C25B.FCI n160
FCITOFCO_D  ---     0.056     R2C25B.FCI to     R2C25B.FCO SLICE_8
ROUTE         1     0.000     R2C25B.FCO to     R2C25C.FCI n161
FCITOFCO_D  ---     0.056     R2C25C.FCI to     R2C25C.FCO SLICE_7
ROUTE         1     0.000     R2C25C.FCO to     R2C25D.FCI n162
FCITOFCO_D  ---     0.056     R2C25D.FCI to     R2C25D.FCO SLICE_6
ROUTE         1     0.000     R2C25D.FCO to     R2C26A.FCI n163
FCITOFCO_D  ---     0.056     R2C26A.FCI to     R2C26A.FCO SLICE_5
ROUTE         1     0.000     R2C26A.FCO to     R2C26B.FCI n164
FCITOFCO_D  ---     0.056     R2C26B.FCI to     R2C26B.FCO SLICE_4
ROUTE         1     0.000     R2C26B.FCO to     R2C26C.FCI n165
FCITOFCO_D  ---     0.056     R2C26C.FCI to     R2C26C.FCO SLICE_3
ROUTE         1     0.000     R2C26C.FCO to     R2C26D.FCI n166
FCITOFCO_D  ---     0.056     R2C26D.FCI to     R2C26D.FCO SLICE_2
ROUTE         1     0.000     R2C26D.FCO to     R2C27A.FCI n167
FCITOF1_DE  ---     0.376     R2C27A.FCI to      R2C27A.F1 SLICE_1
ROUTE         1     0.000      R2C27A.F1 to     R2C27A.DI1 n111 (to clk_c)
                  --------
                    2.365   (72.1% logic, 27.9% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     2.142       G3.PADDI to     R2C24B.CLK clk_c
                  --------
                    2.142   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     2.142       G3.PADDI to     R2C27A.CLK clk_c
                  --------
                    2.142   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.954ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_9__i3  (from clk_c +)
   Destination:    FF         Data in        counter_9__i25  (to clk_c +)

   Delay:               2.340ns  (71.8% logic, 28.2% route), 13 logic levels.

 Constraint Details:

      2.340ns physical path delay SLICE_11 to SLICE_0 meets
      3.088ns delay constraint less
      0.000ns skew and
     -0.206ns DIN_SET requirement (totaling 3.294ns) by 0.954ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.416     R2C24C.CLK to      R2C24C.Q0 SLICE_11 (from clk_c)
ROUTE         1     0.659      R2C24C.Q0 to      R2C24C.B0 n23
C0TOFCO_DE  ---     0.354      R2C24C.B0 to     R2C24C.FCO SLICE_11
ROUTE         1     0.000     R2C24C.FCO to     R2C24D.FCI n158
FCITOFCO_D  ---     0.056     R2C24D.FCI to     R2C24D.FCO SLICE_10
ROUTE         1     0.000     R2C24D.FCO to     R2C25A.FCI n159
FCITOFCO_D  ---     0.056     R2C25A.FCI to     R2C25A.FCO SLICE_9
ROUTE         1     0.000     R2C25A.FCO to     R2C25B.FCI n160
FCITOFCO_D  ---     0.056     R2C25B.FCI to     R2C25B.FCO SLICE_8
ROUTE         1     0.000     R2C25B.FCO to     R2C25C.FCI n161
FCITOFCO_D  ---     0.056     R2C25C.FCI to     R2C25C.FCO SLICE_7
ROUTE         1     0.000     R2C25C.FCO to     R2C25D.FCI n162
FCITOFCO_D  ---     0.056     R2C25D.FCI to     R2C25D.FCO SLICE_6
ROUTE         1     0.000     R2C25D.FCO to     R2C26A.FCI n163
FCITOFCO_D  ---     0.056     R2C26A.FCI to     R2C26A.FCO SLICE_5
ROUTE         1     0.000     R2C26A.FCO to     R2C26B.FCI n164
FCITOFCO_D  ---     0.056     R2C26B.FCI to     R2C26B.FCO SLICE_4
ROUTE         1     0.000     R2C26B.FCO to     R2C26C.FCI n165
FCITOFCO_D  ---     0.056     R2C26C.FCI to     R2C26C.FCO SLICE_3
ROUTE         1     0.000     R2C26C.FCO to     R2C26D.FCI n166
FCITOFCO_D  ---     0.056     R2C26D.FCI to     R2C26D.FCO SLICE_2
ROUTE         1     0.000     R2C26D.FCO to     R2C27A.FCI n167
FCITOFCO_D  ---     0.056     R2C27A.FCI to     R2C27A.FCO SLICE_1
ROUTE         1     0.000     R2C27A.FCO to     R2C27B.FCI n168
FCITOF0_DE  ---     0.351     R2C27B.FCI to      R2C27B.F0 SLICE_0
ROUTE         1     0.000      R2C27B.F0 to     R2C27B.DI0 n110 (to clk_c)
                  --------
                    2.340   (71.8% logic, 28.2% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     2.142       G3.PADDI to     R2C24C.CLK clk_c
                  --------
                    2.142   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     2.142       G3.PADDI to     R2C27B.CLK clk_c
                  --------
                    2.142   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.954ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_9__i1  (from clk_c +)
   Destination:    FF         Data in        counter_9__i23  (to clk_c +)

   Delay:               2.340ns  (71.8% logic, 28.2% route), 13 logic levels.

 Constraint Details:

      2.340ns physical path delay SLICE_12 to SLICE_1 meets
      3.088ns delay constraint less
      0.000ns skew and
     -0.206ns DIN_SET requirement (totaling 3.294ns) by 0.954ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.416     R2C24B.CLK to      R2C24B.Q0 SLICE_12 (from clk_c)
ROUTE         1     0.659      R2C24B.Q0 to      R2C24B.B0 n25
C0TOFCO_DE  ---     0.354      R2C24B.B0 to     R2C24B.FCO SLICE_12
ROUTE         1     0.000     R2C24B.FCO to     R2C24C.FCI n157
FCITOFCO_D  ---     0.056     R2C24C.FCI to     R2C24C.FCO SLICE_11
ROUTE         1     0.000     R2C24C.FCO to     R2C24D.FCI n158
FCITOFCO_D  ---     0.056     R2C24D.FCI to     R2C24D.FCO SLICE_10
ROUTE         1     0.000     R2C24D.FCO to     R2C25A.FCI n159
FCITOFCO_D  ---     0.056     R2C25A.FCI to     R2C25A.FCO SLICE_9
ROUTE         1     0.000     R2C25A.FCO to     R2C25B.FCI n160
FCITOFCO_D  ---     0.056     R2C25B.FCI to     R2C25B.FCO SLICE_8
ROUTE         1     0.000     R2C25B.FCO to     R2C25C.FCI n161
FCITOFCO_D  ---     0.056     R2C25C.FCI to     R2C25C.FCO SLICE_7
ROUTE         1     0.000     R2C25C.FCO to     R2C25D.FCI n162
FCITOFCO_D  ---     0.056     R2C25D.FCI to     R2C25D.FCO SLICE_6
ROUTE         1     0.000     R2C25D.FCO to     R2C26A.FCI n163
FCITOFCO_D  ---     0.056     R2C26A.FCI to     R2C26A.FCO SLICE_5
ROUTE         1     0.000     R2C26A.FCO to     R2C26B.FCI n164
FCITOFCO_D  ---     0.056     R2C26B.FCI to     R2C26B.FCO SLICE_4
ROUTE         1     0.000     R2C26B.FCO to     R2C26C.FCI n165
FCITOFCO_D  ---     0.056     R2C26C.FCI to     R2C26C.FCO SLICE_3
ROUTE         1     0.000     R2C26C.FCO to     R2C26D.FCI n166
FCITOFCO_D  ---     0.056     R2C26D.FCI to     R2C26D.FCO SLICE_2
ROUTE         1     0.000     R2C26D.FCO to     R2C27A.FCI n167
FCITOF0_DE  ---     0.351     R2C27A.FCI to      R2C27A.F0 SLICE_1
ROUTE         1     0.000      R2C27A.F0 to     R2C27A.DI0 n112 (to clk_c)
                  --------
                    2.340   (71.8% logic, 28.2% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     2.142       G3.PADDI to     R2C24B.CLK clk_c
                  --------
                    2.142   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     2.142       G3.PADDI to     R2C27A.CLK clk_c
                  --------
                    2.142   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.990ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_9__i3  (from clk_c +)
   Destination:    FF         Data in        counter_9__i24  (to clk_c +)

   Delay:               2.309ns  (71.5% logic, 28.5% route), 12 logic levels.

 Constraint Details:

      2.309ns physical path delay SLICE_11 to SLICE_1 meets
      3.088ns delay constraint less
      0.000ns skew and
     -0.211ns DIN_SET requirement (totaling 3.299ns) by 0.990ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.416     R2C24C.CLK to      R2C24C.Q0 SLICE_11 (from clk_c)
ROUTE         1     0.659      R2C24C.Q0 to      R2C24C.B0 n23
C0TOFCO_DE  ---     0.354      R2C24C.B0 to     R2C24C.FCO SLICE_11
ROUTE         1     0.000     R2C24C.FCO to     R2C24D.FCI n158
FCITOFCO_D  ---     0.056     R2C24D.FCI to     R2C24D.FCO SLICE_10
ROUTE         1     0.000     R2C24D.FCO to     R2C25A.FCI n159
FCITOFCO_D  ---     0.056     R2C25A.FCI to     R2C25A.FCO SLICE_9
ROUTE         1     0.000     R2C25A.FCO to     R2C25B.FCI n160
FCITOFCO_D  ---     0.056     R2C25B.FCI to     R2C25B.FCO SLICE_8
ROUTE         1     0.000     R2C25B.FCO to     R2C25C.FCI n161
FCITOFCO_D  ---     0.056     R2C25C.FCI to     R2C25C.FCO SLICE_7
ROUTE         1     0.000     R2C25C.FCO to     R2C25D.FCI n162
FCITOFCO_D  ---     0.056     R2C25D.FCI to     R2C25D.FCO SLICE_6
ROUTE         1     0.000     R2C25D.FCO to     R2C26A.FCI n163
FCITOFCO_D  ---     0.056     R2C26A.FCI to     R2C26A.FCO SLICE_5
ROUTE         1     0.000     R2C26A.FCO to     R2C26B.FCI n164
FCITOFCO_D  ---     0.056     R2C26B.FCI to     R2C26B.FCO SLICE_4
ROUTE         1     0.000     R2C26B.FCO to     R2C26C.FCI n165
FCITOFCO_D  ---     0.056     R2C26C.FCI to     R2C26C.FCO SLICE_3
ROUTE         1     0.000     R2C26C.FCO to     R2C26D.FCI n166
FCITOFCO_D  ---     0.056     R2C26D.FCI to     R2C26D.FCO SLICE_2
ROUTE         1     0.000     R2C26D.FCO to     R2C27A.FCI n167
FCITOF1_DE  ---     0.376     R2C27A.FCI to      R2C27A.F1 SLICE_1
ROUTE         1     0.000      R2C27A.F1 to     R2C27A.DI1 n111 (to clk_c)
                  --------
                    2.309   (71.5% logic, 28.5% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     2.142       G3.PADDI to     R2C24C.CLK clk_c
                  --------
                    2.142   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     2.142       G3.PADDI to     R2C27A.CLK clk_c
                  --------
                    2.142   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.990ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_9__i1  (from clk_c +)
   Destination:    FF         Data in        counter_9__i22  (to clk_c +)

   Delay:               2.309ns  (71.5% logic, 28.5% route), 12 logic levels.

 Constraint Details:

      2.309ns physical path delay SLICE_12 to SLICE_2 meets
      3.088ns delay constraint less
      0.000ns skew and
     -0.211ns DIN_SET requirement (totaling 3.299ns) by 0.990ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.416     R2C24B.CLK to      R2C24B.Q0 SLICE_12 (from clk_c)
ROUTE         1     0.659      R2C24B.Q0 to      R2C24B.B0 n25
C0TOFCO_DE  ---     0.354      R2C24B.B0 to     R2C24B.FCO SLICE_12
ROUTE         1     0.000     R2C24B.FCO to     R2C24C.FCI n157
FCITOFCO_D  ---     0.056     R2C24C.FCI to     R2C24C.FCO SLICE_11
ROUTE         1     0.000     R2C24C.FCO to     R2C24D.FCI n158
FCITOFCO_D  ---     0.056     R2C24D.FCI to     R2C24D.FCO SLICE_10
ROUTE         1     0.000     R2C24D.FCO to     R2C25A.FCI n159
FCITOFCO_D  ---     0.056     R2C25A.FCI to     R2C25A.FCO SLICE_9
ROUTE         1     0.000     R2C25A.FCO to     R2C25B.FCI n160
FCITOFCO_D  ---     0.056     R2C25B.FCI to     R2C25B.FCO SLICE_8
ROUTE         1     0.000     R2C25B.FCO to     R2C25C.FCI n161
FCITOFCO_D  ---     0.056     R2C25C.FCI to     R2C25C.FCO SLICE_7
ROUTE         1     0.000     R2C25C.FCO to     R2C25D.FCI n162
FCITOFCO_D  ---     0.056     R2C25D.FCI to     R2C25D.FCO SLICE_6
ROUTE         1     0.000     R2C25D.FCO to     R2C26A.FCI n163
FCITOFCO_D  ---     0.056     R2C26A.FCI to     R2C26A.FCO SLICE_5
ROUTE         1     0.000     R2C26A.FCO to     R2C26B.FCI n164
FCITOFCO_D  ---     0.056     R2C26B.FCI to     R2C26B.FCO SLICE_4
ROUTE         1     0.000     R2C26B.FCO to     R2C26C.FCI n165
FCITOFCO_D  ---     0.056     R2C26C.FCI to     R2C26C.FCO SLICE_3
ROUTE         1     0.000     R2C26C.FCO to     R2C26D.FCI n166
FCITOF1_DE  ---     0.376     R2C26D.FCI to      R2C26D.F1 SLICE_2
ROUTE         1     0.000      R2C26D.F1 to     R2C26D.DI1 n113 (to clk_c)
                  --------
                    2.309   (71.5% logic, 28.5% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     2.142       G3.PADDI to     R2C24B.CLK clk_c
                  --------
                    2.142   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     2.142       G3.PADDI to     R2C26D.CLK clk_c
                  --------
                    2.142   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.005ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_9__i0  (from clk_c +)
   Destination:    FF         Data in        counter_9__i25  (to clk_c +)

   Delay:               2.289ns  (78.2% logic, 21.8% route), 15 logic levels.

 Constraint Details:

      2.289ns physical path delay SLICE_13 to SLICE_0 meets
      3.088ns delay constraint less
      0.000ns skew and
     -0.206ns DIN_SET requirement (totaling 3.294ns) by 1.005ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.414     R2C24A.CLK to      R2C24A.Q1 SLICE_13 (from clk_c)
ROUTE         1     0.498      R2C24A.Q1 to      R2C24A.B1 n26
C1TOFCO_DE  ---     0.354      R2C24A.B1 to     R2C24A.FCO SLICE_13
ROUTE         1     0.000     R2C24A.FCO to     R2C24B.FCI n156
FCITOFCO_D  ---     0.056     R2C24B.FCI to     R2C24B.FCO SLICE_12
ROUTE         1     0.000     R2C24B.FCO to     R2C24C.FCI n157
FCITOFCO_D  ---     0.056     R2C24C.FCI to     R2C24C.FCO SLICE_11
ROUTE         1     0.000     R2C24C.FCO to     R2C24D.FCI n158
FCITOFCO_D  ---     0.056     R2C24D.FCI to     R2C24D.FCO SLICE_10
ROUTE         1     0.000     R2C24D.FCO to     R2C25A.FCI n159
FCITOFCO_D  ---     0.056     R2C25A.FCI to     R2C25A.FCO SLICE_9
ROUTE         1     0.000     R2C25A.FCO to     R2C25B.FCI n160
FCITOFCO_D  ---     0.056     R2C25B.FCI to     R2C25B.FCO SLICE_8
ROUTE         1     0.000     R2C25B.FCO to     R2C25C.FCI n161
FCITOFCO_D  ---     0.056     R2C25C.FCI to     R2C25C.FCO SLICE_7
ROUTE         1     0.000     R2C25C.FCO to     R2C25D.FCI n162
FCITOFCO_D  ---     0.056     R2C25D.FCI to     R2C25D.FCO SLICE_6
ROUTE         1     0.000     R2C25D.FCO to     R2C26A.FCI n163
FCITOFCO_D  ---     0.056     R2C26A.FCI to     R2C26A.FCO SLICE_5
ROUTE         1     0.000     R2C26A.FCO to     R2C26B.FCI n164
FCITOFCO_D  ---     0.056     R2C26B.FCI to     R2C26B.FCO SLICE_4
ROUTE         1     0.000     R2C26B.FCO to     R2C26C.FCI n165
FCITOFCO_D  ---     0.056     R2C26C.FCI to     R2C26C.FCO SLICE_3
ROUTE         1     0.000     R2C26C.FCO to     R2C26D.FCI n166
FCITOFCO_D  ---     0.056     R2C26D.FCI to     R2C26D.FCO SLICE_2
ROUTE         1     0.000     R2C26D.FCO to     R2C27A.FCI n167
FCITOFCO_D  ---     0.056     R2C27A.FCI to     R2C27A.FCO SLICE_1
ROUTE         1     0.000     R2C27A.FCO to     R2C27B.FCI n168
FCITOF0_DE  ---     0.351     R2C27B.FCI to      R2C27B.F0 SLICE_0
ROUTE         1     0.000      R2C27B.F0 to     R2C27B.DI0 n110 (to clk_c)
                  --------
                    2.289   (78.2% logic, 21.8% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     2.142       G3.PADDI to     R2C24A.CLK clk_c
                  --------
                    2.142   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     2.142       G3.PADDI to     R2C27B.CLK clk_c
                  --------
                    2.142   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.010ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_9__i5  (from clk_c +)
   Destination:    FF         Data in        counter_9__i25  (to clk_c +)

   Delay:               2.284ns  (71.1% logic, 28.9% route), 12 logic levels.

 Constraint Details:

      2.284ns physical path delay SLICE_10 to SLICE_0 meets
      3.088ns delay constraint less
      0.000ns skew and
     -0.206ns DIN_SET requirement (totaling 3.294ns) by 1.010ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.416     R2C24D.CLK to      R2C24D.Q0 SLICE_10 (from clk_c)
ROUTE         1     0.659      R2C24D.Q0 to      R2C24D.B0 n21
C0TOFCO_DE  ---     0.354      R2C24D.B0 to     R2C24D.FCO SLICE_10
ROUTE         1     0.000     R2C24D.FCO to     R2C25A.FCI n159
FCITOFCO_D  ---     0.056     R2C25A.FCI to     R2C25A.FCO SLICE_9
ROUTE         1     0.000     R2C25A.FCO to     R2C25B.FCI n160
FCITOFCO_D  ---     0.056     R2C25B.FCI to     R2C25B.FCO SLICE_8
ROUTE         1     0.000     R2C25B.FCO to     R2C25C.FCI n161
FCITOFCO_D  ---     0.056     R2C25C.FCI to     R2C25C.FCO SLICE_7
ROUTE         1     0.000     R2C25C.FCO to     R2C25D.FCI n162
FCITOFCO_D  ---     0.056     R2C25D.FCI to     R2C25D.FCO SLICE_6
ROUTE         1     0.000     R2C25D.FCO to     R2C26A.FCI n163
FCITOFCO_D  ---     0.056     R2C26A.FCI to     R2C26A.FCO SLICE_5
ROUTE         1     0.000     R2C26A.FCO to     R2C26B.FCI n164
FCITOFCO_D  ---     0.056     R2C26B.FCI to     R2C26B.FCO SLICE_4
ROUTE         1     0.000     R2C26B.FCO to     R2C26C.FCI n165
FCITOFCO_D  ---     0.056     R2C26C.FCI to     R2C26C.FCO SLICE_3
ROUTE         1     0.000     R2C26C.FCO to     R2C26D.FCI n166
FCITOFCO_D  ---     0.056     R2C26D.FCI to     R2C26D.FCO SLICE_2
ROUTE         1     0.000     R2C26D.FCO to     R2C27A.FCI n167
FCITOFCO_D  ---     0.056     R2C27A.FCI to     R2C27A.FCO SLICE_1
ROUTE         1     0.000     R2C27A.FCO to     R2C27B.FCI n168
FCITOF0_DE  ---     0.351     R2C27B.FCI to      R2C27B.F0 SLICE_0
ROUTE         1     0.000      R2C27B.F0 to     R2C27B.DI0 n110 (to clk_c)
                  --------
                    2.284   (71.1% logic, 28.9% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     2.142       G3.PADDI to     R2C24D.CLK clk_c
                  --------
                    2.142   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     2.142       G3.PADDI to     R2C27B.CLK clk_c
                  --------
                    2.142   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.010ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_9__i3  (from clk_c +)
   Destination:    FF         Data in        counter_9__i23  (to clk_c +)

   Delay:               2.284ns  (71.1% logic, 28.9% route), 12 logic levels.

 Constraint Details:

      2.284ns physical path delay SLICE_11 to SLICE_1 meets
      3.088ns delay constraint less
      0.000ns skew and
     -0.206ns DIN_SET requirement (totaling 3.294ns) by 1.010ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.416     R2C24C.CLK to      R2C24C.Q0 SLICE_11 (from clk_c)
ROUTE         1     0.659      R2C24C.Q0 to      R2C24C.B0 n23
C0TOFCO_DE  ---     0.354      R2C24C.B0 to     R2C24C.FCO SLICE_11
ROUTE         1     0.000     R2C24C.FCO to     R2C24D.FCI n158
FCITOFCO_D  ---     0.056     R2C24D.FCI to     R2C24D.FCO SLICE_10
ROUTE         1     0.000     R2C24D.FCO to     R2C25A.FCI n159
FCITOFCO_D  ---     0.056     R2C25A.FCI to     R2C25A.FCO SLICE_9
ROUTE         1     0.000     R2C25A.FCO to     R2C25B.FCI n160
FCITOFCO_D  ---     0.056     R2C25B.FCI to     R2C25B.FCO SLICE_8
ROUTE         1     0.000     R2C25B.FCO to     R2C25C.FCI n161
FCITOFCO_D  ---     0.056     R2C25C.FCI to     R2C25C.FCO SLICE_7
ROUTE         1     0.000     R2C25C.FCO to     R2C25D.FCI n162
FCITOFCO_D  ---     0.056     R2C25D.FCI to     R2C25D.FCO SLICE_6
ROUTE         1     0.000     R2C25D.FCO to     R2C26A.FCI n163
FCITOFCO_D  ---     0.056     R2C26A.FCI to     R2C26A.FCO SLICE_5
ROUTE         1     0.000     R2C26A.FCO to     R2C26B.FCI n164
FCITOFCO_D  ---     0.056     R2C26B.FCI to     R2C26B.FCO SLICE_4
ROUTE         1     0.000     R2C26B.FCO to     R2C26C.FCI n165
FCITOFCO_D  ---     0.056     R2C26C.FCI to     R2C26C.FCO SLICE_3
ROUTE         1     0.000     R2C26C.FCO to     R2C26D.FCI n166
FCITOFCO_D  ---     0.056     R2C26D.FCI to     R2C26D.FCO SLICE_2
ROUTE         1     0.000     R2C26D.FCO to     R2C27A.FCI n167
FCITOF0_DE  ---     0.351     R2C27A.FCI to      R2C27A.F0 SLICE_1
ROUTE         1     0.000      R2C27A.F0 to     R2C27A.DI0 n112 (to clk_c)
                  --------
                    2.284   (71.1% logic, 28.9% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     2.142       G3.PADDI to     R2C24C.CLK clk_c
                  --------
                    2.142   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     2.142       G3.PADDI to     R2C27A.CLK clk_c
                  --------
                    2.142   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.010ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_9__i1  (from clk_c +)
   Destination:    FF         Data in        counter_9__i21  (to clk_c +)

   Delay:               2.284ns  (71.1% logic, 28.9% route), 12 logic levels.

 Constraint Details:

      2.284ns physical path delay SLICE_12 to SLICE_2 meets
      3.088ns delay constraint less
      0.000ns skew and
     -0.206ns DIN_SET requirement (totaling 3.294ns) by 1.010ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.416     R2C24B.CLK to      R2C24B.Q0 SLICE_12 (from clk_c)
ROUTE         1     0.659      R2C24B.Q0 to      R2C24B.B0 n25
C0TOFCO_DE  ---     0.354      R2C24B.B0 to     R2C24B.FCO SLICE_12
ROUTE         1     0.000     R2C24B.FCO to     R2C24C.FCI n157
FCITOFCO_D  ---     0.056     R2C24C.FCI to     R2C24C.FCO SLICE_11
ROUTE         1     0.000     R2C24C.FCO to     R2C24D.FCI n158
FCITOFCO_D  ---     0.056     R2C24D.FCI to     R2C24D.FCO SLICE_10
ROUTE         1     0.000     R2C24D.FCO to     R2C25A.FCI n159
FCITOFCO_D  ---     0.056     R2C25A.FCI to     R2C25A.FCO SLICE_9
ROUTE         1     0.000     R2C25A.FCO to     R2C25B.FCI n160
FCITOFCO_D  ---     0.056     R2C25B.FCI to     R2C25B.FCO SLICE_8
ROUTE         1     0.000     R2C25B.FCO to     R2C25C.FCI n161
FCITOFCO_D  ---     0.056     R2C25C.FCI to     R2C25C.FCO SLICE_7
ROUTE         1     0.000     R2C25C.FCO to     R2C25D.FCI n162
FCITOFCO_D  ---     0.056     R2C25D.FCI to     R2C25D.FCO SLICE_6
ROUTE         1     0.000     R2C25D.FCO to     R2C26A.FCI n163
FCITOFCO_D  ---     0.056     R2C26A.FCI to     R2C26A.FCO SLICE_5
ROUTE         1     0.000     R2C26A.FCO to     R2C26B.FCI n164
FCITOFCO_D  ---     0.056     R2C26B.FCI to     R2C26B.FCO SLICE_4
ROUTE         1     0.000     R2C26B.FCO to     R2C26C.FCI n165
FCITOFCO_D  ---     0.056     R2C26C.FCI to     R2C26C.FCO SLICE_3
ROUTE         1     0.000     R2C26C.FCO to     R2C26D.FCI n166
FCITOF0_DE  ---     0.351     R2C26D.FCI to      R2C26D.F0 SLICE_2
ROUTE         1     0.000      R2C26D.F0 to     R2C26D.DI0 n114 (to clk_c)
                  --------
                    2.284   (71.1% logic, 28.9% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     2.142       G3.PADDI to     R2C24B.CLK clk_c
                  --------
                    2.142   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     2.142       G3.PADDI to     R2C26D.CLK clk_c
                  --------
                    2.142   (0.0% logic, 100.0% route), 0 logic levels.

Report:  456.621MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 323.834000 MHz ;  |  323.834 MHz|  456.621 MHz|  14  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 14
   Covered under: FREQUENCY NET "clk_c" 323.834000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 351 paths, 1 nets, and 79 connections (90.80% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.3.144.3</big></U></B>
Tue Dec 11 21:32:10 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o kilsyth_bootloader.twr -gui -msgset /home/konrad/dev/Kilsyth/gateware/bootloader/promote.xml kilsyth_bootloader.ncd kilsyth_bootloader.prf 
Design file:     kilsyth_bootloader.ncd
Preference file: kilsyth_bootloader.prf
Device,speed:    LFE5U-12F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_c" 323.834000 MHz (0 errors)</A></LI>            351 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    1.100 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1)
                   3.300 V (Bank 2)
                   3.300 V (Bank 3)
                   2.500 V (Bank 4)
                   2.500 V (Bank 5)
                   3.300 V (Bank 6)
                   3.300 V (Bank 7, defined by PAR)



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_c" 323.834000 MHz ;
            351 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.287ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_9__i6  (from clk_c +)
   Destination:    FF         Data in        counter_9__i6  (to clk_c +)

   Delay:               0.415ns  (61.4% logic, 38.6% route), 2 logic levels.

 Constraint Details:

      0.415ns physical path delay SLICE_10 to SLICE_10 meets
      0.128ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.128ns) by 0.287ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.174     R2C24D.CLK to      R2C24D.Q1 SLICE_10 (from clk_c)
ROUTE         1     0.160      R2C24D.Q1 to      R2C24D.A1 n20
CTOF_DEL    ---     0.081      R2C24D.A1 to      R2C24D.F1 SLICE_10
ROUTE         1     0.000      R2C24D.F1 to     R2C24D.DI1 n129 (to clk_c)
                  --------
                    0.415   (61.4% logic, 38.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.827       G3.PADDI to     R2C24D.CLK clk_c
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.827       G3.PADDI to     R2C24D.CLK clk_c
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.287ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_9__i4  (from clk_c +)
   Destination:    FF         Data in        counter_9__i4  (to clk_c +)

   Delay:               0.415ns  (61.4% logic, 38.6% route), 2 logic levels.

 Constraint Details:

      0.415ns physical path delay SLICE_11 to SLICE_11 meets
      0.128ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.128ns) by 0.287ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.174     R2C24C.CLK to      R2C24C.Q1 SLICE_11 (from clk_c)
ROUTE         1     0.160      R2C24C.Q1 to      R2C24C.A1 n22
CTOF_DEL    ---     0.081      R2C24C.A1 to      R2C24C.F1 SLICE_11
ROUTE         1     0.000      R2C24C.F1 to     R2C24C.DI1 n131 (to clk_c)
                  --------
                    0.415   (61.4% logic, 38.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.827       G3.PADDI to     R2C24C.CLK clk_c
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.827       G3.PADDI to     R2C24C.CLK clk_c
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.287ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_9__i14  (from clk_c +)
   Destination:    FF         Data in        counter_9__i14  (to clk_c +)

   Delay:               0.415ns  (61.4% logic, 38.6% route), 2 logic levels.

 Constraint Details:

      0.415ns physical path delay SLICE_6 to SLICE_6 meets
      0.128ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.128ns) by 0.287ns

 Physical Path Details:

      Data path SLICE_6 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.174     R2C25D.CLK to      R2C25D.Q1 SLICE_6 (from clk_c)
ROUTE         1     0.160      R2C25D.Q1 to      R2C25D.A1 n12
CTOF_DEL    ---     0.081      R2C25D.A1 to      R2C25D.F1 SLICE_6
ROUTE         1     0.000      R2C25D.F1 to     R2C25D.DI1 n121 (to clk_c)
                  --------
                    0.415   (61.4% logic, 38.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.827       G3.PADDI to     R2C25D.CLK clk_c
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.827       G3.PADDI to     R2C25D.CLK clk_c
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.287ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_9__i12  (from clk_c +)
   Destination:    FF         Data in        counter_9__i12  (to clk_c +)

   Delay:               0.415ns  (61.4% logic, 38.6% route), 2 logic levels.

 Constraint Details:

      0.415ns physical path delay SLICE_7 to SLICE_7 meets
      0.128ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.128ns) by 0.287ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.174     R2C25C.CLK to      R2C25C.Q1 SLICE_7 (from clk_c)
ROUTE         1     0.160      R2C25C.Q1 to      R2C25C.A1 n14
CTOF_DEL    ---     0.081      R2C25C.A1 to      R2C25C.F1 SLICE_7
ROUTE         1     0.000      R2C25C.F1 to     R2C25C.DI1 n123 (to clk_c)
                  --------
                    0.415   (61.4% logic, 38.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.827       G3.PADDI to     R2C25C.CLK clk_c
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.827       G3.PADDI to     R2C25C.CLK clk_c
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.289ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_9__i22  (from clk_c +)
   Destination:    FF         Data in        counter_9__i22  (to clk_c +)

   Delay:               0.417ns  (61.2% logic, 38.8% route), 2 logic levels.

 Constraint Details:

      0.417ns physical path delay SLICE_2 to SLICE_2 meets
      0.128ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.128ns) by 0.289ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.174     R2C26D.CLK to      R2C26D.Q1 SLICE_2 (from clk_c)
ROUTE         2     0.162      R2C26D.Q1 to      R2C26D.A1 leds_c_4
CTOF_DEL    ---     0.081      R2C26D.A1 to      R2C26D.F1 SLICE_2
ROUTE         1     0.000      R2C26D.F1 to     R2C26D.DI1 n113 (to clk_c)
                  --------
                    0.417   (61.2% logic, 38.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.827       G3.PADDI to     R2C26D.CLK clk_c
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.827       G3.PADDI to     R2C26D.CLK clk_c
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.289ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_9__i20  (from clk_c +)
   Destination:    FF         Data in        counter_9__i20  (to clk_c +)

   Delay:               0.417ns  (61.2% logic, 38.8% route), 2 logic levels.

 Constraint Details:

      0.417ns physical path delay SLICE_3 to SLICE_3 meets
      0.128ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.128ns) by 0.289ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.174     R2C26C.CLK to      R2C26C.Q1 SLICE_3 (from clk_c)
ROUTE         2     0.162      R2C26C.Q1 to      R2C26C.A1 leds_c_2
CTOF_DEL    ---     0.081      R2C26C.A1 to      R2C26C.F1 SLICE_3
ROUTE         1     0.000      R2C26C.F1 to     R2C26C.DI1 n115 (to clk_c)
                  --------
                    0.417   (61.2% logic, 38.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.827       G3.PADDI to     R2C26C.CLK clk_c
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.827       G3.PADDI to     R2C26C.CLK clk_c
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.293ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_9__i2  (from clk_c +)
   Destination:    FF         Data in        counter_9__i2  (to clk_c +)

   Delay:               0.421ns  (60.6% logic, 39.4% route), 2 logic levels.

 Constraint Details:

      0.421ns physical path delay SLICE_12 to SLICE_12 meets
      0.128ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.128ns) by 0.293ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.174     R2C24B.CLK to      R2C24B.Q1 SLICE_12 (from clk_c)
ROUTE         1     0.166      R2C24B.Q1 to      R2C24B.B1 n24
CTOF_DEL    ---     0.081      R2C24B.B1 to      R2C24B.F1 SLICE_12
ROUTE         1     0.000      R2C24B.F1 to     R2C24B.DI1 n133 (to clk_c)
                  --------
                    0.421   (60.6% logic, 39.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.827       G3.PADDI to     R2C24B.CLK clk_c
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.827       G3.PADDI to     R2C24B.CLK clk_c
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.293ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_9__i0  (from clk_c +)
   Destination:    FF         Data in        counter_9__i0  (to clk_c +)

   Delay:               0.421ns  (60.6% logic, 39.4% route), 2 logic levels.

 Constraint Details:

      0.421ns physical path delay SLICE_13 to SLICE_13 meets
      0.128ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.128ns) by 0.293ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.174     R2C24A.CLK to      R2C24A.Q1 SLICE_13 (from clk_c)
ROUTE         1     0.166      R2C24A.Q1 to      R2C24A.B1 n26
CTOF_DEL    ---     0.081      R2C24A.B1 to      R2C24A.F1 SLICE_13
ROUTE         1     0.000      R2C24A.F1 to     R2C24A.DI1 n135 (to clk_c)
                  --------
                    0.421   (60.6% logic, 39.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.827       G3.PADDI to     R2C24A.CLK clk_c
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.827       G3.PADDI to     R2C24A.CLK clk_c
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.293ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_9__i16  (from clk_c +)
   Destination:    FF         Data in        counter_9__i16  (to clk_c +)

   Delay:               0.421ns  (60.6% logic, 39.4% route), 2 logic levels.

 Constraint Details:

      0.421ns physical path delay SLICE_5 to SLICE_5 meets
      0.128ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.128ns) by 0.293ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.174     R2C26A.CLK to      R2C26A.Q1 SLICE_5 (from clk_c)
ROUTE         1     0.166      R2C26A.Q1 to      R2C26A.B1 n10
CTOF_DEL    ---     0.081      R2C26A.B1 to      R2C26A.F1 SLICE_5
ROUTE         1     0.000      R2C26A.F1 to     R2C26A.DI1 n119 (to clk_c)
                  --------
                    0.421   (60.6% logic, 39.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.827       G3.PADDI to     R2C26A.CLK clk_c
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.827       G3.PADDI to     R2C26A.CLK clk_c
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.293ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_9__i10  (from clk_c +)
   Destination:    FF         Data in        counter_9__i10  (to clk_c +)

   Delay:               0.421ns  (60.6% logic, 39.4% route), 2 logic levels.

 Constraint Details:

      0.421ns physical path delay SLICE_8 to SLICE_8 meets
      0.128ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.128ns) by 0.293ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.174     R2C25B.CLK to      R2C25B.Q1 SLICE_8 (from clk_c)
ROUTE         1     0.166      R2C25B.Q1 to      R2C25B.B1 n16
CTOF_DEL    ---     0.081      R2C25B.B1 to      R2C25B.F1 SLICE_8
ROUTE         1     0.000      R2C25B.F1 to     R2C25B.DI1 n125 (to clk_c)
                  --------
                    0.421   (60.6% logic, 39.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.827       G3.PADDI to     R2C25B.CLK clk_c
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     0.827       G3.PADDI to     R2C25B.CLK clk_c
                  --------
                    0.827   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 323.834000 MHz ;  |     0.000 ns|     0.287 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 14
   Covered under: FREQUENCY NET "clk_c" 323.834000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 351 paths, 1 nets, and 79 connections (90.80% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
