// Seed: 304665339
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    input supply1 id_5
);
  tri0 id_7 = -1;
  assign id_1 = id_7;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd45,
    parameter id_11 = 32'd66,
    parameter id_15 = 32'd33,
    parameter id_6  = 32'd81
) (
    output supply0 id_0,
    input uwire id_1,
    input wor id_2,
    input supply1 id_3,
    output wire id_4,
    output uwire id_5,
    input tri1 _id_6,
    input supply1 id_7
);
  supply1 id_9 = id_7;
  parameter id_10 = 1;
  wire _id_11 = id_3;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_0,
      id_2,
      id_4,
      id_2
  );
  logic [1 : 1 'b0] id_12, id_13;
  wire [id_10 : -1] id_14;
  assign id_12 = 1;
  wire _id_15;
  assign id_9 = -1;
  wire [id_6 : 1] id_16;
  assign id_13 = id_13;
  bit [(  id_11  ) : id_15] id_17;
  always @(negedge 1) if (1'b0) id_17 = id_1;
endmodule
