;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP @12, #200
	JMP @12, #200
	CMP 12, 10
	SUB @121, 106
	SUB 0, 0
	DJN 0, -330
	ADD 0, <9
	SUB @121, 106
	DJN 0, -330
	JMP 12, -2
	JMP 12, -2
	SPL 2, 90
	JMP 12, -2
	SLT #270, <1
	ADD -207, <-120
	SLT #270, <1
	ADD 0, <9
	SLT 921, 0
	ADD -207, <-120
	SLT 800, @8
	ADD 702, @5
	ADD 0, <9
	SUB #-0, 3
	SUB -207, <-120
	ADD 0, 390
	SPL <0, -227
	DJN 0, 390
	ADD 800, @8
	SUB 0, 0
	SUB #-0, 3
	ADD 292, 10
	SUB @121, 106
	MOV -7, <-20
	MOV -7, <-20
	SUB @-127, 100
	ADD #270, <1
	CMP -207, <-120
	MOV -7, <-20
	SPL 0, -202
	CMP -207, <-120
	SPL 0, -202
	CMP -207, <-120
	CMP -207, <-120
	SUB #2, 2
	MOV -7, <-20
	SUB @-127, 100
