Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017.4/install/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a3cebb823f90404c8b6a194167b17288 --incr --debug typical --relax --mt 2 -L microblaze_v10_0_5 -L xil_defaultlib -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_12 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L fifo_generator_v13_2_1 -L blk_mem_gen_v8_4_1 -L lib_bmg_v1_0_10 -L axi_ethernet_buffer_v2_0_17 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L tri_mode_ethernet_mac_v9_0_10 -L gig_ethernet_pcs_pma_v16_1_2 -L xlconstant_v1_1_3 -L c_reg_fd_v12_0_4 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_gate_bit_v12_0_4 -L xbip_counter_v3_0_4 -L c_counter_binary_v12_0_11 -L util_vector_logic_v2_0_1 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_10 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_17 -L axi_sg_v4_1_8 -L axi_dma_v7_1_16 -L interrupt_control_v3_1_4 -L axi_iic_v2_0_18 -L axi_uartlite_v2_0_19 -L axi_timer_v2_0_17 -L dist_mem_gen_v8_0_12 -L axi_quad_spi_v3_2_14 -L axi_gpio_v2_0_17 -L axi_intc_v4_1_10 -L xlconcat_v2_1_1 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_15 -L axi_data_fifo_v2_1_14 -L axi_crossbar_v2_1_16 -L axi_mmu_v2_1_13 -L axi_clock_converter_v2_1_14 -L axi_protocol_converter_v2_1_15 -L axi_dwidth_converter_v2_1_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot system_top_behav xil_defaultlib.system_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns TRUE [/wrk/2017.sub/2017.4.1/nightly/2018_01_30_2117270/packages/customer/vivado/data/ip/xilinx/axi_dma_v7_1/hdl/axi_dma_v7_1_vh_rfs.vhd:16716]
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 32 for port up_pps_rcounter [E:/AD9371/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.ip_user_files/bd/system/ipshared/a0b9/axi_ad9371_rx.v:279]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 10 for port s_axi_arready [E:/AD9371/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.ip_user_files/bd/system/sim/system.v:17181]
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 5120 for port s_axi_rdata [E:/AD9371/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.ip_user_files/bd/system/sim/system.v:17198]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 10 for port s_axi_rlast [E:/AD9371/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.ip_user_files/bd/system/sim/system.v:17199]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 20 for port s_axi_rresp [E:/AD9371/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.ip_user_files/bd/system/sim/system.v:17201]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 10 for port s_axi_rvalid [E:/AD9371/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.ip_user_files/bd/system/sim/system.v:17202]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.sub/2017.4.1/nightly/2018_01_30_2117270/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
WARNING: [VRFC 10-597] element index -1 into diff_count is out of bounds [/wrk/2017.sub/2017.4.1/nightly/2018_01_30_2117270/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:7763]
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.sub/2017.4.1/nightly/2018_01_30_2117270/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.sub/2017.4.1/nightly/2018_01_30_2117270/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.sub/2017.4.1/nightly/2018_01_30_2117270/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 2 into g7s_cc_rst_nsckt.arst_sync_wr is out of bounds [/wrk/2017.sub/2017.4.1/nightly/2018_01_30_2117270/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4829]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package c_counter_binary_v12_0_11.c_counter_binary_v12_0_11_viv_co...
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_counter_v3_0_4.xbip_counter_v3_0_4_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_4.xbip_counter_v3_0_4_pkg
Compiling package c_counter_binary_v12_0_11.c_counter_binary_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv_comp
Compiling package c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_pkg
Compiling package c_mux_bit_v12_0_4.c_mux_bit_v12_0_4_viv_comp
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_ethernet_buffer_v2_0_17.rx_if_pack
Compiling package axi_ethernet_buffer_v2_0_17.tx_if_pack
Compiling package axi_ethernet_buffer_v2_0_17.registers_pack
Compiling package axi_ethernet_buffer_v2_0_17.clock_cross_pack
Compiling package axi_ethernet_buffer_v2_0_17.axi_ethernet_buffer_v2_0_17_pack
Compiling package xpm.vcomponents
Compiling package tri_mode_ethernet_mac_v9_0_10.tx_pack
Compiling package tri_mode_ethernet_mac_v9_0_10.common_pack
Compiling package tri_mode_ethernet_mac_v9_0_10.ptp_pack
Compiling package tri_mode_ethernet_mac_v9_0_10.rx_pack
Compiling package tri_mode_ethernet_mac_v9_0_10.ethernet_statistics_pack
Compiling package gig_ethernet_pcs_pma_v16_1_2.management_pack
Compiling package gig_ethernet_pcs_pma_v16_1_2.auto_neg_pack
Compiling package gig_ethernet_pcs_pma_v16_1_2.tx_pack
Compiling package gig_ethernet_pcs_pma_v16_1_2.synchronise_pack
Compiling package gig_ethernet_pcs_pma_v16_1_2.rx_pack
Compiling package gig_ethernet_pcs_pma_v16_1_2.tbi_pack
Compiling package gig_ethernet_pcs_pma_v16_1_2.sync_block_pack
Compiling package gig_ethernet_pcs_pma_v16_1_2.ptp_pack
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_dma_v7_1_16.axi_dma_pkg
Compiling package axi_sg_v4_1_8.axi_sg_pkg
Compiling package axi_iic_v2_0_18.iic_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_signed
Compiling package axi_timer_v2_0_17.tc_types
Compiling package lmb_bram_if_cntlr_v4_0_14.lmb_bram_if_funcs
Compiling package microblaze_v10_0_5.microblaze_types
Compiling package microblaze_v10_0_5.microblaze_isa
Compiling package ieee.std_logic_textio
Compiling package microblaze_v10_0_5.mmu_types
Compiling package mdm_v3_2_12.mdm_funcs
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ad_iobuf(DATA_WIDTH=28)
Compiling module xil_defaultlib.ad_iobuf(DATA_WIDTH=21)
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.ad_xcvr_rx_if
Compiling module xil_defaultlib.axi_ad9371_if_default
Compiling module xil_defaultlib.ad_datafmt_default
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module xil_defaultlib.ad_dcfilter_default
Compiling module unisims_ver.DSP48E1(ADREG=32'sb0,DREG=32'sb0...
Compiling module unisims_ver.DSP48E_default
Compiling module unimacro_ver.MULT_MACRO(WIDTH_A=17,WIDTH_B=17...
Compiling module xil_defaultlib.ad_mul(DELAY_DATA_WIDTH=17)
Compiling module xil_defaultlib.ad_mul
Compiling module xil_defaultlib.ad_iqcor_default
Compiling module xil_defaultlib.up_xfer_cntrl(DATA_WIDTH=78)
Compiling module xil_defaultlib.up_xfer_status(DATA_WIDTH=3)
Compiling module xil_defaultlib.up_adc_channel(COMMON_ID=32'b01,...
Compiling module xil_defaultlib.axi_ad9371_rx_channel(COMMON_ID=...
Compiling module xil_defaultlib.ad_iqcor(Q_OR_I_N=1)
Compiling module xil_defaultlib.up_adc_channel(COMMON_ID=32'b01,...
Compiling module xil_defaultlib.axi_ad9371_rx_channel(Q_OR_I_N=1...
Compiling module xil_defaultlib.up_adc_channel(COMMON_ID=32'b01,...
Compiling module xil_defaultlib.axi_ad9371_rx_channel(COMMON_ID=...
Compiling module xil_defaultlib.up_adc_channel(COMMON_ID=32'b01,...
Compiling module xil_defaultlib.axi_ad9371_rx_channel(Q_OR_I_N=1...
Compiling module xil_defaultlib.ad_rst
Compiling module xil_defaultlib.up_xfer_cntrl(DATA_WIDTH=37)
Compiling module xil_defaultlib.up_xfer_status(DATA_WIDTH=4)
Compiling module xil_defaultlib.up_clock_mon
Compiling module xil_defaultlib.up_adc_common(COMMON_ID='b0)
Compiling module xil_defaultlib.axi_ad9371_rx
Compiling module xil_defaultlib.up_adc_channel(COMMON_ID=32'b010...
Compiling module xil_defaultlib.axi_ad9371_rx_channel(COMMON_ID=...
Compiling module xil_defaultlib.up_adc_channel(COMMON_ID=32'b010...
Compiling module xil_defaultlib.axi_ad9371_rx_channel(Q_OR_I_N=1...
Compiling module xil_defaultlib.up_adc_common(COMMON_ID='b010000...
Compiling module xil_defaultlib.axi_ad9371_rx_os
Compiling module xil_defaultlib.ad_mul(DELAY_DATA_WIDTH=18)
Compiling module xil_defaultlib.ad_mul(DELAY_DATA_WIDTH=1)
Compiling module xil_defaultlib.ad_dds_sine(DELAY_DATA_WIDTH=1)
Compiling module xil_defaultlib.ad_dds_1
Compiling module xil_defaultlib.ad_dds
Compiling module xil_defaultlib.up_xfer_cntrl(DATA_WIDTH=167)
Compiling module xil_defaultlib.up_dac_channel(CHANNEL_ID=0)
Compiling module xil_defaultlib.axi_ad9371_tx_channel(CHANNEL_ID...
Compiling module xil_defaultlib.up_dac_channel(CHANNEL_ID=1)
Compiling module xil_defaultlib.axi_ad9371_tx_channel(CHANNEL_ID...
Compiling module xil_defaultlib.up_dac_channel(CHANNEL_ID=2)
Compiling module xil_defaultlib.axi_ad9371_tx_channel(CHANNEL_ID...
Compiling module xil_defaultlib.up_dac_channel(CHANNEL_ID=3)
Compiling module xil_defaultlib.axi_ad9371_tx_channel(CHANNEL_ID...
Compiling module xil_defaultlib.up_xfer_cntrl(DATA_WIDTH=23)
Compiling module xil_defaultlib.up_dac_common_default
Compiling module xil_defaultlib.axi_ad9371_tx
Compiling module xil_defaultlib.up_axi
Compiling module xil_defaultlib.axi_ad9371
Compiling module xil_defaultlib.system_axi_ad9371_core_0
Compiling module xil_defaultlib.ad_g2b(DATA_WIDTH=10)
Compiling module xil_defaultlib.ad_b2g(DATA_WIDTH=10)
Compiling module xil_defaultlib.ad_mem(DATA_WIDTH=128,ADDRESS_WI...
Compiling module xil_defaultlib.util_dacfifo(ADDRESS_WIDTH=10)
Compiling module xil_defaultlib.system_axi_ad9371_dacfifo_0
Compiling module xil_defaultlib.up_clkgen(ID=2)
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.ad_mmcm_drp(MMCM_DEVICE_TYPE=2,M...
Compiling module xil_defaultlib.axi_clkgen(ID=2,DEVICE_TYPE=2,CL...
Compiling module xil_defaultlib.system_axi_ad9371_rx_clkgen_0
Compiling module xil_defaultlib.up_axi(ADDRESS_WIDTH=9,AXI_ADDRE...
Compiling module xil_defaultlib.splitter
Compiling module xil_defaultlib.dmac_address_generator(BYTES_PER...
Compiling module xil_defaultlib.dmac_data_mover_default
Compiling module xil_defaultlib.dmac_response_handler
Compiling module xil_defaultlib.dmac_dest_mm_axi(BYTES_PER_BEAT_...
Compiling module xil_defaultlib.dmac_data_mover(DISABLE_WAIT_FOR...
Compiling module xil_defaultlib.dmac_src_fifo_inf
Compiling module xil_defaultlib.sync_bits(NUM_OF_BITS=3,ASYNC_CL...
Compiling module xil_defaultlib.axi_register_slice(DATA_WIDTH=64...
Compiling module xil_defaultlib.util_axis_resize_default
Compiling module xil_defaultlib.sync_gray(DATA_WIDTH=7)
Compiling module xil_defaultlib.fifo_address_gray_pipelined(ADDR...
Compiling module xil_defaultlib.ad_mem(DATA_WIDTH=64,ADDRESS_WID...
Compiling module xil_defaultlib.util_axis_fifo(ASYNC_CLK=1'b1,AD...
Compiling module xil_defaultlib.axi_register_slice(DATA_WIDTH=64...
Compiling module xil_defaultlib.splitter(NUM_M=3)
Compiling module xil_defaultlib.sync_bits(ASYNC_CLK=1'b1)
Compiling module xil_defaultlib.util_axis_fifo(DATA_WIDTH=34,ASY...
Compiling module xil_defaultlib.util_axis_fifo(DATA_WIDTH=35,ASY...
Compiling module xil_defaultlib.util_axis_fifo(DATA_WIDTH=1,ASYN...
Compiling module xil_defaultlib.dmac_request_generator
Compiling module xil_defaultlib.sync_bits(NUM_OF_BITS=2,ASYNC_CL...
Compiling module xil_defaultlib.dmac_request_arb(BYTES_PER_BEAT_...
Compiling module xil_defaultlib.axi_dmac(DMA_2D_TRANSFER=1'b0,AS...
Compiling module xil_defaultlib.system_axi_ad9371_rx_dma_0
Compiling module xil_defaultlib.pipeline_stage(WIDTH=88)
Compiling module xil_defaultlib.pipeline_stage(WIDTH=65)
Compiling module xil_defaultlib.jesd204_lmfc
Compiling module xil_defaultlib.jesd204_rx_ctrl(NUM_LANES=2)
Compiling module xil_defaultlib.jesd204_eof_generator(MAX_OCTETS...
Compiling module xil_defaultlib.pipeline_stage(REGISTERED=0,WIDT...
Compiling module xil_defaultlib.align_mux
Compiling module xil_defaultlib.pipeline_stage(REGISTERED=0,WIDT...
Compiling module xil_defaultlib.jesd204_scrambler(DESCRAMBLE=1)
Compiling module xil_defaultlib.pipeline_stage(REGISTERED=0,WIDT...
Compiling module xil_defaultlib.elastic_buffer(SIZE=128)
Compiling module xil_defaultlib.jesd204_ilas_monitor
Compiling module xil_defaultlib.jesd204_rx_cgs
Compiling module xil_defaultlib.jesd204_rx_lane(ELASTIC_BUFFER_S...
Compiling module xil_defaultlib.jesd204_lane_latency_monitor(NUM...
Compiling module xil_defaultlib.jesd204_rx(NUM_LANES=2)
Compiling module xil_defaultlib.system_rx_0
Compiling module xil_defaultlib.up_axi(ADDRESS_WIDTH=12,AXI_ADDR...
Compiling module xil_defaultlib.up_clock_mon(TOTAL_WIDTH=21)
Compiling module xil_defaultlib.jesd204_up_common(PCORE_VERSION=...
Compiling module xil_defaultlib.sync_bits
Compiling module xil_defaultlib.sync_event(NUM_OF_EVENTS=2)
Compiling module xil_defaultlib.jesd204_up_sysref
Compiling module xil_defaultlib.sync_data(NUM_OF_BITS=6)
Compiling module xil_defaultlib.jesd204_up_ilas_mem
Compiling module xil_defaultlib.jesd204_up_rx_lane
Compiling module xil_defaultlib.jesd204_up_rx(NUM_LANES=2)
Compiling module xil_defaultlib.axi_jesd204_rx(NUM_LANES=2)
Compiling module xil_defaultlib.system_rx_axi_0
Compiling module xil_defaultlib.axi_ad9371_rx_jesd_imp_GUTUBY
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.proc_sys_reset [\proc_sys_reset(c_family="kintex...]
Compiling architecture system_axi_ad9371_rx_jesd_rstgen_0_arch of entity xil_defaultlib.system_axi_ad9371_rx_jesd_rstgen_0 [system_axi_ad9371_rx_jesd_rstgen...]
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module xil_defaultlib.ad_mmcm_drp(MMCM_CLKIN_PERIOD=8....
Compiling module xil_defaultlib.axi_clkgen(ID=2,CLKIN_PERIOD=8.0...
Compiling module xil_defaultlib.system_axi_ad9371_rx_os_clkgen_0
Compiling module xil_defaultlib.system_axi_ad9371_rx_os_dma_0
Compiling module xil_defaultlib.system_rx_1
Compiling module xil_defaultlib.system_rx_axi_1
Compiling module xil_defaultlib.axi_ad9371_rx_os_jesd_imp_73WW27
Compiling architecture system_axi_ad9371_rx_os_jesd_rstgen_0_arch of entity xil_defaultlib.system_axi_ad9371_rx_os_jesd_rstgen_0 [system_axi_ad9371_rx_os_jesd_rst...]
Compiling module xil_defaultlib.axi_adxcvr_mdrp(NUM_OF_LANES=2)
Compiling module xil_defaultlib.axi_adxcvr_mstatus(NUM_OF_LANES=...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=1,NUM_OF...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=1,NUM...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=2,NUM_OF...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=2,NUM...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=3,NUM_OF...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=3,NUM...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=4,NUM_OF...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=4,NUM...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=5,NUM_OF...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=5,NUM...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=6,NUM_OF...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=6,NUM...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=7,NUM_OF...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=7,NUM...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=8,NUM_OF...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=8,NUM...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=9,NUM_OF...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=9,NUM...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=10,NUM_O...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=10,NU...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=11,NUM_O...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=11,NU...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=12,NUM_O...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=12,NU...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=13,NUM_O...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=13,NU...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=14,NUM_O...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=14,NU...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=15,NUM_O...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=15,NU...
Compiling module xil_defaultlib.axi_adxcvr_es(XCVR_TYPE=1)
Compiling module xil_defaultlib.axi_adxcvr_up(NUM_OF_LANES=2,XCV...
Compiling module xil_defaultlib.up_axi(ADDRESS_WIDTH=10)
Compiling module xil_defaultlib.axi_adxcvr(NUM_OF_LANES=2,XCVR_T...
Compiling module xil_defaultlib.system_axi_ad9371_rx_os_xcvr_0
Compiling module xil_defaultlib.system_axi_ad9371_rx_xcvr_0
Compiling module xil_defaultlib.system_axi_ad9371_tx_clkgen_0
Compiling module xil_defaultlib.dmac_data_mover(DATA_WIDTH=128,D...
Compiling module xil_defaultlib.dmac_response_generator
Compiling module xil_defaultlib.dmac_dest_axi_stream(S_AXIS_DATA...
Compiling module xil_defaultlib.dmac_src_mm_axi
Compiling module xil_defaultlib.util_axis_resize(MASTER_DATA_WID...
Compiling module xil_defaultlib.sync_gray(DATA_WIDTH=6)
Compiling module xil_defaultlib.fifo_address_gray_pipelined(ADDR...
Compiling module xil_defaultlib.ad_mem(DATA_WIDTH=128)
Compiling module xil_defaultlib.util_axis_fifo(DATA_WIDTH=128,AS...
Compiling module xil_defaultlib.util_axis_resize(MASTER_DATA_WID...
Compiling module xil_defaultlib.axi_register_slice(DATA_WIDTH=12...
Compiling module xil_defaultlib.axi_register_slice(DATA_WIDTH=12...
Compiling module xil_defaultlib.util_axis_fifo(DATA_WIDTH=32,ASY...
Compiling module xil_defaultlib.dmac_request_arb(DMA_DATA_WIDTH_...
Compiling module xil_defaultlib.axi_dmac(DMA_DATA_WIDTH_DEST=128...
Compiling module xil_defaultlib.system_axi_ad9371_tx_dma_0
Compiling module xil_defaultlib.jesd204_tx_ctrl(NUM_LANES=4)
Compiling module xil_defaultlib.jesd204_eof_generator(MAX_OCTETS...
Compiling module xil_defaultlib.jesd204_scrambler_default
Compiling module xil_defaultlib.jesd204_tx_lane_default
Compiling module xil_defaultlib.jesd204_tx(NUM_LANES=4)
Compiling module xil_defaultlib.system_tx_0
Compiling module xil_defaultlib.jesd204_up_common(PCORE_VERSION=...
Compiling module xil_defaultlib.sync_data(NUM_OF_BITS=2)
Compiling module xil_defaultlib.sync_event_default
Compiling module xil_defaultlib.jesd204_up_tx(NUM_LANES=4)
Compiling module xil_defaultlib.axi_jesd204_tx(NUM_LANES=4)
Compiling module xil_defaultlib.system_tx_axi_0
Compiling module xil_defaultlib.axi_ad9371_tx_jesd_imp_17BPCLV
Compiling architecture system_axi_ad9371_tx_jesd_rstgen_0_arch of entity xil_defaultlib.system_axi_ad9371_tx_jesd_rstgen_0 [system_axi_ad9371_tx_jesd_rstgen...]
Compiling module xil_defaultlib.axi_adxcvr_mdrp(NUM_OF_LANES=4)
Compiling module xil_defaultlib.axi_adxcvr_mstatus(NUM_OF_LANES=...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=1,NUM_OF...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=1,NUM...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=2,NUM_OF...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=2,NUM...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=3,NUM_OF...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=3,NUM...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=4,NUM_OF...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=4,NUM...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=5,NUM_OF...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=5,NUM...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=6,NUM_OF...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=6,NUM...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=7,NUM_OF...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=7,NUM...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=8,NUM_OF...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=8,NUM...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=9,NUM_OF...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=9,NUM...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=10,NUM_O...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=10,NU...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=11,NUM_O...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=11,NU...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=12,NUM_O...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=12,NU...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=13,NUM_O...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=13,NU...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=14,NUM_O...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=14,NU...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=15,NUM_O...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=15,NU...
Compiling module xil_defaultlib.axi_adxcvr_es(XCVR_TYPE=1,TX_OR_...
Compiling module xil_defaultlib.axi_adxcvr_up(NUM_OF_LANES=4,XCV...
Compiling module xil_defaultlib.axi_adxcvr(NUM_OF_LANES=4,XCVR_T...
Compiling module xil_defaultlib.system_axi_ad9371_tx_xcvr_0
Compiling module xil_defaultlib.i00_couplers_imp_KQSTVX
Compiling module xil_defaultlib.i01_couplers_imp_1RG3T24
Compiling module xil_defaultlib.i02_couplers_imp_1KZKN5A
Compiling module xil_defaultlib.m00_couplers_imp_I5GH1N
Compiling module xil_defaultlib.m01_couplers_imp_1UBGIXM
Compiling module xil_defaultlib.m02_couplers_imp_1J5P44O
Compiling module xil_defaultlib.m03_couplers_imp_T17W6X
Compiling module xil_defaultlib.m04_couplers_imp_15FU5SC
Compiling module xil_defaultlib.m05_couplers_imp_GFBASD
Compiling module xil_defaultlib.m06_couplers_imp_59JXRJ
Compiling module xil_defaultlib.m07_couplers_imp_1GBLMBI
Compiling module xil_defaultlib.m08_couplers_imp_E05M9W
Compiling module xil_defaultlib.m09_couplers_imp_17AVPN9
Compiling module xil_defaultlib.m10_couplers_imp_1J5SI6G
Compiling module xil_defaultlib.m11_couplers_imp_T19VO9
Compiling module xil_defaultlib.m12_couplers_imp_I5JGX7
Compiling module xil_defaultlib.m13_couplers_imp_1UBI48Q
Compiling module xil_defaultlib.m14_couplers_imp_59NWCV
Compiling module xil_defaultlib.m15_couplers_imp_1GBO6CE
Compiling module xil_defaultlib.m16_couplers_imp_15FXTD8
Compiling module xil_defaultlib.m17_couplers_imp_GFDJST
Compiling module xil_defaultlib.m18_couplers_imp_1EGMMH3
Compiling module xil_defaultlib.m19_couplers_imp_7OTKUU
Compiling module xil_defaultlib.m20_couplers_imp_15FR2BW
Compiling module xil_defaultlib.m21_couplers_imp_GFT3J1
Compiling module xil_defaultlib.s00_couplers_imp_WZLZH6
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_decode...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_splitter(C_...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_decerr_slav...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_crossbar_sa...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_axi_crossba...
Compiling module xil_defaultlib.system_tier2_xbar_0_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_decode...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_crossbar_sa...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_axi_crossba...
Compiling module xil_defaultlib.system_tier2_xbar_1_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_crossbar_sa...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_axi_crossba...
Compiling module xil_defaultlib.system_tier2_xbar_2_0
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_crossbar_sa...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_axi_crossba...
Compiling module xil_defaultlib.system_xbar_0
Compiling module xil_defaultlib.system_axi_cpu_interconnect_0
Compiling architecture imp of entity proc_sys_reset_v5_0_12.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.proc_sys_reset [\proc_sys_reset(c_family="kintex...]
Compiling architecture system_axi_ddr_cntrl_rstgen_0_arch of entity xil_defaultlib.system_axi_ddr_cntrl_rstgen_0 [system_axi_ddr_cntrl_rstgen_0_de...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=24...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_11.c_counter_binary_v12_0_11_legacy [\c_counter_binary_v12_0_11_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_11.c_counter_binary_v12_0_11_viv [\c_counter_binary_v12_0_11_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_11.c_counter_binary_v12_0_11 [\c_counter_binary_v12_0_11(c_xde...]
Compiling architecture bd_55cd_c_counter_binary_0_0_arch of entity xil_defaultlib.bd_55cd_c_counter_binary_0_0 [bd_55cd_c_counter_binary_0_0_def...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11 [\c_shift_ram_v12_0_11(c_xdevicef...]
Compiling architecture bd_55cd_c_shift_ram_0_0_arch of entity xil_defaultlib.bd_55cd_c_shift_ram_0_0 [bd_55cd_c_shift_ram_0_0_default]
Compiling architecture structural of entity axi_ethernet_buffer_v2_0_17.sync_block [sync_block_default]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_17.actv_hi_pulse_clk_cross [actv_hi_pulse_clk_cross_default]
Compiling architecture rtl of entity axi_ethernet_buffer_v2_0_17.sync_reset [sync_reset_default]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_17.actv_hi_reset_clk_cross [actv_hi_reset_clk_cross_default]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_17.reset_combiner [\reset_combiner(c_phy_rst_count=...]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_17.reg_cr [reg_cr_default]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_17.reg_tp [reg_tp_default]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_17.reg_ifgp [reg_ifgp_default]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_17.reg_is [reg_is_default]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_17.reg_ip [reg_ip_default]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_17.reg_ie [reg_ie_default]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_17.reg_32b [reg_32b_default]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_17.reg_16bl [reg_16bl_default]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_17.registers [\registers(c_family="kintex7",c_...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=18...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_min_size=...]
Compiling architecture rtl of entity axi_ethernet_buffer_v2_0_17.addr_response_shim [\addr_response_shim(c_family="ki...]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_17.bus_clk_cross [\bus_clk_cross(c_bus_width=32)\]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_17.bus_clk_cross [\bus_clk_cross(c_bus_width=16)\]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_17.bus_clk_cross [\bus_clk_cross(c_bus_width=15)\]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_17.bus_and_enable_clk_cross [\bus_and_enable_clk_cross(c_bus_...]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_17.bus_clk_cross [bus_clk_cross_default]
Compiling architecture rtl of entity axi_ethernet_buffer_v2_0_17.rx_emac_if [\rx_emac_if(c_rxvlan_width=0,c_r...]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_CORENAME="b...
Compiling architecture implementation of entity lib_bmg_v1_0_10.blk_mem_gen_wrapper [\blk_mem_gen_wrapper(c_family="k...]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_CORENAME="b...
Compiling architecture implementation of entity lib_bmg_v1_0_10.blk_mem_gen_wrapper [\blk_mem_gen_wrapper(c_family="k...]
Compiling architecture rtl of entity axi_ethernet_buffer_v2_0_17.rx_mem_if [\rx_mem_if(c_rxd_mem_bytes=8192,...]
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling architecture implementation of entity axi_ethernet_buffer_v2_0_17.basic_sfifo_fg [\basic_sfifo_fg(c_dwidth=36,c_de...]
Compiling architecture rtl of entity axi_ethernet_buffer_v2_0_17.rx_axistream_if [\rx_axistream_if(c_rxd_mem_bytes...]
Compiling architecture rtl of entity axi_ethernet_buffer_v2_0_17.rx_if [\rx_if(c_family="kintex7",c_has_...]
Compiling architecture rtl of entity axi_ethernet_buffer_v2_0_17.tx_csum_full_calc_if [\tx_csum_full_calc_if(c_ipv4_hea...]
Compiling architecture rtl of entity axi_ethernet_buffer_v2_0_17.tx_csum_full_calc_if [tx_csum_full_calc_if_default]
Compiling architecture rtl of entity axi_ethernet_buffer_v2_0_17.tx_csum_full_fsm [\tx_csum_full_fsm(c_txd_addrb_wi...]
Compiling architecture rtl of entity axi_ethernet_buffer_v2_0_17.tx_csum_full_if [\tx_csum_full_if(c_family="kinte...]
Compiling architecture rtl of entity axi_ethernet_buffer_v2_0_17.tx_csum_if [\tx_csum_if(c_family="kintex7",c...]
Compiling architecture rtl of entity axi_ethernet_buffer_v2_0_17.tx_axistream_if [\tx_axistream_if(c_family="kinte...]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_CORENAME="b...
Compiling architecture implementation of entity lib_bmg_v1_0_10.blk_mem_gen_wrapper [\blk_mem_gen_wrapper(c_family="k...]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_CORENAME="b...
Compiling architecture implementation of entity lib_bmg_v1_0_10.blk_mem_gen_wrapper [\blk_mem_gen_wrapper(c_family="k...]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_17.tx_mem_if [\tx_mem_if(c_family="kintex7",c_...]
Compiling architecture rtl of entity axi_ethernet_buffer_v2_0_17.tx_emac_if [\tx_emac_if(c_family="kintex7",c...]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_17.tx_if [\tx_if(c_family="kintex7",c_txcs...]
Compiling architecture imp of entity axi_ethernet_buffer_v2_0_17.axi_ethernet_buffer_v2_0_17 [\axi_ethernet_buffer_v2_0_17(c_f...]
Compiling architecture bd_55cd_eth_buf_0_arch of entity xil_defaultlib.bd_55cd_eth_buf_0 [bd_55cd_eth_buf_0_default]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=11...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_min_size=...]
Compiling architecture rtl of entity xil_defaultlib.bd_55cd_mac_0_axi4_lite_ipif_top [bd_55cd_mac_0_axi4_lite_ipif_top...]
Compiling module xil_defaultlib.bd_55cd_mac_0_axi4_lite_ipif_wra...
Compiling module xil_defaultlib.bd_55cd_mac_0_vector_decode
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10_sync_reset [tri_mode_ethernet_mac_v9_0_10_sy...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10_sync_reset [\tri_mode_ethernet_mac_v9_0_10_s...]
Compiling module tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10_gm...
Compiling module tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10_gm...
Compiling module tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10_ip...
Compiling module tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10_tx...
Compiling module tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10_rx...
Compiling module tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10_rx...
Compiling module unisims_ver.LUT4
Compiling module tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10_tx...
Compiling module tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10_pf...
Compiling module tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10_rx...
Compiling architecture structural of entity tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10_sync_block [tri_mode_ethernet_mac_v9_0_10_sy...]
Compiling module tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10_tx...
Compiling module tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10_co...
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_10.CC8CE [cc8ce_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_10.CC2CE [cc2ce_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_10.CRC_64_32 [crc_64_32_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_10.CRC32_8 [crc32_8_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_10.TX_STATE_MACH [\TX_STATE_MACH(c_half_duplex=fal...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10_tx [\tri_mode_ethernet_mac_v9_0_10_t...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_10.STATE_MACHINES [state_machines_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_10.DECODE_FRAME [decode_frame_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_10.PARAM_CHECK [param_check_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10_rx [\tri_mode_ethernet_mac_v9_0_10_r...]
Compiling module tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10_co...
Compiling module tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10_mi...
Compiling module tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10_ma...
Compiling module tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10_in...
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_10.increment_controller [increment_controller_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_10.pre_accumulator [pre_accumulator_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10_statistics_core [\tri_mode_ethernet_mac_v9_0_10_s...]
Compiling module unisims_ver.RAM64X1D
Compiling module tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10_ad...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRL16E_default
Compiling module tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10_ad...
Compiling module tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10_ad...
Compiling module tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10(C_...
Compiling module xil_defaultlib.bd_55cd_mac_0_block
Compiling module xil_defaultlib.bd_55cd_mac_0
Compiling module xil_defaultlib.bd_55cd_pcs_pma_0_reset_wtd_time...
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module xil_defaultlib.bd_55cd_pcs_pma_0_sync_block
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.FDP
Compiling module xil_defaultlib.bd_55cd_pcs_pma_0_reset_sync
Compiling module xil_defaultlib.bd_55cd_pcs_pma_0_johnson_cntr
Compiling module xil_defaultlib.bd_55cd_pcs_pma_0_clk_gen
Compiling module xil_defaultlib.bd_55cd_pcs_pma_0_tx_rate_adapt
Compiling module xil_defaultlib.bd_55cd_pcs_pma_0_rx_rate_adapt
Compiling module xil_defaultlib.bd_55cd_pcs_pma_0_sgmii_adapt
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture fdp_v of entity unisim.FDP [fdp_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_1_2.reset_sync_block [reset_sync_block_default]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_1_2.MDIO_INTERFACE [mdio_interface_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity gig_ethernet_pcs_pma_v16_1_2.sync_block [sync_block_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_1_2.MANAGEMENT [\MANAGEMENT(c_is_sgmii=true,c_us...]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_1_2.AUTO_NEG [\AUTO_NEG(c_is_sgmii=true)\]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_1_2.SYNCHRONISE [synchronise_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_1_2.RX [\RX(c_family="kintex7",c_use_tra...]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_1_2.TX [tx_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_1_2.GPCS_PMA_GEN [\GPCS_PMA_GEN(c_family="kintex7"...]
Compiling architecture xilinx of entity gig_ethernet_pcs_pma_v16_1_2.gig_ethernet_pcs_pma_v16_1_2 [\gig_ethernet_pcs_pma_v16_1_2(c_...]
Compiling module xil_defaultlib.bd_55cd_pcs_pma_0_gearbox_10b_6b
Compiling module xil_defaultlib.bd_55cd_pcs_pma_0_encode_8b10b_l...
Compiling module xil_defaultlib.bd_55cd_pcs_pma_0_gearbox_6b_10b
Compiling module xil_defaultlib.bd_55cd_pcs_pma_0_sgmii_comma_al...
Compiling module xil_defaultlib.bd_55cd_pcs_pma_0_decode_8b10b_l...
Compiling module unisims_ver.IBUFDS_DIFF_OUT(DIFF_TERM="TRUE"...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(DATA_WIDTH=6,INTERFACE...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.bd_55cd_pcs_pma_0_sgmii_phy_iob
Compiling module xil_defaultlib.bd_55cd_pcs_pma_0_sgmii_eye_moni...
Compiling module xil_defaultlib.bd_55cd_pcs_pma_0_sgmii_phy_cali...
Compiling module xil_defaultlib.bd_55cd_pcs_pma_0_gpio_sgmii_top
Compiling module xil_defaultlib.bd_55cd_pcs_pma_0_lvds_transceiv...
Compiling module xil_defaultlib.bd_55cd_pcs_pma_0_block
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.IBUFGDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module unisims_ver.MMCME2_BASE(BANDWIDTH="HIGH",CLK...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.bd_55cd_pcs_pma_0_idelayctrl
Compiling module xil_defaultlib.bd_55cd_pcs_pma_0_sgmii_phy_clk_...
Compiling module xil_defaultlib.bd_55cd_pcs_pma_0_sgmii_phy_rese...
Compiling module xil_defaultlib.bd_55cd_pcs_pma_0_support
Compiling module xil_defaultlib.bd_55cd_pcs_pma_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.bd_55cd_util_vector_logic_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.bd_55cd_xlconstant_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.bd_55cd_xlconstant_phyadd_0
Compiling module xil_defaultlib.bd_55cd
Compiling module xil_defaultlib.system_axi_ethernet_0
Compiling architecture implementation of entity axi_sg_v4_1_8.axi_sg_updt_sm [\axi_sg_updt_sm(c_sg_ch1_words_t...]
Compiling architecture implementation of entity axi_sg_v4_1_8.axi_sg_updt_cmdsts_if [axi_sg_updt_cmdsts_if_default]
Compiling architecture implementation of entity axi_sg_v4_1_8.axi_sg_updt_mngr [\axi_sg_updt_mngr(c_sg_ch1_words...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=12,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=34,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=34,c_depth=...]
Compiling architecture implementation of entity axi_sg_v4_1_8.axi_sg_updt_queue [\axi_sg_updt_queue(c_sg_updt_des...]
Compiling architecture implementation of entity axi_sg_v4_1_8.axi_sg_updt_q_mngr [\axi_sg_updt_q_mngr(c_sg_updt_de...]
Compiling architecture implementation of entity axi_sg_v4_1_8.axi_sg_intrpt [axi_sg_intrpt_default]
Compiling architecture implementation of entity axi_sg_v4_1_8.axi_sg_ftch_sm [\axi_sg_ftch_sm(c_sg_ch1_words_t...]
Compiling architecture implementation of entity axi_sg_v4_1_8.axi_sg_ftch_pntr [axi_sg_ftch_pntr_default]
Compiling architecture implementation of entity axi_sg_v4_1_8.axi_sg_ftch_cmdsts_if [axi_sg_ftch_cmdsts_if_default]
Compiling architecture implementation of entity axi_sg_v4_1_8.axi_sg_ftch_mngr [\axi_sg_ftch_mngr(c_sg_ch1_words...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_10.sync_fifo_fg [\sync_fifo_fg(c_family="kintex7"...]
Compiling architecture implementation of entity axi_sg_v4_1_8.axi_sg_cntrl_strm [\axi_sg_cntrl_strm(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_sg_v4_1_8.axi_sg_ftch_queue [\axi_sg_ftch_queue(c_sg_ftch_des...]
Compiling architecture implementation of entity axi_sg_v4_1_8.axi_sg_ftch_q_mngr [\axi_sg_ftch_q_mngr(c_sg_ftch_de...]
Compiling architecture implementation of entity axi_sg_v4_1_8.axi_sg_reset [axi_sg_reset_default]
Compiling architecture imp of entity axi_sg_v4_1_8.axi_sg_fifo [\axi_sg_fifo(c_dwidth=68,c_depth...]
Compiling architecture imp of entity axi_sg_v4_1_8.axi_sg_fifo [\axi_sg_fifo(c_dwidth=8,c_depth=...]
Compiling architecture implementation of entity axi_sg_v4_1_8.axi_sg_cmd_status [\axi_sg_cmd_status(c_stscmd_fifo...]
Compiling architecture implementation of entity axi_sg_v4_1_8.axi_sg_rd_status_cntl [axi_sg_rd_status_cntl_default]
Compiling architecture implementation of entity axi_sg_v4_1_8.axi_sg_scc [\axi_sg_scc(c_sel_addr_width=2)\]
Compiling architecture implementation of entity axi_sg_v4_1_8.axi_sg_addr_cntl [\axi_sg_addr_cntl(c_addr_fifo_de...]
Compiling architecture implementation of entity axi_sg_v4_1_8.axi_sg_rddata_cntl [\axi_sg_rddata_cntl(c_align_widt...]
Compiling architecture implementation of entity axi_sg_v4_1_8.axi_sg_mm2s_basic_wrap [\axi_sg_mm2s_basic_wrap(c_mm2s_a...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=3,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=3...]
Compiling architecture imp of entity axi_sg_v4_1_8.axi_sg_fifo [\axi_sg_fifo(c_dwidth=7,c_depth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=3,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=3...]
Compiling architecture imp of entity axi_sg_v4_1_8.axi_sg_fifo [\axi_sg_fifo(c_dwidth=2,c_depth=...]
Compiling architecture implementation of entity axi_sg_v4_1_8.axi_sg_wr_status_cntl [\axi_sg_wr_status_cntl(c_sts_fif...]
Compiling architecture implementation of entity axi_sg_v4_1_8.axi_sg_scc_wr [\axi_sg_scc_wr(c_sel_addr_width=...]
Compiling architecture implementation of entity axi_sg_v4_1_8.axi_sg_addr_cntl [\axi_sg_addr_cntl(c_addr_fifo_de...]
Compiling architecture implementation of entity axi_sg_v4_1_8.axi_sg_wrdata_cntl [\axi_sg_wrdata_cntl(c_sel_addr_w...]
Compiling architecture implementation of entity axi_sg_v4_1_8.axi_sg_s2mm_basic_wrap [\axi_sg_s2mm_basic_wrap(c_s2mm_a...]
Compiling architecture implementation of entity axi_sg_v4_1_8.axi_sg_datamover [\axi_sg_datamover(c_include_mm2s...]
Compiling architecture implementation of entity axi_sg_v4_1_8.axi_sg [\axi_sg(c_sg_ftch_desc2queue=4,c...]
Compiling architecture implementation of entity axi_dma_v7_1_16.axi_dma_mm2s_sm [\axi_dma_mm2s_sm(c_sg_include_de...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_fa...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_family...]
Compiling architecture implementation of entity axi_dma_v7_1_16.axi_dma_mm2s_sg_if [\axi_dma_mm2s_sg_if(c_sg_include...]
Compiling architecture implementation of entity axi_dma_v7_1_16.axi_dma_mm2s_cmdsts_if [axi_dma_mm2s_cmdsts_if_default]
Compiling architecture implementation of entity axi_dma_v7_1_16.axi_dma_mm2s_sts_mngr [axi_dma_mm2s_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_16.axi_dma_mm2s_mngr [\axi_dma_mm2s_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_16.axi_dma_sofeof_gen [axi_dma_sofeof_gen_default]
Compiling architecture implementation of entity axi_dma_v7_1_16.axi_dma_s2mm_sm [\axi_dma_s2mm_sm(c_sg_include_de...]
Compiling architecture implementation of entity axi_dma_v7_1_16.axi_dma_s2mm_sg_if [\axi_dma_s2mm_sg_if(c_sg_include...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=33,c_fa...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=33,c_family...]
Compiling architecture implementation of entity axi_dma_v7_1_16.axi_dma_s2mm_sts_strm [\axi_dma_s2mm_sts_strm(c_family=...]
Compiling architecture implementation of entity axi_dma_v7_1_16.axi_dma_s2mm_cmdsts_if [axi_dma_s2mm_cmdsts_if_default]
Compiling architecture implementation of entity axi_dma_v7_1_16.axi_dma_s2mm_sts_mngr [axi_dma_s2mm_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_16.axi_dma_s2mm_mngr [\axi_dma_s2mm_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_16.axi_dma_reset [\axi_dma_reset(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture implementation of entity axi_dma_v7_1_16.axi_dma_rst_module [\axi_dma_rst_module(c_prmry_is_a...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_mtbf_...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=10,c_mt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_mtbf_...]
Compiling architecture implementation of entity axi_dma_v7_1_16.axi_dma_lite_if [\axi_dma_lite_if(c_num_ce=23,c_a...]
Compiling architecture implementation of entity axi_dma_v7_1_16.axi_dma_register [\axi_dma_register(c_num_register...]
Compiling architecture implementation of entity axi_dma_v7_1_16.axi_dma_register_s2mm [\axi_dma_register_s2mm(c_num_reg...]
Compiling architecture implementation of entity axi_dma_v7_1_16.axi_dma_reg_module [\axi_dma_reg_module(c_axi_lite_i...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=12,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=12,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_17.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=12,...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_10.sync_fifo_fg [\sync_fifo_fg(c_family="kintex7"...]
Compiling architecture imp of entity axi_datamover_v5_1_17.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_dre_mux2_1_x_n [\axi_datamover_dre_mux2_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_dre_mux4_1_x_n [\axi_datamover_dre_mux4_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_mm2s_dre [\axi_datamover_mm2s_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_skid_buf [axi_datamover_skid_buf_default]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_17.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_17.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_17.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=31,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=31,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_17.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=31,...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_inc...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_pcc [\axi_datamover_pcc(c_sel_addr_wi...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_s2mm_dre [\axi_datamover_s2mm_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture working of entity axi_datamover_v5_1_17.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_17.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_bt...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_17.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_dr...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_10.sync_fifo_fg [\sync_fifo_fg(c_family="kintex7"...]
Compiling architecture imp of entity axi_datamover_v5_1_17.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=8,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=8...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_wr_sf [\axi_datamover_wr_sf(c_sf_fifo_d...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_17.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_17.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_17.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_dma_v7_1_16.axi_dma [\axi_dma(c_include_mm2s_dre=1,c_...]
Compiling architecture system_axi_ethernet_dma_0_arch of entity xil_defaultlib.system_axi_ethernet_dma_0 [system_axi_ethernet_dma_0_defaul...]
Compiling architecture implementation of entity interrupt_control_v3_1_4.interrupt_control [\interrupt_control(c_num_ce=16,c...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_gpio_v2_0_17.GPIO_Core [\GPIO_Core(c_aw=9,c_interrupt_pr...]
Compiling architecture imp of entity axi_gpio_v2_0_17.axi_gpio [\axi_gpio(c_family="kintex7",c_i...]
Compiling architecture system_axi_gpio_0_arch of entity xil_defaultlib.system_axi_gpio_0 [system_axi_gpio_0_default]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=7,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity interrupt_control_v3_1_4.interrupt_control [\interrupt_control(c_num_ce=16,c...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity axi_iic_v2_0_18.soft_reset [soft_reset_default]
Compiling architecture rtl of entity axi_iic_v2_0_18.axi_ipif_ssp1 [\axi_ipif_ssp1(c_num_iic_regs=18...]
Compiling architecture rtl of entity axi_iic_v2_0_18.reg_interface [\reg_interface(c_scl_inertial_de...]
Compiling architecture rtl of entity axi_iic_v2_0_18.debounce [\debounce(c_inertial_delay=0)\]
Compiling architecture rtl of entity axi_iic_v2_0_18.filter [\filter(scl_inertial_delay=0,sda...]
Compiling architecture rtl of entity axi_iic_v2_0_18.upcnt_n [\upcnt_n(c_size=10)\]
Compiling architecture rtl of entity axi_iic_v2_0_18.shift8 [shift8_default]
Compiling architecture rtl of entity axi_iic_v2_0_18.upcnt_n [\upcnt_n(c_size=4)\]
Compiling architecture rtl of entity axi_iic_v2_0_18.iic_control [\iic_control(c_scl_inertial_dela...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture imp of entity axi_iic_v2_0_18.SRL_FIFO [\SRL_FIFO(c_depth=4)\]
Compiling architecture rtl of entity axi_iic_v2_0_18.dynamic_master [dynamic_master_default]
Compiling architecture imp of entity axi_iic_v2_0_18.SRL_FIFO [\SRL_FIFO(c_data_bits=2,c_depth=...]
Compiling architecture rtl of entity axi_iic_v2_0_18.iic [\iic(c_num_iic_regs=18,c_gpo_wid...]
Compiling architecture rtl of entity axi_iic_v2_0_18.axi_iic [\axi_iic(c_family="kintex7",c_s_...]
Compiling architecture system_axi_iic_main_0_arch of entity xil_defaultlib.system_axi_iic_main_0 [system_axi_iic_main_0_default]
Compiling architecture imp of entity axi_intc_v4_1_10.intc_core [\intc_core(c_family="kintex7",c_...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_intc_v4_1_10.axi_intc [\axi_intc(c_family="kintex7",c_i...]
Compiling architecture system_axi_intc_0_arch of entity xil_defaultlib.system_axi_intc_0 [system_axi_intc_0_default]
Compiling module axi_clock_converter_v2_1_14.axi_clock_converter_v2_1_14_axic...
Compiling module axi_clock_converter_v2_1_14.axi_clock_converter_v2_1_14_axic...
Compiling module axi_clock_converter_v2_1_14.axi_clock_converter_v2_1_14_axic...
Compiling module axi_clock_converter_v2_1_14.axi_clock_converter_v2_1_14_axic...
Compiling module axi_clock_converter_v2_1_14.axi_clock_converter_v2_1_14_axic...
Compiling module axi_clock_converter_v2_1_14.axi_clock_converter_v2_1_14_axi_...
Compiling module xil_defaultlib.system_auto_cc_0
Compiling module xil_defaultlib.m00_couplers_imp_R61KWR
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axi_r...
Compiling module axi_dwidth_converter_v2_1_15.axi_dwidth_converter_v2_1_15_a_u...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axi_r...
Compiling module axi_dwidth_converter_v2_1_15.axi_dwidth_converter_v2_1_15_w_u...
Compiling module axi_dwidth_converter_v2_1_15.axi_dwidth_converter_v2_1_15_a_u...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,RAM...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module axi_dwidth_converter_v2_1_15.axi_dwidth_converter_v2_1_15_r_u...
Compiling module axi_dwidth_converter_v2_1_15.axi_dwidth_converter_v2_1_15_axi...
Compiling module axi_dwidth_converter_v2_1_15.axi_dwidth_converter_v2_1_15_top...
Compiling module xil_defaultlib.system_auto_us_df_0
Compiling module xil_defaultlib.s00_couplers_imp_NYY8AY
Compiling module axi_mmu_v2_1_13.axi_mmu_v2_1_13_addr_decoder(C_F...
Compiling module axi_mmu_v2_1_13.axi_mmu_v2_1_13_decerr_slave(C_R...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axi_r...
Compiling module axi_mmu_v2_1_13.axi_mmu_v2_1_13_top(C_FAMILY="ki...
Compiling module xil_defaultlib.system_s00_mmu_0
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axi_r...
Compiling module axi_dwidth_converter_v2_1_15.axi_dwidth_converter_v2_1_15_axi...
Compiling module axi_dwidth_converter_v2_1_15.axi_dwidth_converter_v2_1_15_top...
Compiling module xil_defaultlib.system_auto_us_df_1
Compiling module xil_defaultlib.s01_couplers_imp_1WTPGKB
Compiling module axi_mmu_v2_1_13.axi_mmu_v2_1_13_decerr_slave(C_A...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axi_r...
Compiling module axi_mmu_v2_1_13.axi_mmu_v2_1_13_top(C_FAMILY="ki...
Compiling module xil_defaultlib.system_s01_mmu_0
Compiling module xil_defaultlib.system_auto_us_df_2
Compiling module xil_defaultlib.s02_couplers_imp_1M7AY21
Compiling module xil_defaultlib.system_s02_mmu_0
Compiling module xil_defaultlib.system_auto_us_df_3
Compiling module xil_defaultlib.s03_couplers_imp_ZFB4VS
Compiling module xil_defaultlib.system_s03_mmu_0
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axi_r...
Compiling module axi_dwidth_converter_v2_1_15.axi_dwidth_converter_v2_1_15_axi...
Compiling module axi_dwidth_converter_v2_1_15.axi_dwidth_converter_v2_1_15_top...
Compiling module xil_defaultlib.system_auto_us_df_4
Compiling module xil_defaultlib.s04_couplers_imp_105UVIL
Compiling module axi_mmu_v2_1_13.axi_mmu_v2_1_13_decerr_slave(C_A...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axi_r...
Compiling module axi_mmu_v2_1_13.axi_mmu_v2_1_13_top(C_FAMILY="ki...
Compiling module xil_defaultlib.system_s04_mmu_0
Compiling module axi_protocol_converter_v2_1_15.axi_protocol_converter_v2_1_15_a...
Compiling module xil_defaultlib.system_auto_pc_0
Compiling module xil_defaultlib.system_auto_us_df_5
Compiling module xil_defaultlib.s05_couplers_imp_C9WPEK
Compiling module axi_mmu_v2_1_13.axi_mmu_v2_1_13_decerr_slave(C_A...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axi_r...
Compiling module axi_mmu_v2_1_13.axi_mmu_v2_1_13_top(C_FAMILY="ki...
Compiling module xil_defaultlib.system_s05_mmu_0
Compiling module xil_defaultlib.system_auto_pc_1
Compiling module xil_defaultlib.system_auto_us_df_6
Compiling module xil_defaultlib.s06_couplers_imp_1NI8A6
Compiling module xil_defaultlib.system_s06_mmu_0
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axi_r...
Compiling module axi_dwidth_converter_v2_1_15.axi_dwidth_converter_v2_1_15_a_u...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,RAM...
Compiling module axi_dwidth_converter_v2_1_15.axi_dwidth_converter_v2_1_15_r_u...
Compiling module axi_dwidth_converter_v2_1_15.axi_dwidth_converter_v2_1_15_axi...
Compiling module axi_dwidth_converter_v2_1_15.axi_dwidth_converter_v2_1_15_top...
Compiling module xil_defaultlib.system_auto_us_cc_df_0
Compiling module xil_defaultlib.s07_couplers_imp_1BM7TVJ
Compiling module axi_mmu_v2_1_13.axi_mmu_v2_1_13_decerr_slave(C_A...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axi_r...
Compiling module axi_mmu_v2_1_13.axi_mmu_v2_1_13_top(C_FAMILY="ki...
Compiling module xil_defaultlib.system_s07_mmu_0
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axi_r...
Compiling module axi_dwidth_converter_v2_1_15.axi_dwidth_converter_v2_1_15_a_u...
Compiling module axi_dwidth_converter_v2_1_15.axi_dwidth_converter_v2_1_15_w_u...
Compiling module axi_clock_converter_v2_1_14.axi_clock_converter_v2_1_14_axic...
Compiling module axi_dwidth_converter_v2_1_15.axi_dwidth_converter_v2_1_15_axi...
Compiling module axi_dwidth_converter_v2_1_15.axi_dwidth_converter_v2_1_15_top...
Compiling module xil_defaultlib.system_auto_us_cc_df_1
Compiling module xil_defaultlib.s08_couplers_imp_AE9DQD
Compiling module axi_mmu_v2_1_13.axi_mmu_v2_1_13_decerr_slave(C_A...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axi_r...
Compiling module axi_mmu_v2_1_13.axi_mmu_v2_1_13_top(C_FAMILY="ki...
Compiling module xil_defaultlib.system_s08_mmu_0
Compiling module xil_defaultlib.system_auto_us_cc_df_2
Compiling module xil_defaultlib.s09_couplers_imp_12LNQDW
Compiling module xil_defaultlib.system_s09_mmu_0
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axic_srl_f...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axic_srl_f...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axic_reg_s...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_wdata_route...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axic_reg_s...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_wdata_route...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_si_transact...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_decode...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_decode...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_15.axi_register_slice_v2_1_15_axi_r...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_decode...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axic_reg_s...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_addr_arbite...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_decerr_slav...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_crossbar(C_...
Compiling module axi_crossbar_v2_1_16.axi_crossbar_v2_1_16_axi_crossba...
Compiling module xil_defaultlib.system_xbar_1
Compiling module xil_defaultlib.system_axi_mem_interconnect_0
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=7,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=7,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=7,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=7,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdr_v of entity unisim.FDR [\FDR(init='1')\]
Compiling architecture imp of entity axi_quad_spi_v3_2_14.cross_clk_sync_fifo_1 [\cross_clk_sync_fifo_1(c_family=...]
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling architecture implementation of entity lib_fifo_v1_0_10.async_fifo_fg [\async_fifo_fg(c_allow_2n_depth=...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=1)\]
Compiling architecture imp of entity axi_quad_spi_v3_2_14.counter_f [\counter_f(c_num_bits=4)(1,8)\]
Compiling architecture imp of entity axi_quad_spi_v3_2_14.qspi_fifo_ifmodule [\qspi_fifo_ifmodule(c_num_transf...]
Compiling architecture imp of entity axi_quad_spi_v3_2_14.qspi_occupancy_reg [\qspi_occupancy_reg(c_occupancy_...]
Compiling architecture fd_v of entity unisim.FD [\FD(init='1')\]
Compiling architecture imp of entity axi_quad_spi_v3_2_14.qspi_mode_0_module [\qspi_mode_0_module(c_sck_ratio=...]
Compiling architecture imp of entity axi_quad_spi_v3_2_14.qspi_status_slave_sel_reg [\qspi_status_slave_sel_reg(c_spi...]
Compiling architecture imp of entity axi_quad_spi_v3_2_14.reset_sync_module [reset_sync_module_default]
Compiling architecture imp of entity axi_quad_spi_v3_2_14.qspi_cntrl_reg [\qspi_cntrl_reg(c_s_axi_data_wid...]
Compiling architecture implementation of entity axi_quad_spi_v3_2_14.soft_reset [\soft_reset(c_reset_width=16)\]
Compiling architecture implementation of entity interrupt_control_v3_1_4.interrupt_control [\interrupt_control(c_num_ce=16,c...]
Compiling architecture imp of entity axi_quad_spi_v3_2_14.qspi_core_interface [\qspi_core_interface(c_family="k...]
Compiling architecture imp of entity axi_quad_spi_v3_2_14.axi_quad_spi_top [\axi_quad_spi_top(c_family="kint...]
Compiling architecture imp of entity axi_quad_spi_v3_2_14.axi_quad_spi [\axi_quad_spi(c_family="kintex7"...]
Compiling architecture system_axi_spi_0_arch of entity xil_defaultlib.system_axi_spi_0 [system_axi_spi_0_default]
Compiling architecture imp of entity axi_timer_v2_0_17.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="k...]
Compiling architecture imp of entity axi_timer_v2_0_17.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_17.count_module [\count_module(c_family="kintex7"...]
Compiling architecture imp of entity axi_timer_v2_0_17.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_17.tc_core [\tc_core(c_family="kintex7",c_ar...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_17.axi_timer [\axi_timer(c_family="kintex7")(1...]
Compiling architecture system_axi_timer_0_arch of entity xil_defaultlib.system_axi_timer_0 [system_axi_timer_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_19.baudrate [\baudrate(c_ratio=54)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_19.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_19.uartlite_rx [\uartlite_rx(c_family="kintex7")...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_19.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_19.uartlite_tx [\uartlite_tx(c_family="kintex7")...]
Compiling architecture rtl of entity axi_uartlite_v2_0_19.uartlite_core [\uartlite_core(c_family="kintex7...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_19.axi_uartlite [\axi_uartlite(c_family="kintex7"...]
Compiling architecture system_axi_uart_0_arch of entity xil_defaultlib.system_axi_uart_0 [system_axi_uart_0_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="kin...
Compiling module xil_defaultlib.system_blk_mem_gen_0_0
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_0_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_0_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_0_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_0_infrastructure(...
Compiling module xil_defaultlib.mig_7series_v4_0_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_0_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_0_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_0_rank_common(nCK...
Compiling module xil_defaultlib.mig_7series_v4_0_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue_defa...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(ID=1...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(ID=2...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(ID=3...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_0_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_0_arb_row_col(CWL...
Compiling module xil_defaultlib.mig_7series_v4_0_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_0_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_0_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_0_mc(CL=11,COL_WI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_DCIEN(IBUF_LOW_PWR="FALSE"...
Compiling module unisims_ver.IOBUFDS_DIFF_OUT_DCIEN(DQS_BIAS=...
Compiling module unisims_ver.IDDR
Compiling module xil_defaultlib.mig_7series_v4_0_poc_pd_default
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2_FINEDELAY(FINEDELAY="AD...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(P...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_4lanes(...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_mc_phy(BYTE...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_prbs_rd...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_0_mem_intfc(DDR3_...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_wr_cmd_f...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_aw_chann...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_w_channe...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_b_channe...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_cmd_fsm(...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_ar_chann...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_r_channe...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_cmd_arbi...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc(C_FAMILY...
Compiling module xil_defaultlib.mig_7series_v4_0_memc_ui_top_axi...
Compiling module xil_defaultlib.system_mig_7series_0_0_mig_defau...
Compiling module xil_defaultlib.system_mig_7series_0_0
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(dout_wi...
Compiling module xil_defaultlib.system_sys_concat_intc_0
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture system_sys_dlmb_0_arch of entity xil_defaultlib.system_sys_dlmb_0 [system_sys_dlmb_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_14.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_14.lmb_mux [\lmb_mux(c_target=kintex7,c_base...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_14.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="kin...]
Compiling architecture system_sys_dlmb_cntlr_0_arch of entity xil_defaultlib.system_sys_dlmb_cntlr_0 [system_sys_dlmb_cntlr_0_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.lpf [\lpf(c_ext_rst_width=1,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.proc_sys_reset [\proc_sys_reset(c_family="kintex...]
Compiling architecture system_sys_dma_rstgen_0_arch of entity xil_defaultlib.system_sys_dma_rstgen_0 [system_sys_dma_rstgen_0_default]
Compiling architecture system_sys_ilmb_0_arch of entity xil_defaultlib.system_sys_ilmb_0 [system_sys_ilmb_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_14.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_14.lmb_mux [\lmb_mux(c_target=kintex7,c_base...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_14.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="kin...]
Compiling architecture system_sys_ilmb_cntlr_0_arch of entity xil_defaultlib.system_sys_ilmb_cntlr_0 [system_sys_ilmb_cntlr_0_default]
Compiling architecture imp of entity microblaze_v10_0_5.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v10_0_5.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101011000000...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT5 [\MB_LUT5(c_target=kintex7,init="...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101100")(0...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT4 [\MB_LUT4(c_target=kintex7,init="...]
Compiling architecture ram32x1d_v of entity unisim.RAM32X1D [ram32x1d_default]
Compiling architecture imp of entity microblaze_v10_0_5.MB_RAM32X1D [\MB_RAM32X1D(c_target=kintex7,c_...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_RAM16X1D [\MB_RAM16X1D(c_target=kintex7,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111100001100...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=kintex7,init="...]
Compiling architecture fdse_v of entity unisim.FDSE [\FDSE(init='0')\]
Compiling architecture imp of entity microblaze_v10_0_5.MB_FDSE [\MB_FDSE(c_target=kintex7,init='...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010000011111100...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=kintex7,init="...]
Compiling architecture imp of entity microblaze_v10_0_5.Cache_Interface [\Cache_Interface(c_target=kintex...]
Compiling architecture imp of entity microblaze_v10_0_5.comparator [\comparator(c_target=kintex7,c_i...]
Compiling architecture imp of entity microblaze_v10_0_5.cache_valid_bit_detect [\cache_valid_bit_detect(c_addr_s...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=36,read_w...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_RAMB36 [\MB_RAMB36(c_target=kintex7,c_us...]
Compiling architecture imp of entity microblaze_v10_0_5.RAM_Module [\RAM_Module(c_id=300,c_target=ki...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=9,read_wi...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_RAMB36 [\MB_RAMB36(c_target=kintex7,c_us...]
Compiling architecture imp of entity microblaze_v10_0_5.RAM_Module [\RAM_Module(c_id=400,c_target=ki...]
Compiling architecture imp of entity microblaze_v10_0_5.DCache_gti [\DCache_gti(c_target=kintex7,c_a...]
Compiling architecture imp of entity microblaze_v10_0_5.comparator [\comparator(c_target=kintex7,c_i...]
Compiling architecture imp of entity microblaze_v10_0_5.stream_cache [\stream_cache(c_target=kintex7,c...]
Compiling architecture lru_module of entity microblaze_v10_0_5.LRU_Module [\LRU_Module(c_line_size_log2=3)\]
Compiling architecture imp of entity microblaze_v10_0_5.victim_cache [\victim_cache(c_target=kintex7,c...]
Compiling architecture imp of entity microblaze_v10_0_5.cache_valid_bit_detect [\cache_valid_bit_detect(c_addr_s...]
Compiling architecture imp of entity microblaze_v10_0_5.RAM_Module [\RAM_Module(c_id=1200,c_target=k...]
Compiling architecture imp of entity microblaze_v10_0_5.RAM_Module [\RAM_Module(c_id=1300,c_target=k...]
Compiling architecture imp of entity microblaze_v10_0_5.Cache_Interface [\Cache_Interface(c_target=kintex...]
Compiling architecture imp of entity microblaze_v10_0_5.Icache [\Icache(c_target=kintex7,c_allow...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_SRL16E [\MB_SRL16E(c_target=kintex7,c_us...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v10_0_5.MB_SRL16E [\MB_SRL16E(c_target=kintex7,c_us...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1000000000000000")...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_SRL16E [\MB_SRL16E(c_target=kintex7,c_us...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1000100000011011")...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_SRL16E [\MB_SRL16E(c_target=kintex7,c_us...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000001011111000")...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_SRL16E [\MB_SRL16E(c_target=kintex7,c_us...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1110001101100100")...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_SRL16E [\MB_SRL16E(c_target=kintex7,c_us...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010000000000")...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_SRL16E [\MB_SRL16E(c_target=kintex7,c_us...]
Compiling architecture imp of entity microblaze_v10_0_5.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_5.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v10_0_5.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v10_0_5.MB_SRLC16E [\MB_SRLC16E(c_target=kintex7,c_u...]
Compiling architecture imp of entity microblaze_v10_0_5.address_hit [\address_hit(c_target=kintex7,c_...]
Compiling architecture imp of entity microblaze_v10_0_5.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v10_0_5.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v10_0_5.MB_AND2B1L [\MB_AND2B1L(c_target=kintex7)\]
Compiling architecture imp of entity microblaze_v10_0_5.MB_MUXCY [\MB_MUXCY(c_target=kintex7)\]
Compiling architecture imp of entity microblaze_v10_0_5.carry_or [\carry_or(c_target=kintex7)\]
Compiling architecture imp of entity microblaze_v10_0_5.carry_and [\carry_and(c_target=kintex7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=kintex7,init="...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=kintex7,init="...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_FDRE [\MB_FDRE(c_target=kintex7)\]
Compiling architecture imp of entity microblaze_v10_0_5.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=kintex7...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v10_0_5.MB_MUXF7 [\MB_MUXF7(c_target=kintex7)\]
Compiling architecture imp of entity microblaze_v10_0_5.MB_FDR [\MB_FDR(c_target=kintex7)\]
Compiling architecture imp of entity microblaze_v10_0_5.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=kintex7,init="...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=kintex7,init="...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=kintex7,init="...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_FDS [\MB_FDS(c_target=kintex7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=kintex7,init="...]
Compiling architecture imp of entity microblaze_v10_0_5.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v10_0_5.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v10_0_5.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6_2 [\MB_LUT6_2(c_target=kintex7,init...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011110001011010")(0...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT4 [\MB_LUT4(c_target=kintex7,init="...]
Compiling architecture imp of entity microblaze_v10_0_5.Div_unit_gti [\Div_unit_gti(c_target=kintex7,c...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v10_0_5.MB_RAM32M [\MB_RAM32M(c_target=kintex7,c_us...]
Compiling architecture imp of entity microblaze_v10_0_5.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v10_0_5.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6_2 [\MB_LUT6_2(c_target=kintex7,init...]
Compiling architecture imp of entity microblaze_v10_0_5.ALU_Bit [\ALU_Bit(c_target=kintex7,c_allo...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=kintex7,init="...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT4 [\MB_LUT4(c_target=kintex7,init="...]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v10_0_5.MB_MULT_AND [\MB_MULT_AND(c_target=kintex7)\]
Compiling architecture imp of entity microblaze_v10_0_5.ALU_Bit [\ALU_Bit(c_target=kintex7,c_allo...]
Compiling architecture imp of entity microblaze_v10_0_5.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_MUXF7 [\MB_MUXF7(c_target=rtl)\]
Compiling architecture imp of entity microblaze_v10_0_5.count_leading_zeros [count_leading_zeros_default]
Compiling architecture imp of entity microblaze_v10_0_5.carry_equal [\carry_equal(c_target=rtl,size=8...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=rtl,init="0000...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=rtl,init="0000...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=rtl,init="0111...]
Compiling architecture imp of entity microblaze_v10_0_5.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_DSP48E1 [\MB_DSP48E1(c_target=kintex7,aca...]
Compiling architecture imp of entity microblaze_v10_0_5.dsp_module [\dsp_module(c_target=kintex7,c_a...]
Compiling architecture imp of entity microblaze_v10_0_5.dsp_module [\dsp_module(c_target=kintex7,c_a...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_DSP48E1 [\MB_DSP48E1(c_target=kintex7,aca...]
Compiling architecture imp of entity microblaze_v10_0_5.dsp_module [\dsp_module(c_target=kintex7,c_a...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_DSP48E1 [\MB_DSP48E1(c_target=kintex7,aca...]
Compiling architecture imp of entity microblaze_v10_0_5.dsp_module [\dsp_module(c_target=kintex7,c_a...]
Compiling architecture imp of entity microblaze_v10_0_5.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000000000...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6 [\MB_LUT6(c_target=kintex7,init="...]
Compiling architecture imp of entity microblaze_v10_0_5.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v10_0_5.WB_Mux_Bit [\WB_Mux_Bit(c_target=kintex7,c_l...]
Compiling architecture imp of entity microblaze_v10_0_5.WB_Mux_Bit [\WB_Mux_Bit(c_target=kintex7,c_l...]
Compiling architecture imp of entity microblaze_v10_0_5.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v10_0_5.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v10_0_5.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_5.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v10_0_5.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6_2 [\MB_LUT6_2(c_target=kintex7,init...]
Compiling architecture imp of entity microblaze_v10_0_5.mux_bus [\mux_bus(c_target=kintex7,c_allo...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v10_0_5.MB_LUT6_2 [\MB_LUT6_2(c_target=kintex7,init...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v10_0_5.MB_FDE [\MB_FDE(c_target=kintex7)\]
Compiling architecture imp of entity microblaze_v10_0_5.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v10_0_5.Fpu [\Fpu(c_data_size=32,c_target=kin...]
Compiling architecture imp of entity microblaze_v10_0_5.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_5.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_5.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v10_0_5.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v10_0_5.MMU_UTLB_RAM [mmu_utlb_ram_default]
Compiling architecture imp of entity microblaze_v10_0_5.carry_compare [\carry_compare(c_target=kintex7,...]
Compiling architecture imp of entity microblaze_v10_0_5.carry_compare_mask [\carry_compare_mask(c_target=kin...]
Compiling architecture imp of entity microblaze_v10_0_5.carry_compare_mask [\carry_compare_mask(c_target=kin...]
Compiling architecture imp of entity microblaze_v10_0_5.carry_compare_mask [\carry_compare_mask(c_target=kin...]
Compiling architecture imp of entity microblaze_v10_0_5.carry_compare [\carry_compare(c_target=kintex7,...]
Compiling architecture imp of entity microblaze_v10_0_5.carry_compare_mask [\carry_compare_mask(c_target=kin...]
Compiling architecture imp of entity microblaze_v10_0_5.carry_compare [\carry_compare(c_target=kintex7,...]
Compiling architecture imp of entity microblaze_v10_0_5.MMU_UTLB [\MMU_UTLB(c_target=kintex7,c_all...]
Compiling architecture imp of entity microblaze_v10_0_5.carry_compare_mask [\carry_compare_mask(c_target=kin...]
Compiling architecture imp of entity microblaze_v10_0_5.MMU_TLB [\MMU_TLB(c_target=kintex7,c_allo...]
Compiling architecture imp of entity microblaze_v10_0_5.MMU_TLB [\MMU_TLB(c_target=kintex7,c_allo...]
Compiling architecture imp of entity microblaze_v10_0_5.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v10_0_5.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v10_0_5.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v10_0_5.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v10_0_5.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture system_sys_mb_0_arch of entity xil_defaultlib.system_sys_mb_0 [system_sys_mb_0_default]
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_12.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_12.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture imp of entity mdm_v3_2_12.MB_FDRE [\MB_FDRE(c_target=non_rtl)\]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_12.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_12.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_12.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010100111")...]
Compiling architecture imp of entity mdm_v3_2_12.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_12.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_12.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture imp of entity mdm_v3_2_12.MB_FDRSE [\MB_FDRSE(c_target=non_rtl)\]
Compiling architecture imp of entity mdm_v3_2_12.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=non_rtl...]
Compiling architecture imp of entity mdm_v3_2_12.MB_XORCY [\MB_XORCY(c_target=non_rtl)\]
Compiling architecture imp of entity mdm_v3_2_12.MB_SRL16E [\MB_SRL16E(c_target=non_rtl)(1,3...]
Compiling architecture imp of entity mdm_v3_2_12.SRL_FIFO [\SRL_FIFO(c_target=non_rtl)(1,3)...]
Compiling architecture imp of entity mdm_v3_2_12.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_12.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_12.MDM [\MDM(c_family="kintex7",c_bscani...]
Compiling architecture system_sys_mb_debug_0_arch of entity xil_defaultlib.system_sys_mb_debug_0 [system_sys_mb_debug_0_default]
Compiling architecture system_sys_rstgen_0_arch of entity xil_defaultlib.system_sys_rstgen_0 [system_sys_rstgen_0_default]
Compiling module xil_defaultlib.util_cpack_mux
Compiling module xil_defaultlib.util_cpack_dsf(CHANNEL_DATA_WIDT...
Compiling module xil_defaultlib.util_cpack_dsf(CHANNEL_DATA_WIDT...
Compiling module xil_defaultlib.util_cpack_dsf(CHANNEL_DATA_WIDT...
Compiling module xil_defaultlib.util_cpack_dsf(CHANNEL_DATA_WIDT...
Compiling module xil_defaultlib.util_cpack(CHANNEL_DATA_WIDTH=16...
Compiling module xil_defaultlib.system_util_ad9371_rx_cpack_0
Compiling module xil_defaultlib.util_cpack_dsf(NUM_OF_CHANNELS_I...
Compiling module xil_defaultlib.util_cpack_dsf(NUM_OF_CHANNELS_I...
Compiling module xil_defaultlib.util_cpack(NUM_OF_CHANNELS=2)
Compiling module xil_defaultlib.system_util_ad9371_rx_os_cpack_0
Compiling module xil_defaultlib.util_upack_dsf(SEL_CHANNELS=1)
Compiling module xil_defaultlib.util_upack_dsf(SEL_CHANNELS=2)
Compiling module xil_defaultlib.util_upack_dsf(SEL_CHANNELS=3)
Compiling module xil_defaultlib.util_upack_dsf_default
Compiling module xil_defaultlib.util_upack_dmx
Compiling module xil_defaultlib.util_upack(NUM_OF_CHANNELS=4)
Compiling module xil_defaultlib.system_util_ad9371_tx_upack_0
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.util_adxcvr_xcm(XCVR_TYPE=1,QPLL...
Compiling module unisims_ver.BUFG_GT
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.util_adxcvr_xch(XCVR_TYPE=1,CPLL...
Compiling module xil_defaultlib.util_adxcvr(XCVR_TYPE=1,QPLL_FBD...
Compiling module xil_defaultlib.system_util_ad9371_xcvr_0
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.system_wrapper
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_top_behav
