.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* Ldg */
.set Ldg__0__DM__MASK, 0x7000
.set Ldg__0__DM__SHIFT, 12
.set Ldg__0__DR, CYREG_PRT2_DR
.set Ldg__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Ldg__0__HSIOM_MASK, 0x000F0000
.set Ldg__0__HSIOM_SHIFT, 16
.set Ldg__0__INTCFG, CYREG_PRT2_INTCFG
.set Ldg__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Ldg__0__MASK, 0x10
.set Ldg__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Ldg__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Ldg__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Ldg__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Ldg__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Ldg__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Ldg__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Ldg__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Ldg__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Ldg__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Ldg__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Ldg__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Ldg__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Ldg__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Ldg__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Ldg__0__PC, CYREG_PRT2_PC
.set Ldg__0__PC2, CYREG_PRT2_PC2
.set Ldg__0__PORT, 2
.set Ldg__0__PS, CYREG_PRT2_PS
.set Ldg__0__SHIFT, 4
.set Ldg__DR, CYREG_PRT2_DR
.set Ldg__INTCFG, CYREG_PRT2_INTCFG
.set Ldg__INTSTAT, CYREG_PRT2_INTSTAT
.set Ldg__MASK, 0x10
.set Ldg__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Ldg__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Ldg__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Ldg__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Ldg__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Ldg__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Ldg__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Ldg__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Ldg__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Ldg__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Ldg__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Ldg__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Ldg__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Ldg__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Ldg__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Ldg__PC, CYREG_PRT2_PC
.set Ldg__PC2, CYREG_PRT2_PC2
.set Ldg__PORT, 2
.set Ldg__PS, CYREG_PRT2_PS
.set Ldg__SHIFT, 4

/* SW1 */
.set SW1__0__DM__MASK, 0xE00000
.set SW1__0__DM__SHIFT, 21
.set SW1__0__DR, CYREG_PRT0_DR
.set SW1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SW1__0__HSIOM_MASK, 0xF0000000
.set SW1__0__HSIOM_SHIFT, 28
.set SW1__0__INTCFG, CYREG_PRT0_INTCFG
.set SW1__0__INTSTAT, CYREG_PRT0_INTSTAT
.set SW1__0__MASK, 0x80
.set SW1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SW1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SW1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SW1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SW1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SW1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SW1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SW1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SW1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SW1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SW1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SW1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SW1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SW1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SW1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SW1__0__PC, CYREG_PRT0_PC
.set SW1__0__PC2, CYREG_PRT0_PC2
.set SW1__0__PORT, 0
.set SW1__0__PS, CYREG_PRT0_PS
.set SW1__0__SHIFT, 7
.set SW1__DR, CYREG_PRT0_DR
.set SW1__INTCFG, CYREG_PRT0_INTCFG
.set SW1__INTSTAT, CYREG_PRT0_INTSTAT
.set SW1__MASK, 0x80
.set SW1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SW1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SW1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SW1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SW1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SW1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SW1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SW1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SW1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SW1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SW1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SW1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SW1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SW1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SW1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SW1__PC, CYREG_PRT0_PC
.set SW1__PC2, CYREG_PRT0_PC2
.set SW1__PORT, 0
.set SW1__PS, CYREG_PRT0_PS
.set SW1__SHIFT, 7
.set SW1__SNAP, CYREG_PRT0_INTSTAT

/* I2CM_SCB */
.set I2CM_SCB__BIST_CONTROL, CYREG_SCB1_BIST_CONTROL
.set I2CM_SCB__BIST_DATA, CYREG_SCB1_BIST_DATA
.set I2CM_SCB__CTRL, CYREG_SCB1_CTRL
.set I2CM_SCB__EZ_DATA00, CYREG_SCB1_EZ_DATA00
.set I2CM_SCB__EZ_DATA01, CYREG_SCB1_EZ_DATA01
.set I2CM_SCB__EZ_DATA02, CYREG_SCB1_EZ_DATA02
.set I2CM_SCB__EZ_DATA03, CYREG_SCB1_EZ_DATA03
.set I2CM_SCB__EZ_DATA04, CYREG_SCB1_EZ_DATA04
.set I2CM_SCB__EZ_DATA05, CYREG_SCB1_EZ_DATA05
.set I2CM_SCB__EZ_DATA06, CYREG_SCB1_EZ_DATA06
.set I2CM_SCB__EZ_DATA07, CYREG_SCB1_EZ_DATA07
.set I2CM_SCB__EZ_DATA08, CYREG_SCB1_EZ_DATA08
.set I2CM_SCB__EZ_DATA09, CYREG_SCB1_EZ_DATA09
.set I2CM_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set I2CM_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set I2CM_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set I2CM_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set I2CM_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set I2CM_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set I2CM_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set I2CM_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set I2CM_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set I2CM_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set I2CM_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set I2CM_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set I2CM_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set I2CM_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set I2CM_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set I2CM_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set I2CM_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set I2CM_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set I2CM_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set I2CM_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set I2CM_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set I2CM_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set I2CM_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set I2CM_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set I2CM_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set I2CM_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set I2CM_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set I2CM_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set I2CM_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set I2CM_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set I2CM_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set I2CM_SCB__INTR_M, CYREG_SCB1_INTR_M
.set I2CM_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set I2CM_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set I2CM_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set I2CM_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set I2CM_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set I2CM_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set I2CM_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set I2CM_SCB__INTR_S, CYREG_SCB1_INTR_S
.set I2CM_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set I2CM_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set I2CM_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set I2CM_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set I2CM_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set I2CM_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set I2CM_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set I2CM_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set I2CM_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set I2CM_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set I2CM_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set I2CM_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set I2CM_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set I2CM_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set I2CM_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set I2CM_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set I2CM_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set I2CM_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set I2CM_SCB__STATUS, CYREG_SCB1_STATUS
.set I2CM_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set I2CM_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set I2CM_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set I2CM_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set I2CM_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set I2CM_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set I2CM_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set I2CM_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL

/* I2CM_SCB_IRQ */
.set I2CM_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set I2CM_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set I2CM_SCB_IRQ__INTC_MASK, 0x800
.set I2CM_SCB_IRQ__INTC_NUMBER, 11
.set I2CM_SCB_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set I2CM_SCB_IRQ__INTC_PRIOR_NUM, 3
.set I2CM_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set I2CM_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set I2CM_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* I2CM_SCBCLK */
.set I2CM_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set I2CM_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_A00
.set I2CM_SCBCLK__ENABLE_MASK, 0x80000000
.set I2CM_SCBCLK__MASK, 0x80000000
.set I2CM_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_A00

/* I2CM_scl */
.set I2CM_scl__0__DM__MASK, 0x07
.set I2CM_scl__0__DM__SHIFT, 0
.set I2CM_scl__0__DR, CYREG_PRT3_DR
.set I2CM_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set I2CM_scl__0__HSIOM_MASK, 0x0000000F
.set I2CM_scl__0__HSIOM_SHIFT, 0
.set I2CM_scl__0__INTCFG, CYREG_PRT3_INTCFG
.set I2CM_scl__0__INTSTAT, CYREG_PRT3_INTSTAT
.set I2CM_scl__0__MASK, 0x01
.set I2CM_scl__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set I2CM_scl__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set I2CM_scl__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set I2CM_scl__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set I2CM_scl__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set I2CM_scl__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set I2CM_scl__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set I2CM_scl__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set I2CM_scl__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set I2CM_scl__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set I2CM_scl__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set I2CM_scl__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set I2CM_scl__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set I2CM_scl__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set I2CM_scl__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set I2CM_scl__0__PC, CYREG_PRT3_PC
.set I2CM_scl__0__PC2, CYREG_PRT3_PC2
.set I2CM_scl__0__PORT, 3
.set I2CM_scl__0__PS, CYREG_PRT3_PS
.set I2CM_scl__0__SHIFT, 0
.set I2CM_scl__DR, CYREG_PRT3_DR
.set I2CM_scl__INTCFG, CYREG_PRT3_INTCFG
.set I2CM_scl__INTSTAT, CYREG_PRT3_INTSTAT
.set I2CM_scl__MASK, 0x01
.set I2CM_scl__PA__CFG0, CYREG_UDB_PA3_CFG0
.set I2CM_scl__PA__CFG1, CYREG_UDB_PA3_CFG1
.set I2CM_scl__PA__CFG10, CYREG_UDB_PA3_CFG10
.set I2CM_scl__PA__CFG11, CYREG_UDB_PA3_CFG11
.set I2CM_scl__PA__CFG12, CYREG_UDB_PA3_CFG12
.set I2CM_scl__PA__CFG13, CYREG_UDB_PA3_CFG13
.set I2CM_scl__PA__CFG14, CYREG_UDB_PA3_CFG14
.set I2CM_scl__PA__CFG2, CYREG_UDB_PA3_CFG2
.set I2CM_scl__PA__CFG3, CYREG_UDB_PA3_CFG3
.set I2CM_scl__PA__CFG4, CYREG_UDB_PA3_CFG4
.set I2CM_scl__PA__CFG5, CYREG_UDB_PA3_CFG5
.set I2CM_scl__PA__CFG6, CYREG_UDB_PA3_CFG6
.set I2CM_scl__PA__CFG7, CYREG_UDB_PA3_CFG7
.set I2CM_scl__PA__CFG8, CYREG_UDB_PA3_CFG8
.set I2CM_scl__PA__CFG9, CYREG_UDB_PA3_CFG9
.set I2CM_scl__PC, CYREG_PRT3_PC
.set I2CM_scl__PC2, CYREG_PRT3_PC2
.set I2CM_scl__PORT, 3
.set I2CM_scl__PS, CYREG_PRT3_PS
.set I2CM_scl__SHIFT, 0

/* I2CM_sda */
.set I2CM_sda__0__DM__MASK, 0x38
.set I2CM_sda__0__DM__SHIFT, 3
.set I2CM_sda__0__DR, CYREG_PRT3_DR
.set I2CM_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set I2CM_sda__0__HSIOM_MASK, 0x000000F0
.set I2CM_sda__0__HSIOM_SHIFT, 4
.set I2CM_sda__0__INTCFG, CYREG_PRT3_INTCFG
.set I2CM_sda__0__INTSTAT, CYREG_PRT3_INTSTAT
.set I2CM_sda__0__MASK, 0x02
.set I2CM_sda__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set I2CM_sda__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set I2CM_sda__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set I2CM_sda__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set I2CM_sda__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set I2CM_sda__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set I2CM_sda__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set I2CM_sda__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set I2CM_sda__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set I2CM_sda__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set I2CM_sda__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set I2CM_sda__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set I2CM_sda__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set I2CM_sda__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set I2CM_sda__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set I2CM_sda__0__PC, CYREG_PRT3_PC
.set I2CM_sda__0__PC2, CYREG_PRT3_PC2
.set I2CM_sda__0__PORT, 3
.set I2CM_sda__0__PS, CYREG_PRT3_PS
.set I2CM_sda__0__SHIFT, 1
.set I2CM_sda__DR, CYREG_PRT3_DR
.set I2CM_sda__INTCFG, CYREG_PRT3_INTCFG
.set I2CM_sda__INTSTAT, CYREG_PRT3_INTSTAT
.set I2CM_sda__MASK, 0x02
.set I2CM_sda__PA__CFG0, CYREG_UDB_PA3_CFG0
.set I2CM_sda__PA__CFG1, CYREG_UDB_PA3_CFG1
.set I2CM_sda__PA__CFG10, CYREG_UDB_PA3_CFG10
.set I2CM_sda__PA__CFG11, CYREG_UDB_PA3_CFG11
.set I2CM_sda__PA__CFG12, CYREG_UDB_PA3_CFG12
.set I2CM_sda__PA__CFG13, CYREG_UDB_PA3_CFG13
.set I2CM_sda__PA__CFG14, CYREG_UDB_PA3_CFG14
.set I2CM_sda__PA__CFG2, CYREG_UDB_PA3_CFG2
.set I2CM_sda__PA__CFG3, CYREG_UDB_PA3_CFG3
.set I2CM_sda__PA__CFG4, CYREG_UDB_PA3_CFG4
.set I2CM_sda__PA__CFG5, CYREG_UDB_PA3_CFG5
.set I2CM_sda__PA__CFG6, CYREG_UDB_PA3_CFG6
.set I2CM_sda__PA__CFG7, CYREG_UDB_PA3_CFG7
.set I2CM_sda__PA__CFG8, CYREG_UDB_PA3_CFG8
.set I2CM_sda__PA__CFG9, CYREG_UDB_PA3_CFG9
.set I2CM_sda__PC, CYREG_PRT3_PC
.set I2CM_sda__PC2, CYREG_PRT3_PC2
.set I2CM_sda__PORT, 3
.set I2CM_sda__PS, CYREG_PRT3_PS
.set I2CM_sda__SHIFT, 1

/* NavB */
.set NavB__0__DM__MASK, 0x1C0
.set NavB__0__DM__SHIFT, 6
.set NavB__0__DR, CYREG_PRT2_DR
.set NavB__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set NavB__0__HSIOM_MASK, 0x00000F00
.set NavB__0__HSIOM_SHIFT, 8
.set NavB__0__INTCFG, CYREG_PRT2_INTCFG
.set NavB__0__INTSTAT, CYREG_PRT2_INTSTAT
.set NavB__0__MASK, 0x04
.set NavB__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set NavB__0__OUT_SEL_SHIFT, 4
.set NavB__0__OUT_SEL_VAL, 0
.set NavB__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set NavB__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set NavB__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set NavB__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set NavB__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set NavB__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set NavB__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set NavB__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set NavB__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set NavB__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set NavB__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set NavB__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set NavB__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set NavB__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set NavB__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set NavB__0__PC, CYREG_PRT2_PC
.set NavB__0__PC2, CYREG_PRT2_PC2
.set NavB__0__PORT, 2
.set NavB__0__PS, CYREG_PRT2_PS
.set NavB__0__SHIFT, 2
.set NavB__DR, CYREG_PRT2_DR
.set NavB__INTCFG, CYREG_PRT2_INTCFG
.set NavB__INTSTAT, CYREG_PRT2_INTSTAT
.set NavB__MASK, 0x04
.set NavB__PA__CFG0, CYREG_UDB_PA2_CFG0
.set NavB__PA__CFG1, CYREG_UDB_PA2_CFG1
.set NavB__PA__CFG10, CYREG_UDB_PA2_CFG10
.set NavB__PA__CFG11, CYREG_UDB_PA2_CFG11
.set NavB__PA__CFG12, CYREG_UDB_PA2_CFG12
.set NavB__PA__CFG13, CYREG_UDB_PA2_CFG13
.set NavB__PA__CFG14, CYREG_UDB_PA2_CFG14
.set NavB__PA__CFG2, CYREG_UDB_PA2_CFG2
.set NavB__PA__CFG3, CYREG_UDB_PA2_CFG3
.set NavB__PA__CFG4, CYREG_UDB_PA2_CFG4
.set NavB__PA__CFG5, CYREG_UDB_PA2_CFG5
.set NavB__PA__CFG6, CYREG_UDB_PA2_CFG6
.set NavB__PA__CFG7, CYREG_UDB_PA2_CFG7
.set NavB__PA__CFG8, CYREG_UDB_PA2_CFG8
.set NavB__PA__CFG9, CYREG_UDB_PA2_CFG9
.set NavB__PC, CYREG_PRT2_PC
.set NavB__PC2, CYREG_PRT2_PC2
.set NavB__PORT, 2
.set NavB__PS, CYREG_PRT2_PS
.set NavB__SHIFT, 2

/* NavLR */
.set NavLR__0__DM__MASK, 0x38
.set NavLR__0__DM__SHIFT, 3
.set NavLR__0__DR, CYREG_PRT2_DR
.set NavLR__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set NavLR__0__HSIOM_MASK, 0x000000F0
.set NavLR__0__HSIOM_SHIFT, 4
.set NavLR__0__INTCFG, CYREG_PRT2_INTCFG
.set NavLR__0__INTSTAT, CYREG_PRT2_INTSTAT
.set NavLR__0__MASK, 0x02
.set NavLR__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set NavLR__0__OUT_SEL_SHIFT, 2
.set NavLR__0__OUT_SEL_VAL, 0
.set NavLR__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set NavLR__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set NavLR__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set NavLR__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set NavLR__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set NavLR__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set NavLR__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set NavLR__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set NavLR__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set NavLR__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set NavLR__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set NavLR__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set NavLR__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set NavLR__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set NavLR__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set NavLR__0__PC, CYREG_PRT2_PC
.set NavLR__0__PC2, CYREG_PRT2_PC2
.set NavLR__0__PORT, 2
.set NavLR__0__PS, CYREG_PRT2_PS
.set NavLR__0__SHIFT, 1
.set NavLR__DR, CYREG_PRT2_DR
.set NavLR__INTCFG, CYREG_PRT2_INTCFG
.set NavLR__INTSTAT, CYREG_PRT2_INTSTAT
.set NavLR__MASK, 0x02
.set NavLR__PA__CFG0, CYREG_UDB_PA2_CFG0
.set NavLR__PA__CFG1, CYREG_UDB_PA2_CFG1
.set NavLR__PA__CFG10, CYREG_UDB_PA2_CFG10
.set NavLR__PA__CFG11, CYREG_UDB_PA2_CFG11
.set NavLR__PA__CFG12, CYREG_UDB_PA2_CFG12
.set NavLR__PA__CFG13, CYREG_UDB_PA2_CFG13
.set NavLR__PA__CFG14, CYREG_UDB_PA2_CFG14
.set NavLR__PA__CFG2, CYREG_UDB_PA2_CFG2
.set NavLR__PA__CFG3, CYREG_UDB_PA2_CFG3
.set NavLR__PA__CFG4, CYREG_UDB_PA2_CFG4
.set NavLR__PA__CFG5, CYREG_UDB_PA2_CFG5
.set NavLR__PA__CFG6, CYREG_UDB_PA2_CFG6
.set NavLR__PA__CFG7, CYREG_UDB_PA2_CFG7
.set NavLR__PA__CFG8, CYREG_UDB_PA2_CFG8
.set NavLR__PA__CFG9, CYREG_UDB_PA2_CFG9
.set NavLR__PC, CYREG_PRT2_PC
.set NavLR__PC2, CYREG_PRT2_PC2
.set NavLR__PORT, 2
.set NavLR__PS, CYREG_PRT2_PS
.set NavLR__SHIFT, 1

/* PPMIN */
.set PPMIN__0__DM__MASK, 0x1C0000
.set PPMIN__0__DM__SHIFT, 18
.set PPMIN__0__DR, CYREG_PRT2_DR
.set PPMIN__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set PPMIN__0__HSIOM_MASK, 0x0F000000
.set PPMIN__0__HSIOM_SHIFT, 24
.set PPMIN__0__INTCFG, CYREG_PRT2_INTCFG
.set PPMIN__0__INTSTAT, CYREG_PRT2_INTSTAT
.set PPMIN__0__MASK, 0x40
.set PPMIN__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set PPMIN__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set PPMIN__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set PPMIN__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set PPMIN__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set PPMIN__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set PPMIN__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set PPMIN__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set PPMIN__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set PPMIN__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set PPMIN__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set PPMIN__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set PPMIN__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set PPMIN__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set PPMIN__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set PPMIN__0__PC, CYREG_PRT2_PC
.set PPMIN__0__PC2, CYREG_PRT2_PC2
.set PPMIN__0__PORT, 2
.set PPMIN__0__PS, CYREG_PRT2_PS
.set PPMIN__0__SHIFT, 6
.set PPMIN__DR, CYREG_PRT2_DR
.set PPMIN__INTCFG, CYREG_PRT2_INTCFG
.set PPMIN__INTSTAT, CYREG_PRT2_INTSTAT
.set PPMIN__MASK, 0x40
.set PPMIN__PA__CFG0, CYREG_UDB_PA2_CFG0
.set PPMIN__PA__CFG1, CYREG_UDB_PA2_CFG1
.set PPMIN__PA__CFG10, CYREG_UDB_PA2_CFG10
.set PPMIN__PA__CFG11, CYREG_UDB_PA2_CFG11
.set PPMIN__PA__CFG12, CYREG_UDB_PA2_CFG12
.set PPMIN__PA__CFG13, CYREG_UDB_PA2_CFG13
.set PPMIN__PA__CFG14, CYREG_UDB_PA2_CFG14
.set PPMIN__PA__CFG2, CYREG_UDB_PA2_CFG2
.set PPMIN__PA__CFG3, CYREG_UDB_PA2_CFG3
.set PPMIN__PA__CFG4, CYREG_UDB_PA2_CFG4
.set PPMIN__PA__CFG5, CYREG_UDB_PA2_CFG5
.set PPMIN__PA__CFG6, CYREG_UDB_PA2_CFG6
.set PPMIN__PA__CFG7, CYREG_UDB_PA2_CFG7
.set PPMIN__PA__CFG8, CYREG_UDB_PA2_CFG8
.set PPMIN__PA__CFG9, CYREG_UDB_PA2_CFG9
.set PPMIN__PC, CYREG_PRT2_PC
.set PPMIN__PC2, CYREG_PRT2_PC2
.set PPMIN__PORT, 2
.set PPMIN__PS, CYREG_PRT2_PS
.set PPMIN__SHIFT, 6

/* Collis */
.set Collis__0__DM__MASK, 0xE00
.set Collis__0__DM__SHIFT, 9
.set Collis__0__DR, CYREG_PRT2_DR
.set Collis__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Collis__0__HSIOM_MASK, 0x0000F000
.set Collis__0__HSIOM_SHIFT, 12
.set Collis__0__INTCFG, CYREG_PRT2_INTCFG
.set Collis__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Collis__0__MASK, 0x08
.set Collis__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Collis__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Collis__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Collis__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Collis__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Collis__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Collis__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Collis__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Collis__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Collis__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Collis__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Collis__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Collis__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Collis__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Collis__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Collis__0__PC, CYREG_PRT2_PC
.set Collis__0__PC2, CYREG_PRT2_PC2
.set Collis__0__PORT, 2
.set Collis__0__PS, CYREG_PRT2_PS
.set Collis__0__SHIFT, 3
.set Collis__DR, CYREG_PRT2_DR
.set Collis__INTCFG, CYREG_PRT2_INTCFG
.set Collis__INTSTAT, CYREG_PRT2_INTSTAT
.set Collis__MASK, 0x08
.set Collis__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Collis__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Collis__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Collis__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Collis__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Collis__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Collis__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Collis__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Collis__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Collis__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Collis__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Collis__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Collis__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Collis__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Collis__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Collis__PC, CYREG_PRT2_PC
.set Collis__PC2, CYREG_PRT2_PC2
.set Collis__PORT, 2
.set Collis__PS, CYREG_PRT2_PS
.set Collis__SHIFT, 3

/* PPMISR */
.set PPMISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set PPMISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set PPMISR__INTC_MASK, 0x80000
.set PPMISR__INTC_NUMBER, 19
.set PPMISR__INTC_PRIOR_MASK, 0xC0000000
.set PPMISR__INTC_PRIOR_NUM, 3
.set PPMISR__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set PPMISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set PPMISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* UART_1_rx */
.set UART_1_rx__0__DM__MASK, 0x07
.set UART_1_rx__0__DM__SHIFT, 0
.set UART_1_rx__0__DR, CYREG_PRT4_DR
.set UART_1_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set UART_1_rx__0__HSIOM_MASK, 0x0000000F
.set UART_1_rx__0__HSIOM_SHIFT, 0
.set UART_1_rx__0__INTCFG, CYREG_PRT4_INTCFG
.set UART_1_rx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_1_rx__0__MASK, 0x01
.set UART_1_rx__0__PC, CYREG_PRT4_PC
.set UART_1_rx__0__PC2, CYREG_PRT4_PC2
.set UART_1_rx__0__PORT, 4
.set UART_1_rx__0__PS, CYREG_PRT4_PS
.set UART_1_rx__0__SHIFT, 0
.set UART_1_rx__DR, CYREG_PRT4_DR
.set UART_1_rx__INTCFG, CYREG_PRT4_INTCFG
.set UART_1_rx__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_1_rx__MASK, 0x01
.set UART_1_rx__PC, CYREG_PRT4_PC
.set UART_1_rx__PC2, CYREG_PRT4_PC2
.set UART_1_rx__PORT, 4
.set UART_1_rx__PS, CYREG_PRT4_PS
.set UART_1_rx__SHIFT, 0

/* UART_1_SCB */
.set UART_1_SCB__BIST_CONTROL, CYREG_SCB0_BIST_CONTROL
.set UART_1_SCB__BIST_DATA, CYREG_SCB0_BIST_DATA
.set UART_1_SCB__CTRL, CYREG_SCB0_CTRL
.set UART_1_SCB__EZ_DATA00, CYREG_SCB0_EZ_DATA00
.set UART_1_SCB__EZ_DATA01, CYREG_SCB0_EZ_DATA01
.set UART_1_SCB__EZ_DATA02, CYREG_SCB0_EZ_DATA02
.set UART_1_SCB__EZ_DATA03, CYREG_SCB0_EZ_DATA03
.set UART_1_SCB__EZ_DATA04, CYREG_SCB0_EZ_DATA04
.set UART_1_SCB__EZ_DATA05, CYREG_SCB0_EZ_DATA05
.set UART_1_SCB__EZ_DATA06, CYREG_SCB0_EZ_DATA06
.set UART_1_SCB__EZ_DATA07, CYREG_SCB0_EZ_DATA07
.set UART_1_SCB__EZ_DATA08, CYREG_SCB0_EZ_DATA08
.set UART_1_SCB__EZ_DATA09, CYREG_SCB0_EZ_DATA09
.set UART_1_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set UART_1_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set UART_1_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set UART_1_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set UART_1_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set UART_1_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set UART_1_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set UART_1_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set UART_1_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set UART_1_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set UART_1_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set UART_1_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set UART_1_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set UART_1_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set UART_1_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set UART_1_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set UART_1_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set UART_1_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set UART_1_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set UART_1_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set UART_1_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set UART_1_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set UART_1_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set UART_1_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set UART_1_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set UART_1_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set UART_1_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set UART_1_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set UART_1_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set UART_1_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set UART_1_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set UART_1_SCB__INTR_M, CYREG_SCB0_INTR_M
.set UART_1_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set UART_1_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set UART_1_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set UART_1_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set UART_1_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set UART_1_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set UART_1_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set UART_1_SCB__INTR_S, CYREG_SCB0_INTR_S
.set UART_1_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set UART_1_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set UART_1_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set UART_1_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set UART_1_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set UART_1_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set UART_1_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set UART_1_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set UART_1_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set UART_1_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set UART_1_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set UART_1_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set UART_1_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set UART_1_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set UART_1_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set UART_1_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set UART_1_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set UART_1_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set UART_1_SCB__STATUS, CYREG_SCB0_STATUS
.set UART_1_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set UART_1_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set UART_1_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set UART_1_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set UART_1_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set UART_1_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set UART_1_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set UART_1_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* UART_1_SCBCLK */
.set UART_1_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set UART_1_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_B01
.set UART_1_SCBCLK__ENABLE_MASK, 0x80000000
.set UART_1_SCBCLK__MASK, 0x80000000
.set UART_1_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_B01

/* UART_1_tx */
.set UART_1_tx__0__DM__MASK, 0x38
.set UART_1_tx__0__DM__SHIFT, 3
.set UART_1_tx__0__DR, CYREG_PRT4_DR
.set UART_1_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set UART_1_tx__0__HSIOM_MASK, 0x000000F0
.set UART_1_tx__0__HSIOM_SHIFT, 4
.set UART_1_tx__0__INTCFG, CYREG_PRT4_INTCFG
.set UART_1_tx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_1_tx__0__MASK, 0x02
.set UART_1_tx__0__PC, CYREG_PRT4_PC
.set UART_1_tx__0__PC2, CYREG_PRT4_PC2
.set UART_1_tx__0__PORT, 4
.set UART_1_tx__0__PS, CYREG_PRT4_PS
.set UART_1_tx__0__SHIFT, 1
.set UART_1_tx__DR, CYREG_PRT4_DR
.set UART_1_tx__INTCFG, CYREG_PRT4_INTCFG
.set UART_1_tx__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_1_tx__MASK, 0x02
.set UART_1_tx__PC, CYREG_PRT4_PC
.set UART_1_tx__PC2, CYREG_PRT4_PC2
.set UART_1_tx__PORT, 4
.set UART_1_tx__PS, CYREG_PRT4_PS
.set UART_1_tx__SHIFT, 1

/* BootISR */
.set BootISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set BootISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set BootISR__INTC_MASK, 0x01
.set BootISR__INTC_NUMBER, 0
.set BootISR__INTC_PRIOR_MASK, 0xC0
.set BootISR__INTC_PRIOR_NUM, 3
.set BootISR__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set BootISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set BootISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Clock_1 */
.set Clock_1__DIVIDER_MASK, 0x0000FFFF
.set Clock_1__ENABLE, CYREG_CLK_DIVIDER_C00
.set Clock_1__ENABLE_MASK, 0x80000000
.set Clock_1__MASK, 0x80000000
.set Clock_1__REGISTER, CYREG_CLK_DIVIDER_C00

/* Clock_2 */
.set Clock_2__DIVIDER_MASK, 0x0000FFFF
.set Clock_2__ENABLE, CYREG_CLK_DIVIDER_B00
.set Clock_2__ENABLE_MASK, 0x80000000
.set Clock_2__MASK, 0x80000000
.set Clock_2__REGISTER, CYREG_CLK_DIVIDER_B00

/* Clock_3 */
.set Clock_3__DIVIDER_MASK, 0x0000FFFF
.set Clock_3__ENABLE, CYREG_CLK_DIVIDER_A01
.set Clock_3__ENABLE_MASK, 0x80000000
.set Clock_3__MASK, 0x80000000
.set Clock_3__REGISTER, CYREG_CLK_DIVIDER_A01

/* Strobes */
.set Strobes__0__DM__MASK, 0x07
.set Strobes__0__DM__SHIFT, 0
.set Strobes__0__DR, CYREG_PRT2_DR
.set Strobes__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Strobes__0__HSIOM_MASK, 0x0000000F
.set Strobes__0__HSIOM_SHIFT, 0
.set Strobes__0__INTCFG, CYREG_PRT2_INTCFG
.set Strobes__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Strobes__0__MASK, 0x01
.set Strobes__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Strobes__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Strobes__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Strobes__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Strobes__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Strobes__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Strobes__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Strobes__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Strobes__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Strobes__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Strobes__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Strobes__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Strobes__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Strobes__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Strobes__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Strobes__0__PC, CYREG_PRT2_PC
.set Strobes__0__PC2, CYREG_PRT2_PC2
.set Strobes__0__PORT, 2
.set Strobes__0__PS, CYREG_PRT2_PS
.set Strobes__0__SHIFT, 0
.set Strobes__DR, CYREG_PRT2_DR
.set Strobes__INTCFG, CYREG_PRT2_INTCFG
.set Strobes__INTSTAT, CYREG_PRT2_INTSTAT
.set Strobes__MASK, 0x01
.set Strobes__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Strobes__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Strobes__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Strobes__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Strobes__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Strobes__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Strobes__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Strobes__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Strobes__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Strobes__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Strobes__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Strobes__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Strobes__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Strobes__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Strobes__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Strobes__PC, CYREG_PRT2_PC
.set Strobes__PC2, CYREG_PRT2_PC2
.set Strobes__PORT, 2
.set Strobes__PS, CYREG_PRT2_PS
.set Strobes__SHIFT, 0

/* TaskISR */
.set TaskISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set TaskISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set TaskISR__INTC_MASK, 0x10000
.set TaskISR__INTC_NUMBER, 16
.set TaskISR__INTC_PRIOR_MASK, 0xC0
.set TaskISR__INTC_PRIOR_NUM, 3
.set TaskISR__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set TaskISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set TaskISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* ServoISR */
.set ServoISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ServoISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ServoISR__INTC_MASK, 0x20000
.set ServoISR__INTC_NUMBER, 17
.set ServoISR__INTC_PRIOR_MASK, 0xC000
.set ServoISR__INTC_PRIOR_NUM, 3
.set ServoISR__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set ServoISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ServoISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* PPMRstISR */
.set PPMRstISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set PPMRstISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set PPMRstISR__INTC_MASK, 0x02
.set PPMRstISR__INTC_NUMBER, 1
.set PPMRstISR__INTC_PRIOR_MASK, 0xC000
.set PPMRstISR__INTC_PRIOR_NUM, 3
.set PPMRstISR__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set PPMRstISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set PPMRstISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* TaskTimer_cy_m0s8_tcpwm_1 */
.set TaskTimer_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set TaskTimer_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set TaskTimer_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set TaskTimer_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set TaskTimer_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set TaskTimer_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set TaskTimer_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set TaskTimer_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set TaskTimer_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set TaskTimer_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set TaskTimer_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set TaskTimer_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set TaskTimer_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set TaskTimer_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* TelemUART_BUART */
.set TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_UDB_W8_A0_02
.set TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_UDB_W8_A1_02
.set TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_UDB_W8_D0_02
.set TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_UDB_W8_D1_02
.set TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_UDB_W8_F0_02
.set TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_UDB_W8_F1_02
.set TelemUART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_UDB_CAT16_A_03
.set TelemUART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_UDB_W8_A0_03
.set TelemUART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_UDB_W8_A1_03
.set TelemUART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_UDB_CAT16_D_03
.set TelemUART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_UDB_W8_D0_03
.set TelemUART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_UDB_W8_D1_03
.set TelemUART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set TelemUART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_UDB_CAT16_F_03
.set TelemUART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_UDB_W8_F0_03
.set TelemUART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_UDB_W8_F1_03
.set TelemUART_BUART_sTX_TxSts__0__MASK, 0x01
.set TelemUART_BUART_sTX_TxSts__0__POS, 0
.set TelemUART_BUART_sTX_TxSts__1__MASK, 0x02
.set TelemUART_BUART_sTX_TxSts__1__POS, 1
.set TelemUART_BUART_sTX_TxSts__2__MASK, 0x04
.set TelemUART_BUART_sTX_TxSts__2__POS, 2
.set TelemUART_BUART_sTX_TxSts__3__MASK, 0x08
.set TelemUART_BUART_sTX_TxSts__3__POS, 3
.set TelemUART_BUART_sTX_TxSts__MASK, 0x0F
.set TelemUART_BUART_sTX_TxSts__MASK_REG, CYREG_UDB_W8_MSK_03
.set TelemUART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set TelemUART_BUART_sTX_TxSts__STATUS_REG, CYREG_UDB_W8_ST_03

/* TelemUART_IntClock */
.set TelemUART_IntClock__DIVIDER_MASK, 0x0000FFFF
.set TelemUART_IntClock__ENABLE, CYREG_CLK_DIVIDER_C01
.set TelemUART_IntClock__ENABLE_MASK, 0x80000000
.set TelemUART_IntClock__MASK, 0x80000000
.set TelemUART_IntClock__REGISTER, CYREG_CLK_DIVIDER_C01

/* OnBoardLED */
.set OnBoardLED__0__DM__MASK, 0x1C0000
.set OnBoardLED__0__DM__SHIFT, 18
.set OnBoardLED__0__DR, CYREG_PRT1_DR
.set OnBoardLED__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set OnBoardLED__0__HSIOM_MASK, 0x0F000000
.set OnBoardLED__0__HSIOM_SHIFT, 24
.set OnBoardLED__0__INTCFG, CYREG_PRT1_INTCFG
.set OnBoardLED__0__INTSTAT, CYREG_PRT1_INTSTAT
.set OnBoardLED__0__MASK, 0x40
.set OnBoardLED__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set OnBoardLED__0__OUT_SEL_SHIFT, 12
.set OnBoardLED__0__OUT_SEL_VAL, 3
.set OnBoardLED__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set OnBoardLED__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set OnBoardLED__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set OnBoardLED__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set OnBoardLED__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set OnBoardLED__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set OnBoardLED__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set OnBoardLED__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set OnBoardLED__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set OnBoardLED__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set OnBoardLED__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set OnBoardLED__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set OnBoardLED__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set OnBoardLED__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set OnBoardLED__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set OnBoardLED__0__PC, CYREG_PRT1_PC
.set OnBoardLED__0__PC2, CYREG_PRT1_PC2
.set OnBoardLED__0__PORT, 1
.set OnBoardLED__0__PS, CYREG_PRT1_PS
.set OnBoardLED__0__SHIFT, 6
.set OnBoardLED__DR, CYREG_PRT1_DR
.set OnBoardLED__INTCFG, CYREG_PRT1_INTCFG
.set OnBoardLED__INTSTAT, CYREG_PRT1_INTSTAT
.set OnBoardLED__MASK, 0x40
.set OnBoardLED__PA__CFG0, CYREG_UDB_PA1_CFG0
.set OnBoardLED__PA__CFG1, CYREG_UDB_PA1_CFG1
.set OnBoardLED__PA__CFG10, CYREG_UDB_PA1_CFG10
.set OnBoardLED__PA__CFG11, CYREG_UDB_PA1_CFG11
.set OnBoardLED__PA__CFG12, CYREG_UDB_PA1_CFG12
.set OnBoardLED__PA__CFG13, CYREG_UDB_PA1_CFG13
.set OnBoardLED__PA__CFG14, CYREG_UDB_PA1_CFG14
.set OnBoardLED__PA__CFG2, CYREG_UDB_PA1_CFG2
.set OnBoardLED__PA__CFG3, CYREG_UDB_PA1_CFG3
.set OnBoardLED__PA__CFG4, CYREG_UDB_PA1_CFG4
.set OnBoardLED__PA__CFG5, CYREG_UDB_PA1_CFG5
.set OnBoardLED__PA__CFG6, CYREG_UDB_PA1_CFG6
.set OnBoardLED__PA__CFG7, CYREG_UDB_PA1_CFG7
.set OnBoardLED__PA__CFG8, CYREG_UDB_PA1_CFG8
.set OnBoardLED__PA__CFG9, CYREG_UDB_PA1_CFG9
.set OnBoardLED__PC, CYREG_PRT1_PC
.set OnBoardLED__PC2, CYREG_PRT1_PC2
.set OnBoardLED__PORT, 1
.set OnBoardLED__PS, CYREG_PRT1_PS
.set OnBoardLED__SHIFT, 6

/* PPMCounter_cy_m0s8_tcpwm_1 */
.set PPMCounter_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT3_CC
.set PPMCounter_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT3_CC_BUFF
.set PPMCounter_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT3_COUNTER
.set PPMCounter_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT3_CTRL
.set PPMCounter_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT3_INTR
.set PPMCounter_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT3_INTR_MASK
.set PPMCounter_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT3_INTR_MASKED
.set PPMCounter_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT3_INTR_SET
.set PPMCounter_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT3_PERIOD
.set PPMCounter_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT3_PERIOD_BUFF
.set PPMCounter_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT3_STATUS
.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x08
.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 3
.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x800
.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 11
.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x8000000
.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 27
.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x80000
.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 19
.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x08
.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 3
.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x08
.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 3
.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 3
.set PPMCounter_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT3_TR_CTRL0
.set PPMCounter_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT3_TR_CTRL1
.set PPMCounter_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT3_TR_CTRL2

/* ServoTimer_cy_m0s8_tcpwm_1 */
.set ServoTimer_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set ServoTimer_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set ServoTimer_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set ServoTimer_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set ServoTimer_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set ServoTimer_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set ServoTimer_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set ServoTimer_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set ServoTimer_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set ServoTimer_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set ServoTimer_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set ServoTimer_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set ServoTimer_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set ServoTimer_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* SpareLight */
.set SpareLight__0__DM__MASK, 0x38000
.set SpareLight__0__DM__SHIFT, 15
.set SpareLight__0__DR, CYREG_PRT2_DR
.set SpareLight__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SpareLight__0__HSIOM_MASK, 0x00F00000
.set SpareLight__0__HSIOM_SHIFT, 20
.set SpareLight__0__INTCFG, CYREG_PRT2_INTCFG
.set SpareLight__0__INTSTAT, CYREG_PRT2_INTSTAT
.set SpareLight__0__MASK, 0x20
.set SpareLight__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SpareLight__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SpareLight__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SpareLight__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SpareLight__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SpareLight__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SpareLight__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SpareLight__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SpareLight__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SpareLight__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SpareLight__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SpareLight__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SpareLight__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SpareLight__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SpareLight__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SpareLight__0__PC, CYREG_PRT2_PC
.set SpareLight__0__PC2, CYREG_PRT2_PC2
.set SpareLight__0__PORT, 2
.set SpareLight__0__PS, CYREG_PRT2_PS
.set SpareLight__0__SHIFT, 5
.set SpareLight__DR, CYREG_PRT2_DR
.set SpareLight__INTCFG, CYREG_PRT2_INTCFG
.set SpareLight__INTSTAT, CYREG_PRT2_INTSTAT
.set SpareLight__MASK, 0x20
.set SpareLight__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SpareLight__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SpareLight__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SpareLight__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SpareLight__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SpareLight__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SpareLight__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SpareLight__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SpareLight__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SpareLight__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SpareLight__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SpareLight__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SpareLight__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SpareLight__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SpareLight__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SpareLight__PC, CYREG_PRT2_PC
.set SpareLight__PC2, CYREG_PRT2_PC2
.set SpareLight__PORT, 2
.set SpareLight__PS, CYREG_PRT2_PS
.set SpareLight__SHIFT, 5

/* NavLightPWM_cy_m0s8_tcpwm_1 */
.set NavLightPWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set NavLightPWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set NavLightPWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set NavLightPWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set NavLightPWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set NavLightPWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set NavLightPWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set NavLightPWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set NavLightPWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set NavLightPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set NavLightPWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set NavLightPWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set NavLightPWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set NavLightPWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2

/* Out_Fl1_Pin */
.set Out_Fl1_Pin__0__DM__MASK, 0x7000
.set Out_Fl1_Pin__0__DM__SHIFT, 12
.set Out_Fl1_Pin__0__DR, CYREG_PRT0_DR
.set Out_Fl1_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Out_Fl1_Pin__0__HSIOM_MASK, 0x000F0000
.set Out_Fl1_Pin__0__HSIOM_SHIFT, 16
.set Out_Fl1_Pin__0__INTCFG, CYREG_PRT0_INTCFG
.set Out_Fl1_Pin__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Out_Fl1_Pin__0__MASK, 0x10
.set Out_Fl1_Pin__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Out_Fl1_Pin__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Out_Fl1_Pin__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Out_Fl1_Pin__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Out_Fl1_Pin__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Out_Fl1_Pin__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Out_Fl1_Pin__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Out_Fl1_Pin__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Out_Fl1_Pin__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Out_Fl1_Pin__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Out_Fl1_Pin__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Out_Fl1_Pin__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Out_Fl1_Pin__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Out_Fl1_Pin__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Out_Fl1_Pin__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Out_Fl1_Pin__0__PC, CYREG_PRT0_PC
.set Out_Fl1_Pin__0__PC2, CYREG_PRT0_PC2
.set Out_Fl1_Pin__0__PORT, 0
.set Out_Fl1_Pin__0__PS, CYREG_PRT0_PS
.set Out_Fl1_Pin__0__SHIFT, 4
.set Out_Fl1_Pin__DR, CYREG_PRT0_DR
.set Out_Fl1_Pin__INTCFG, CYREG_PRT0_INTCFG
.set Out_Fl1_Pin__INTSTAT, CYREG_PRT0_INTSTAT
.set Out_Fl1_Pin__MASK, 0x10
.set Out_Fl1_Pin__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Out_Fl1_Pin__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Out_Fl1_Pin__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Out_Fl1_Pin__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Out_Fl1_Pin__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Out_Fl1_Pin__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Out_Fl1_Pin__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Out_Fl1_Pin__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Out_Fl1_Pin__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Out_Fl1_Pin__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Out_Fl1_Pin__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Out_Fl1_Pin__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Out_Fl1_Pin__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Out_Fl1_Pin__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Out_Fl1_Pin__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Out_Fl1_Pin__PC, CYREG_PRT0_PC
.set Out_Fl1_Pin__PC2, CYREG_PRT0_PC2
.set Out_Fl1_Pin__PORT, 0
.set Out_Fl1_Pin__PS, CYREG_PRT0_PS
.set Out_Fl1_Pin__SHIFT, 4

/* Out_Fl2_Pin */
.set Out_Fl2_Pin__0__DM__MASK, 0x38000
.set Out_Fl2_Pin__0__DM__SHIFT, 15
.set Out_Fl2_Pin__0__DR, CYREG_PRT0_DR
.set Out_Fl2_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Out_Fl2_Pin__0__HSIOM_MASK, 0x00F00000
.set Out_Fl2_Pin__0__HSIOM_SHIFT, 20
.set Out_Fl2_Pin__0__INTCFG, CYREG_PRT0_INTCFG
.set Out_Fl2_Pin__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Out_Fl2_Pin__0__MASK, 0x20
.set Out_Fl2_Pin__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Out_Fl2_Pin__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Out_Fl2_Pin__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Out_Fl2_Pin__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Out_Fl2_Pin__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Out_Fl2_Pin__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Out_Fl2_Pin__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Out_Fl2_Pin__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Out_Fl2_Pin__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Out_Fl2_Pin__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Out_Fl2_Pin__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Out_Fl2_Pin__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Out_Fl2_Pin__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Out_Fl2_Pin__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Out_Fl2_Pin__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Out_Fl2_Pin__0__PC, CYREG_PRT0_PC
.set Out_Fl2_Pin__0__PC2, CYREG_PRT0_PC2
.set Out_Fl2_Pin__0__PORT, 0
.set Out_Fl2_Pin__0__PS, CYREG_PRT0_PS
.set Out_Fl2_Pin__0__SHIFT, 5
.set Out_Fl2_Pin__DR, CYREG_PRT0_DR
.set Out_Fl2_Pin__INTCFG, CYREG_PRT0_INTCFG
.set Out_Fl2_Pin__INTSTAT, CYREG_PRT0_INTSTAT
.set Out_Fl2_Pin__MASK, 0x20
.set Out_Fl2_Pin__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Out_Fl2_Pin__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Out_Fl2_Pin__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Out_Fl2_Pin__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Out_Fl2_Pin__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Out_Fl2_Pin__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Out_Fl2_Pin__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Out_Fl2_Pin__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Out_Fl2_Pin__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Out_Fl2_Pin__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Out_Fl2_Pin__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Out_Fl2_Pin__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Out_Fl2_Pin__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Out_Fl2_Pin__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Out_Fl2_Pin__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Out_Fl2_Pin__PC, CYREG_PRT0_PC
.set Out_Fl2_Pin__PC2, CYREG_PRT0_PC2
.set Out_Fl2_Pin__PORT, 0
.set Out_Fl2_Pin__PS, CYREG_PRT0_PS
.set Out_Fl2_Pin__SHIFT, 5

/* Out_Ge1_Pin */
.set Out_Ge1_Pin__0__DM__MASK, 0x38000
.set Out_Ge1_Pin__0__DM__SHIFT, 15
.set Out_Ge1_Pin__0__DR, CYREG_PRT3_DR
.set Out_Ge1_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Out_Ge1_Pin__0__HSIOM_MASK, 0x00F00000
.set Out_Ge1_Pin__0__HSIOM_SHIFT, 20
.set Out_Ge1_Pin__0__INTCFG, CYREG_PRT3_INTCFG
.set Out_Ge1_Pin__0__INTSTAT, CYREG_PRT3_INTSTAT
.set Out_Ge1_Pin__0__MASK, 0x20
.set Out_Ge1_Pin__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Out_Ge1_Pin__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Out_Ge1_Pin__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Out_Ge1_Pin__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Out_Ge1_Pin__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Out_Ge1_Pin__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Out_Ge1_Pin__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Out_Ge1_Pin__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Out_Ge1_Pin__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Out_Ge1_Pin__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Out_Ge1_Pin__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Out_Ge1_Pin__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Out_Ge1_Pin__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Out_Ge1_Pin__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Out_Ge1_Pin__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Out_Ge1_Pin__0__PC, CYREG_PRT3_PC
.set Out_Ge1_Pin__0__PC2, CYREG_PRT3_PC2
.set Out_Ge1_Pin__0__PORT, 3
.set Out_Ge1_Pin__0__PS, CYREG_PRT3_PS
.set Out_Ge1_Pin__0__SHIFT, 5
.set Out_Ge1_Pin__DR, CYREG_PRT3_DR
.set Out_Ge1_Pin__INTCFG, CYREG_PRT3_INTCFG
.set Out_Ge1_Pin__INTSTAT, CYREG_PRT3_INTSTAT
.set Out_Ge1_Pin__MASK, 0x20
.set Out_Ge1_Pin__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Out_Ge1_Pin__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Out_Ge1_Pin__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Out_Ge1_Pin__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Out_Ge1_Pin__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Out_Ge1_Pin__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Out_Ge1_Pin__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Out_Ge1_Pin__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Out_Ge1_Pin__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Out_Ge1_Pin__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Out_Ge1_Pin__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Out_Ge1_Pin__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Out_Ge1_Pin__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Out_Ge1_Pin__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Out_Ge1_Pin__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Out_Ge1_Pin__PC, CYREG_PRT3_PC
.set Out_Ge1_Pin__PC2, CYREG_PRT3_PC2
.set Out_Ge1_Pin__PORT, 3
.set Out_Ge1_Pin__PS, CYREG_PRT3_PS
.set Out_Ge1_Pin__SHIFT, 5

/* Out_Ge2_Pin */
.set Out_Ge2_Pin__0__DM__MASK, 0x1C0000
.set Out_Ge2_Pin__0__DM__SHIFT, 18
.set Out_Ge2_Pin__0__DR, CYREG_PRT3_DR
.set Out_Ge2_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Out_Ge2_Pin__0__HSIOM_MASK, 0x0F000000
.set Out_Ge2_Pin__0__HSIOM_SHIFT, 24
.set Out_Ge2_Pin__0__INTCFG, CYREG_PRT3_INTCFG
.set Out_Ge2_Pin__0__INTSTAT, CYREG_PRT3_INTSTAT
.set Out_Ge2_Pin__0__MASK, 0x40
.set Out_Ge2_Pin__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Out_Ge2_Pin__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Out_Ge2_Pin__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Out_Ge2_Pin__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Out_Ge2_Pin__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Out_Ge2_Pin__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Out_Ge2_Pin__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Out_Ge2_Pin__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Out_Ge2_Pin__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Out_Ge2_Pin__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Out_Ge2_Pin__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Out_Ge2_Pin__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Out_Ge2_Pin__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Out_Ge2_Pin__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Out_Ge2_Pin__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Out_Ge2_Pin__0__PC, CYREG_PRT3_PC
.set Out_Ge2_Pin__0__PC2, CYREG_PRT3_PC2
.set Out_Ge2_Pin__0__PORT, 3
.set Out_Ge2_Pin__0__PS, CYREG_PRT3_PS
.set Out_Ge2_Pin__0__SHIFT, 6
.set Out_Ge2_Pin__DR, CYREG_PRT3_DR
.set Out_Ge2_Pin__INTCFG, CYREG_PRT3_INTCFG
.set Out_Ge2_Pin__INTSTAT, CYREG_PRT3_INTSTAT
.set Out_Ge2_Pin__MASK, 0x40
.set Out_Ge2_Pin__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Out_Ge2_Pin__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Out_Ge2_Pin__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Out_Ge2_Pin__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Out_Ge2_Pin__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Out_Ge2_Pin__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Out_Ge2_Pin__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Out_Ge2_Pin__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Out_Ge2_Pin__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Out_Ge2_Pin__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Out_Ge2_Pin__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Out_Ge2_Pin__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Out_Ge2_Pin__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Out_Ge2_Pin__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Out_Ge2_Pin__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Out_Ge2_Pin__PC, CYREG_PRT3_PC
.set Out_Ge2_Pin__PC2, CYREG_PRT3_PC2
.set Out_Ge2_Pin__PORT, 3
.set Out_Ge2_Pin__PS, CYREG_PRT3_PS
.set Out_Ge2_Pin__SHIFT, 6

/* Out_Ge3_Pin */
.set Out_Ge3_Pin__0__DM__MASK, 0xE00000
.set Out_Ge3_Pin__0__DM__SHIFT, 21
.set Out_Ge3_Pin__0__DR, CYREG_PRT3_DR
.set Out_Ge3_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Out_Ge3_Pin__0__HSIOM_MASK, 0xF0000000
.set Out_Ge3_Pin__0__HSIOM_SHIFT, 28
.set Out_Ge3_Pin__0__INTCFG, CYREG_PRT3_INTCFG
.set Out_Ge3_Pin__0__INTSTAT, CYREG_PRT3_INTSTAT
.set Out_Ge3_Pin__0__MASK, 0x80
.set Out_Ge3_Pin__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Out_Ge3_Pin__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Out_Ge3_Pin__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Out_Ge3_Pin__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Out_Ge3_Pin__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Out_Ge3_Pin__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Out_Ge3_Pin__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Out_Ge3_Pin__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Out_Ge3_Pin__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Out_Ge3_Pin__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Out_Ge3_Pin__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Out_Ge3_Pin__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Out_Ge3_Pin__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Out_Ge3_Pin__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Out_Ge3_Pin__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Out_Ge3_Pin__0__PC, CYREG_PRT3_PC
.set Out_Ge3_Pin__0__PC2, CYREG_PRT3_PC2
.set Out_Ge3_Pin__0__PORT, 3
.set Out_Ge3_Pin__0__PS, CYREG_PRT3_PS
.set Out_Ge3_Pin__0__SHIFT, 7
.set Out_Ge3_Pin__DR, CYREG_PRT3_DR
.set Out_Ge3_Pin__INTCFG, CYREG_PRT3_INTCFG
.set Out_Ge3_Pin__INTSTAT, CYREG_PRT3_INTSTAT
.set Out_Ge3_Pin__MASK, 0x80
.set Out_Ge3_Pin__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Out_Ge3_Pin__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Out_Ge3_Pin__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Out_Ge3_Pin__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Out_Ge3_Pin__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Out_Ge3_Pin__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Out_Ge3_Pin__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Out_Ge3_Pin__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Out_Ge3_Pin__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Out_Ge3_Pin__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Out_Ge3_Pin__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Out_Ge3_Pin__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Out_Ge3_Pin__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Out_Ge3_Pin__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Out_Ge3_Pin__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Out_Ge3_Pin__PC, CYREG_PRT3_PC
.set Out_Ge3_Pin__PC2, CYREG_PRT3_PC2
.set Out_Ge3_Pin__PORT, 3
.set Out_Ge3_Pin__PS, CYREG_PRT3_PS
.set Out_Ge3_Pin__SHIFT, 7

/* Out_Mot_Pin */
.set Out_Mot_Pin__0__DM__MASK, 0x1C0
.set Out_Mot_Pin__0__DM__SHIFT, 6
.set Out_Mot_Pin__0__DR, CYREG_PRT4_DR
.set Out_Mot_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set Out_Mot_Pin__0__HSIOM_MASK, 0x00000F00
.set Out_Mot_Pin__0__HSIOM_SHIFT, 8
.set Out_Mot_Pin__0__INTCFG, CYREG_PRT4_INTCFG
.set Out_Mot_Pin__0__INTSTAT, CYREG_PRT4_INTSTAT
.set Out_Mot_Pin__0__MASK, 0x04
.set Out_Mot_Pin__0__PC, CYREG_PRT4_PC
.set Out_Mot_Pin__0__PC2, CYREG_PRT4_PC2
.set Out_Mot_Pin__0__PORT, 4
.set Out_Mot_Pin__0__PS, CYREG_PRT4_PS
.set Out_Mot_Pin__0__SHIFT, 2
.set Out_Mot_Pin__DR, CYREG_PRT4_DR
.set Out_Mot_Pin__INTCFG, CYREG_PRT4_INTCFG
.set Out_Mot_Pin__INTSTAT, CYREG_PRT4_INTSTAT
.set Out_Mot_Pin__MASK, 0x04
.set Out_Mot_Pin__PC, CYREG_PRT4_PC
.set Out_Mot_Pin__PC2, CYREG_PRT4_PC2
.set Out_Mot_Pin__PORT, 4
.set Out_Mot_Pin__PS, CYREG_PRT4_PS
.set Out_Mot_Pin__SHIFT, 2

/* Out_Rud_Pin */
.set Out_Rud_Pin__0__DM__MASK, 0xE00
.set Out_Rud_Pin__0__DM__SHIFT, 9
.set Out_Rud_Pin__0__DR, CYREG_PRT0_DR
.set Out_Rud_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Out_Rud_Pin__0__HSIOM_MASK, 0x0000F000
.set Out_Rud_Pin__0__HSIOM_SHIFT, 12
.set Out_Rud_Pin__0__INTCFG, CYREG_PRT0_INTCFG
.set Out_Rud_Pin__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Out_Rud_Pin__0__MASK, 0x08
.set Out_Rud_Pin__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Out_Rud_Pin__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Out_Rud_Pin__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Out_Rud_Pin__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Out_Rud_Pin__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Out_Rud_Pin__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Out_Rud_Pin__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Out_Rud_Pin__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Out_Rud_Pin__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Out_Rud_Pin__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Out_Rud_Pin__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Out_Rud_Pin__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Out_Rud_Pin__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Out_Rud_Pin__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Out_Rud_Pin__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Out_Rud_Pin__0__PC, CYREG_PRT0_PC
.set Out_Rud_Pin__0__PC2, CYREG_PRT0_PC2
.set Out_Rud_Pin__0__PORT, 0
.set Out_Rud_Pin__0__PS, CYREG_PRT0_PS
.set Out_Rud_Pin__0__SHIFT, 3
.set Out_Rud_Pin__DR, CYREG_PRT0_DR
.set Out_Rud_Pin__INTCFG, CYREG_PRT0_INTCFG
.set Out_Rud_Pin__INTSTAT, CYREG_PRT0_INTSTAT
.set Out_Rud_Pin__MASK, 0x08
.set Out_Rud_Pin__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Out_Rud_Pin__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Out_Rud_Pin__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Out_Rud_Pin__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Out_Rud_Pin__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Out_Rud_Pin__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Out_Rud_Pin__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Out_Rud_Pin__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Out_Rud_Pin__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Out_Rud_Pin__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Out_Rud_Pin__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Out_Rud_Pin__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Out_Rud_Pin__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Out_Rud_Pin__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Out_Rud_Pin__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Out_Rud_Pin__PC, CYREG_PRT0_PC
.set Out_Rud_Pin__PC2, CYREG_PRT0_PC2
.set Out_Rud_Pin__PORT, 0
.set Out_Rud_Pin__PS, CYREG_PRT0_PS
.set Out_Rud_Pin__SHIFT, 3

/* Out_Sp1_Pin */
.set Out_Sp1_Pin__0__DM__MASK, 0x07
.set Out_Sp1_Pin__0__DM__SHIFT, 0
.set Out_Sp1_Pin__0__DR, CYREG_PRT1_DR
.set Out_Sp1_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Out_Sp1_Pin__0__HSIOM_MASK, 0x0000000F
.set Out_Sp1_Pin__0__HSIOM_SHIFT, 0
.set Out_Sp1_Pin__0__INTCFG, CYREG_PRT1_INTCFG
.set Out_Sp1_Pin__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Out_Sp1_Pin__0__MASK, 0x01
.set Out_Sp1_Pin__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Out_Sp1_Pin__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Out_Sp1_Pin__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Out_Sp1_Pin__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Out_Sp1_Pin__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Out_Sp1_Pin__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Out_Sp1_Pin__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Out_Sp1_Pin__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Out_Sp1_Pin__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Out_Sp1_Pin__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Out_Sp1_Pin__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Out_Sp1_Pin__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Out_Sp1_Pin__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Out_Sp1_Pin__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Out_Sp1_Pin__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Out_Sp1_Pin__0__PC, CYREG_PRT1_PC
.set Out_Sp1_Pin__0__PC2, CYREG_PRT1_PC2
.set Out_Sp1_Pin__0__PORT, 1
.set Out_Sp1_Pin__0__PS, CYREG_PRT1_PS
.set Out_Sp1_Pin__0__SHIFT, 0
.set Out_Sp1_Pin__DR, CYREG_PRT1_DR
.set Out_Sp1_Pin__INTCFG, CYREG_PRT1_INTCFG
.set Out_Sp1_Pin__INTSTAT, CYREG_PRT1_INTSTAT
.set Out_Sp1_Pin__MASK, 0x01
.set Out_Sp1_Pin__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Out_Sp1_Pin__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Out_Sp1_Pin__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Out_Sp1_Pin__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Out_Sp1_Pin__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Out_Sp1_Pin__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Out_Sp1_Pin__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Out_Sp1_Pin__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Out_Sp1_Pin__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Out_Sp1_Pin__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Out_Sp1_Pin__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Out_Sp1_Pin__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Out_Sp1_Pin__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Out_Sp1_Pin__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Out_Sp1_Pin__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Out_Sp1_Pin__PC, CYREG_PRT1_PC
.set Out_Sp1_Pin__PC2, CYREG_PRT1_PC2
.set Out_Sp1_Pin__PORT, 1
.set Out_Sp1_Pin__PS, CYREG_PRT1_PS
.set Out_Sp1_Pin__SHIFT, 0

/* Out_Sp2_Pin */
.set Out_Sp2_Pin__0__DM__MASK, 0x1C0000
.set Out_Sp2_Pin__0__DM__SHIFT, 18
.set Out_Sp2_Pin__0__DR, CYREG_PRT0_DR
.set Out_Sp2_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Out_Sp2_Pin__0__HSIOM_MASK, 0x0F000000
.set Out_Sp2_Pin__0__HSIOM_SHIFT, 24
.set Out_Sp2_Pin__0__INTCFG, CYREG_PRT0_INTCFG
.set Out_Sp2_Pin__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Out_Sp2_Pin__0__MASK, 0x40
.set Out_Sp2_Pin__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Out_Sp2_Pin__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Out_Sp2_Pin__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Out_Sp2_Pin__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Out_Sp2_Pin__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Out_Sp2_Pin__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Out_Sp2_Pin__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Out_Sp2_Pin__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Out_Sp2_Pin__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Out_Sp2_Pin__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Out_Sp2_Pin__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Out_Sp2_Pin__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Out_Sp2_Pin__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Out_Sp2_Pin__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Out_Sp2_Pin__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Out_Sp2_Pin__0__PC, CYREG_PRT0_PC
.set Out_Sp2_Pin__0__PC2, CYREG_PRT0_PC2
.set Out_Sp2_Pin__0__PORT, 0
.set Out_Sp2_Pin__0__PS, CYREG_PRT0_PS
.set Out_Sp2_Pin__0__SHIFT, 6
.set Out_Sp2_Pin__DR, CYREG_PRT0_DR
.set Out_Sp2_Pin__INTCFG, CYREG_PRT0_INTCFG
.set Out_Sp2_Pin__INTSTAT, CYREG_PRT0_INTSTAT
.set Out_Sp2_Pin__MASK, 0x40
.set Out_Sp2_Pin__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Out_Sp2_Pin__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Out_Sp2_Pin__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Out_Sp2_Pin__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Out_Sp2_Pin__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Out_Sp2_Pin__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Out_Sp2_Pin__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Out_Sp2_Pin__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Out_Sp2_Pin__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Out_Sp2_Pin__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Out_Sp2_Pin__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Out_Sp2_Pin__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Out_Sp2_Pin__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Out_Sp2_Pin__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Out_Sp2_Pin__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Out_Sp2_Pin__PC, CYREG_PRT0_PC
.set Out_Sp2_Pin__PC2, CYREG_PRT0_PC2
.set Out_Sp2_Pin__PORT, 0
.set Out_Sp2_Pin__PS, CYREG_PRT0_PS
.set Out_Sp2_Pin__SHIFT, 6

/* Out_Ail1_Pin */
.set Out_Ail1_Pin__0__DM__MASK, 0xE00
.set Out_Ail1_Pin__0__DM__SHIFT, 9
.set Out_Ail1_Pin__0__DR, CYREG_PRT4_DR
.set Out_Ail1_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set Out_Ail1_Pin__0__HSIOM_MASK, 0x0000F000
.set Out_Ail1_Pin__0__HSIOM_SHIFT, 12
.set Out_Ail1_Pin__0__INTCFG, CYREG_PRT4_INTCFG
.set Out_Ail1_Pin__0__INTSTAT, CYREG_PRT4_INTSTAT
.set Out_Ail1_Pin__0__MASK, 0x08
.set Out_Ail1_Pin__0__PC, CYREG_PRT4_PC
.set Out_Ail1_Pin__0__PC2, CYREG_PRT4_PC2
.set Out_Ail1_Pin__0__PORT, 4
.set Out_Ail1_Pin__0__PS, CYREG_PRT4_PS
.set Out_Ail1_Pin__0__SHIFT, 3
.set Out_Ail1_Pin__DR, CYREG_PRT4_DR
.set Out_Ail1_Pin__INTCFG, CYREG_PRT4_INTCFG
.set Out_Ail1_Pin__INTSTAT, CYREG_PRT4_INTSTAT
.set Out_Ail1_Pin__MASK, 0x08
.set Out_Ail1_Pin__PC, CYREG_PRT4_PC
.set Out_Ail1_Pin__PC2, CYREG_PRT4_PC2
.set Out_Ail1_Pin__PORT, 4
.set Out_Ail1_Pin__PS, CYREG_PRT4_PS
.set Out_Ail1_Pin__SHIFT, 3

/* Out_Ail2_Pin */
.set Out_Ail2_Pin__0__DM__MASK, 0x07
.set Out_Ail2_Pin__0__DM__SHIFT, 0
.set Out_Ail2_Pin__0__DR, CYREG_PRT0_DR
.set Out_Ail2_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Out_Ail2_Pin__0__HSIOM_MASK, 0x0000000F
.set Out_Ail2_Pin__0__HSIOM_SHIFT, 0
.set Out_Ail2_Pin__0__INTCFG, CYREG_PRT0_INTCFG
.set Out_Ail2_Pin__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Out_Ail2_Pin__0__MASK, 0x01
.set Out_Ail2_Pin__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Out_Ail2_Pin__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Out_Ail2_Pin__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Out_Ail2_Pin__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Out_Ail2_Pin__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Out_Ail2_Pin__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Out_Ail2_Pin__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Out_Ail2_Pin__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Out_Ail2_Pin__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Out_Ail2_Pin__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Out_Ail2_Pin__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Out_Ail2_Pin__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Out_Ail2_Pin__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Out_Ail2_Pin__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Out_Ail2_Pin__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Out_Ail2_Pin__0__PC, CYREG_PRT0_PC
.set Out_Ail2_Pin__0__PC2, CYREG_PRT0_PC2
.set Out_Ail2_Pin__0__PORT, 0
.set Out_Ail2_Pin__0__PS, CYREG_PRT0_PS
.set Out_Ail2_Pin__0__SHIFT, 0
.set Out_Ail2_Pin__DR, CYREG_PRT0_DR
.set Out_Ail2_Pin__INTCFG, CYREG_PRT0_INTCFG
.set Out_Ail2_Pin__INTSTAT, CYREG_PRT0_INTSTAT
.set Out_Ail2_Pin__MASK, 0x01
.set Out_Ail2_Pin__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Out_Ail2_Pin__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Out_Ail2_Pin__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Out_Ail2_Pin__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Out_Ail2_Pin__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Out_Ail2_Pin__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Out_Ail2_Pin__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Out_Ail2_Pin__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Out_Ail2_Pin__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Out_Ail2_Pin__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Out_Ail2_Pin__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Out_Ail2_Pin__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Out_Ail2_Pin__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Out_Ail2_Pin__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Out_Ail2_Pin__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Out_Ail2_Pin__PC, CYREG_PRT0_PC
.set Out_Ail2_Pin__PC2, CYREG_PRT0_PC2
.set Out_Ail2_Pin__PORT, 0
.set Out_Ail2_Pin__PS, CYREG_PRT0_PS
.set Out_Ail2_Pin__SHIFT, 0

/* Out_Ele1_Pin */
.set Out_Ele1_Pin__0__DM__MASK, 0x38
.set Out_Ele1_Pin__0__DM__SHIFT, 3
.set Out_Ele1_Pin__0__DR, CYREG_PRT0_DR
.set Out_Ele1_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Out_Ele1_Pin__0__HSIOM_MASK, 0x000000F0
.set Out_Ele1_Pin__0__HSIOM_SHIFT, 4
.set Out_Ele1_Pin__0__INTCFG, CYREG_PRT0_INTCFG
.set Out_Ele1_Pin__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Out_Ele1_Pin__0__MASK, 0x02
.set Out_Ele1_Pin__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Out_Ele1_Pin__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Out_Ele1_Pin__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Out_Ele1_Pin__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Out_Ele1_Pin__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Out_Ele1_Pin__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Out_Ele1_Pin__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Out_Ele1_Pin__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Out_Ele1_Pin__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Out_Ele1_Pin__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Out_Ele1_Pin__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Out_Ele1_Pin__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Out_Ele1_Pin__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Out_Ele1_Pin__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Out_Ele1_Pin__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Out_Ele1_Pin__0__PC, CYREG_PRT0_PC
.set Out_Ele1_Pin__0__PC2, CYREG_PRT0_PC2
.set Out_Ele1_Pin__0__PORT, 0
.set Out_Ele1_Pin__0__PS, CYREG_PRT0_PS
.set Out_Ele1_Pin__0__SHIFT, 1
.set Out_Ele1_Pin__DR, CYREG_PRT0_DR
.set Out_Ele1_Pin__INTCFG, CYREG_PRT0_INTCFG
.set Out_Ele1_Pin__INTSTAT, CYREG_PRT0_INTSTAT
.set Out_Ele1_Pin__MASK, 0x02
.set Out_Ele1_Pin__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Out_Ele1_Pin__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Out_Ele1_Pin__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Out_Ele1_Pin__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Out_Ele1_Pin__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Out_Ele1_Pin__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Out_Ele1_Pin__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Out_Ele1_Pin__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Out_Ele1_Pin__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Out_Ele1_Pin__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Out_Ele1_Pin__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Out_Ele1_Pin__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Out_Ele1_Pin__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Out_Ele1_Pin__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Out_Ele1_Pin__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Out_Ele1_Pin__PC, CYREG_PRT0_PC
.set Out_Ele1_Pin__PC2, CYREG_PRT0_PC2
.set Out_Ele1_Pin__PORT, 0
.set Out_Ele1_Pin__PS, CYREG_PRT0_PS
.set Out_Ele1_Pin__SHIFT, 1

/* Out_Ele2_Pin */
.set Out_Ele2_Pin__0__DM__MASK, 0x1C0
.set Out_Ele2_Pin__0__DM__SHIFT, 6
.set Out_Ele2_Pin__0__DR, CYREG_PRT0_DR
.set Out_Ele2_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Out_Ele2_Pin__0__HSIOM_MASK, 0x00000F00
.set Out_Ele2_Pin__0__HSIOM_SHIFT, 8
.set Out_Ele2_Pin__0__INTCFG, CYREG_PRT0_INTCFG
.set Out_Ele2_Pin__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Out_Ele2_Pin__0__MASK, 0x04
.set Out_Ele2_Pin__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Out_Ele2_Pin__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Out_Ele2_Pin__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Out_Ele2_Pin__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Out_Ele2_Pin__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Out_Ele2_Pin__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Out_Ele2_Pin__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Out_Ele2_Pin__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Out_Ele2_Pin__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Out_Ele2_Pin__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Out_Ele2_Pin__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Out_Ele2_Pin__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Out_Ele2_Pin__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Out_Ele2_Pin__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Out_Ele2_Pin__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Out_Ele2_Pin__0__PC, CYREG_PRT0_PC
.set Out_Ele2_Pin__0__PC2, CYREG_PRT0_PC2
.set Out_Ele2_Pin__0__PORT, 0
.set Out_Ele2_Pin__0__PS, CYREG_PRT0_PS
.set Out_Ele2_Pin__0__SHIFT, 2
.set Out_Ele2_Pin__DR, CYREG_PRT0_DR
.set Out_Ele2_Pin__INTCFG, CYREG_PRT0_INTCFG
.set Out_Ele2_Pin__INTSTAT, CYREG_PRT0_INTSTAT
.set Out_Ele2_Pin__MASK, 0x04
.set Out_Ele2_Pin__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Out_Ele2_Pin__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Out_Ele2_Pin__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Out_Ele2_Pin__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Out_Ele2_Pin__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Out_Ele2_Pin__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Out_Ele2_Pin__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Out_Ele2_Pin__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Out_Ele2_Pin__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Out_Ele2_Pin__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Out_Ele2_Pin__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Out_Ele2_Pin__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Out_Ele2_Pin__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Out_Ele2_Pin__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Out_Ele2_Pin__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Out_Ele2_Pin__PC, CYREG_PRT0_PC
.set Out_Ele2_Pin__PC2, CYREG_PRT0_PC2
.set Out_Ele2_Pin__PORT, 0
.set Out_Ele2_Pin__PS, CYREG_PRT0_PS
.set Out_Ele2_Pin__SHIFT, 2

/* Tx_Telemetry */
.set Tx_Telemetry__0__DM__MASK, 0x7000
.set Tx_Telemetry__0__DM__SHIFT, 12
.set Tx_Telemetry__0__DR, CYREG_PRT3_DR
.set Tx_Telemetry__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Tx_Telemetry__0__HSIOM_MASK, 0x000F0000
.set Tx_Telemetry__0__HSIOM_SHIFT, 16
.set Tx_Telemetry__0__INTCFG, CYREG_PRT3_INTCFG
.set Tx_Telemetry__0__INTSTAT, CYREG_PRT3_INTSTAT
.set Tx_Telemetry__0__MASK, 0x10
.set Tx_Telemetry__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set Tx_Telemetry__0__OUT_SEL_SHIFT, 8
.set Tx_Telemetry__0__OUT_SEL_VAL, 3
.set Tx_Telemetry__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Tx_Telemetry__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Tx_Telemetry__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Tx_Telemetry__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Tx_Telemetry__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Tx_Telemetry__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Tx_Telemetry__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Tx_Telemetry__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Tx_Telemetry__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Tx_Telemetry__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Tx_Telemetry__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Tx_Telemetry__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Tx_Telemetry__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Tx_Telemetry__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Tx_Telemetry__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Tx_Telemetry__0__PC, CYREG_PRT3_PC
.set Tx_Telemetry__0__PC2, CYREG_PRT3_PC2
.set Tx_Telemetry__0__PORT, 3
.set Tx_Telemetry__0__PS, CYREG_PRT3_PS
.set Tx_Telemetry__0__SHIFT, 4
.set Tx_Telemetry__DR, CYREG_PRT3_DR
.set Tx_Telemetry__INTCFG, CYREG_PRT3_INTCFG
.set Tx_Telemetry__INTSTAT, CYREG_PRT3_INTSTAT
.set Tx_Telemetry__MASK, 0x10
.set Tx_Telemetry__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Tx_Telemetry__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Tx_Telemetry__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Tx_Telemetry__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Tx_Telemetry__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Tx_Telemetry__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Tx_Telemetry__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Tx_Telemetry__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Tx_Telemetry__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Tx_Telemetry__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Tx_Telemetry__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Tx_Telemetry__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Tx_Telemetry__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Tx_Telemetry__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Tx_Telemetry__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Tx_Telemetry__PC, CYREG_PRT3_PC
.set Tx_Telemetry__PC2, CYREG_PRT3_PC2
.set Tx_Telemetry__PORT, 3
.set Tx_Telemetry__PS, CYREG_PRT3_PS
.set Tx_Telemetry__SHIFT, 4

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 4
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_5A, 4
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_ES0, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
