Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Dec 11 16:34:52 2020
| Host         : abraracoucix.etis-lab.fr running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_level_timing_summary_postroute_physopted.rpt -rpx top_level_timing_summary_postroute_physopted.rpx
| Design       : top_level
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -27.133    -1052.864                     67                  223        0.099        0.000                      0                  223        2.725        0.000                       0                    82  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                          ------------         ----------      --------------
VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {0.000 6.250}        12.500          80.000          
clk                                            {0.000 3.125}        6.250           160.000         
  Concurrent_loop_for_pixels[0].U1/flag        {12.500 25.000}      25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                          -27.133     -886.747                     51                  158        0.215        0.000                      0                  158        2.725        0.000                       0                    66  
  Concurrent_loop_for_pixels[0].U1/flag                                                                                                                                                   12.150        0.000                       0                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                     To Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                     --------                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
Concurrent_loop_for_pixels[0].U1/flag          VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag      -10.727     -166.116                     16                   16        9.423        0.000                      0                   16  
Concurrent_loop_for_pixels[0].U1/flag          clk                                                  4.807        0.000                      0                    1        0.371        0.000                      0                    1  
clk                                            Concurrent_loop_for_pixels[0].U1/flag                0.000        0.000                      0                   16        0.099        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      0.001        0.000                      0                   33        2.559        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           51  Failing Endpoints,  Worst Slack      -27.133ns,  Total Violation     -886.747ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -27.133ns  (required time - arrival time)
  Source:                 weight[5]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        30.744ns  (logic 13.349ns (43.419%)  route 17.395ns (56.581%))
  Logic Levels:           99  (CARRY4=69 IBUF=1 LUT1=1 LUT2=24 LUT3=2 LUT4=1 LUT5=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 10.582 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AH16                                              0.000     7.000 r  weight[5] (IN)
                         net (fo=0)                   0.000     7.000    weight[5]
    AH16                 IBUF (Prop_ibuf_I_O)         0.828     7.828 r  weight_IBUF[5]_inst/O
                         net (fo=1, routed)           1.009     8.837    Concurrent_loop_for_pixels[0].U1/weight[5]
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.043     8.880 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_16/O
                         net (fo=1, routed)           0.000     8.880    Concurrent_loop_for_pixels[0].U1/result[7]_i_16_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.136 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.136    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_5_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.190 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.190    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.302 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.241     9.543    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.127     9.670 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_51/O
                         net (fo=1, routed)           0.193     9.863    Concurrent_loop_for_pixels[0].U1/result[15]_i_51_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    10.053 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.053    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.192 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.452    10.643    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.131    10.774 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_20/O
                         net (fo=1, routed)           0.000    10.774    Concurrent_loop_for_pixels[0].U1/result[15]_i_20_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.030 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.030    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.195 f  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/O[1]
                         net (fo=5, routed)           0.447    11.643    Concurrent_loop_for_pixels[0].U1/p_0_in[17]
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.125    11.768 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_112/O
                         net (fo=1, routed)           0.000    11.768    Concurrent_loop_for_pixels[0].U1/result[23]_i_112_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    12.027 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_84/CO[3]
                         net (fo=1, routed)           0.000    12.027    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_84_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.080 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.438    12.518    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X1Y84          LUT3 (Prop_lut3_I1_O)        0.043    12.561 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_99/O
                         net (fo=1, routed)           0.109    12.670    Concurrent_loop_for_pixels[0].U1/result[23]_i_99_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.302    12.972 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/O[2]
                         net (fo=1, routed)           0.325    13.297    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_5
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.127    13.424 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_69/O
                         net (fo=1, routed)           0.000    13.424    Concurrent_loop_for_pixels[0].U1/result[23]_i_69_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.617 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.617    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.727 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.447    14.174    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y84          LUT2 (Prop_lut2_I0_O)        0.129    14.303 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_49/O
                         net (fo=1, routed)           0.000    14.303    Concurrent_loop_for_pixels[0].U1/result[23]_i_49_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.483 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.483    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.537 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.494    15.032    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    15.319 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.319    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.372 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.592    15.963    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I0_O)        0.043    16.006 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_57/O
                         net (fo=1, routed)           0.000    16.006    Concurrent_loop_for_pixels[0].U1/result[23]_i_57_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    16.265 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.265    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.318 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.599    16.917    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.043    16.960 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_62/O
                         net (fo=1, routed)           0.000    16.960    Concurrent_loop_for_pixels[0].U1/result[23]_i_62_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.206 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.206    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.260 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          0.501    17.761    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    18.048 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.048    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.101 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.496    18.597    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.043    18.640 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_44/O
                         net (fo=1, routed)           0.000    18.640    Concurrent_loop_for_pixels[0].U1/result[19]_i_44_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    18.899 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.899    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.952 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/CO[3]
                         net (fo=17, routed)          0.582    19.534    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_0
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.043    19.577 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_49/O
                         net (fo=1, routed)           0.000    19.577    Concurrent_loop_for_pixels[0].U1/result[19]_i_49_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    19.836 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.836    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.889 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.646    20.535    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.043    20.578 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_105/O
                         net (fo=1, routed)           0.000    20.578    Concurrent_loop_for_pixels[0].U1/result[15]_i_105_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.837 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.837    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.890 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.676    21.566    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X9Y83          LUT2 (Prop_lut2_I0_O)        0.043    21.609 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_100/O
                         net (fo=1, routed)           0.000    21.609    Concurrent_loop_for_pixels[0].U1/result[15]_i_100_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.868 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    21.868    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.921 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.529    22.451    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    22.748 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.748    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.802 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.510    23.312    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.043    23.355 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_115/O
                         net (fo=1, routed)           0.000    23.355    Concurrent_loop_for_pixels[0].U1/result[15]_i_115_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    23.614 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.614    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.667 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.531    24.197    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.043    24.240 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_120/O
                         net (fo=1, routed)           0.000    24.240    Concurrent_loop_for_pixels[0].U1/result[15]_i_120_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    24.486 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.486    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.540 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.588    25.128    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043    25.171 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_51/O
                         net (fo=1, routed)           0.000    25.171    Concurrent_loop_for_pixels[0].U1/result[11]_i_51_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    25.430 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.430    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.483 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.581    26.064    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.107 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_56/O
                         net (fo=1, routed)           0.000    26.107    Concurrent_loop_for_pixels[0].U1/result[11]_i_56_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    26.353 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.353    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.407 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.493    26.900    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.943 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_61/O
                         net (fo=1, routed)           0.000    26.943    Concurrent_loop_for_pixels[0].U1/result[11]_i_61_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    27.202 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.202    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.255 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/CO[3]
                         net (fo=17, routed)          0.584    27.839    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_0
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.043    27.882 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_66/O
                         net (fo=1, routed)           0.000    27.882    Concurrent_loop_for_pixels[0].U1/result[11]_i_66_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    28.128 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.128    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.182 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.598    28.780    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.043    28.823 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_51/O
                         net (fo=1, routed)           0.000    28.823    Concurrent_loop_for_pixels[0].U1/result[7]_i_51_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.069 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.069    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.123 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.522    29.646    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.043    29.689 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_56/O
                         net (fo=1, routed)           0.000    29.689    Concurrent_loop_for_pixels[0].U1/result[7]_i_56_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    29.948 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.948    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.001 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.524    30.524    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X10Y77         LUT2 (Prop_lut2_I0_O)        0.043    30.567 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_61/O
                         net (fo=1, routed)           0.000    30.567    Concurrent_loop_for_pixels[0].U1/result[7]_i_61_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.813 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.813    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_33_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.867 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20/CO[3]
                         net (fo=17, routed)          0.581    31.448    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20_n_0
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.043    31.491 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_66/O
                         net (fo=1, routed)           0.000    31.491    Concurrent_loop_for_pixels[0].U1/result[7]_i_66_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    31.750 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.750    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.803 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          0.602    32.406    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.043    32.449 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_48/O
                         net (fo=1, routed)           0.000    32.449    Concurrent_loop_for_pixels[0].U1/result[3]_i_48_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    32.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.695    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.590    33.339    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X9Y73          LUT2 (Prop_lut2_I0_O)        0.043    33.382 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_43/O
                         net (fo=1, routed)           0.000    33.382    Concurrent_loop_for_pixels[0].U1/result[3]_i_43_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    33.641 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.641    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.694 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.510    34.204    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.043    34.247 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_38/O
                         net (fo=1, routed)           0.000    34.247    Concurrent_loop_for_pixels[0].U1/result[3]_i_38_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    34.493 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.493    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.547 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.526    35.074    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X7Y74          LUT2 (Prop_lut2_I0_O)        0.043    35.117 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_61/O
                         net (fo=1, routed)           0.000    35.117    Concurrent_loop_for_pixels[0].U1/result[3]_i_61_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    35.376 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.007    35.383    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.436 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.436    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    35.547 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.227    35.774    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    36.142 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.142    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    36.308 f  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/O[1]
                         net (fo=1, routed)           0.278    36.586    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_6
    SLICE_X6Y78          LUT3 (Prop_lut3_I0_O)        0.123    36.709 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_11/O
                         net (fo=1, routed)           0.000    36.709    Concurrent_loop_for_pixels[0].U1/result[7]_i_11_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    36.892 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.892    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_4_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.946 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.946    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_4_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.000 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.000    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_10_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.054 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.054    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.108 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.108    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    37.259 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3/O[3]
                         net (fo=1, routed)           0.365    37.624    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3_n_4
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.120    37.744 r  Concurrent_loop_for_pixels[0].U1/result[27]_i_1/O
                         net (fo=1, routed)           0.000    37.744    Concurrent_loop_for_pixels[0].U1/result[27]
    SLICE_X4Y84          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.404    10.582    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y84          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[27]/C
                         clock pessimism              0.000    10.582    
                         clock uncertainty           -0.035    10.546    
    SLICE_X4Y84          FDCE (Setup_fdce_C_D)        0.065    10.611    Concurrent_loop_for_pixels[0].U1/result_reg[27]
  -------------------------------------------------------------------
                         required time                         10.611    
                         arrival time                         -37.744    
  -------------------------------------------------------------------
                         slack                                -27.133    

Slack (VIOLATED) :        -27.097ns  (required time - arrival time)
  Source:                 weight[5]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        30.676ns  (logic 13.317ns (43.411%)  route 17.359ns (56.589%))
  Logic Levels:           99  (CARRY4=69 IBUF=1 LUT1=1 LUT2=24 LUT3=2 LUT4=1 LUT5=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 10.582 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AH16                                              0.000     7.000 r  weight[5] (IN)
                         net (fo=0)                   0.000     7.000    weight[5]
    AH16                 IBUF (Prop_ibuf_I_O)         0.828     7.828 r  weight_IBUF[5]_inst/O
                         net (fo=1, routed)           1.009     8.837    Concurrent_loop_for_pixels[0].U1/weight[5]
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.043     8.880 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_16/O
                         net (fo=1, routed)           0.000     8.880    Concurrent_loop_for_pixels[0].U1/result[7]_i_16_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.136 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.136    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_5_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.190 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.190    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.302 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.241     9.543    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.127     9.670 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_51/O
                         net (fo=1, routed)           0.193     9.863    Concurrent_loop_for_pixels[0].U1/result[15]_i_51_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    10.053 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.053    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.192 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.452    10.643    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.131    10.774 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_20/O
                         net (fo=1, routed)           0.000    10.774    Concurrent_loop_for_pixels[0].U1/result[15]_i_20_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.030 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.030    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.195 f  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/O[1]
                         net (fo=5, routed)           0.447    11.643    Concurrent_loop_for_pixels[0].U1/p_0_in[17]
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.125    11.768 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_112/O
                         net (fo=1, routed)           0.000    11.768    Concurrent_loop_for_pixels[0].U1/result[23]_i_112_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    12.027 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_84/CO[3]
                         net (fo=1, routed)           0.000    12.027    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_84_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.080 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.438    12.518    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X1Y84          LUT3 (Prop_lut3_I1_O)        0.043    12.561 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_99/O
                         net (fo=1, routed)           0.109    12.670    Concurrent_loop_for_pixels[0].U1/result[23]_i_99_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.302    12.972 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/O[2]
                         net (fo=1, routed)           0.325    13.297    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_5
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.127    13.424 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_69/O
                         net (fo=1, routed)           0.000    13.424    Concurrent_loop_for_pixels[0].U1/result[23]_i_69_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.617 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.617    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.727 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.447    14.174    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y84          LUT2 (Prop_lut2_I0_O)        0.129    14.303 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_49/O
                         net (fo=1, routed)           0.000    14.303    Concurrent_loop_for_pixels[0].U1/result[23]_i_49_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.483 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.483    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.537 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.494    15.032    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    15.319 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.319    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.372 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.592    15.963    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I0_O)        0.043    16.006 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_57/O
                         net (fo=1, routed)           0.000    16.006    Concurrent_loop_for_pixels[0].U1/result[23]_i_57_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    16.265 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.265    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.318 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.599    16.917    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.043    16.960 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_62/O
                         net (fo=1, routed)           0.000    16.960    Concurrent_loop_for_pixels[0].U1/result[23]_i_62_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.206 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.206    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.260 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          0.501    17.761    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    18.048 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.048    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.101 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.496    18.597    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.043    18.640 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_44/O
                         net (fo=1, routed)           0.000    18.640    Concurrent_loop_for_pixels[0].U1/result[19]_i_44_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    18.899 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.899    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.952 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/CO[3]
                         net (fo=17, routed)          0.582    19.534    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_0
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.043    19.577 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_49/O
                         net (fo=1, routed)           0.000    19.577    Concurrent_loop_for_pixels[0].U1/result[19]_i_49_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    19.836 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.836    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.889 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.646    20.535    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.043    20.578 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_105/O
                         net (fo=1, routed)           0.000    20.578    Concurrent_loop_for_pixels[0].U1/result[15]_i_105_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.837 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.837    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.890 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.676    21.566    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X9Y83          LUT2 (Prop_lut2_I0_O)        0.043    21.609 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_100/O
                         net (fo=1, routed)           0.000    21.609    Concurrent_loop_for_pixels[0].U1/result[15]_i_100_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.868 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    21.868    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.921 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.529    22.451    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    22.748 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.748    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.802 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.510    23.312    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.043    23.355 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_115/O
                         net (fo=1, routed)           0.000    23.355    Concurrent_loop_for_pixels[0].U1/result[15]_i_115_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    23.614 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.614    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.667 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.531    24.197    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.043    24.240 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_120/O
                         net (fo=1, routed)           0.000    24.240    Concurrent_loop_for_pixels[0].U1/result[15]_i_120_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    24.486 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.486    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.540 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.588    25.128    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043    25.171 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_51/O
                         net (fo=1, routed)           0.000    25.171    Concurrent_loop_for_pixels[0].U1/result[11]_i_51_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    25.430 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.430    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.483 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.581    26.064    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.107 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_56/O
                         net (fo=1, routed)           0.000    26.107    Concurrent_loop_for_pixels[0].U1/result[11]_i_56_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    26.353 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.353    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.407 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.493    26.900    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.943 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_61/O
                         net (fo=1, routed)           0.000    26.943    Concurrent_loop_for_pixels[0].U1/result[11]_i_61_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    27.202 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.202    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.255 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/CO[3]
                         net (fo=17, routed)          0.584    27.839    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_0
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.043    27.882 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_66/O
                         net (fo=1, routed)           0.000    27.882    Concurrent_loop_for_pixels[0].U1/result[11]_i_66_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    28.128 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.128    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.182 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.598    28.780    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.043    28.823 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_51/O
                         net (fo=1, routed)           0.000    28.823    Concurrent_loop_for_pixels[0].U1/result[7]_i_51_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.069 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.069    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.123 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.522    29.646    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.043    29.689 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_56/O
                         net (fo=1, routed)           0.000    29.689    Concurrent_loop_for_pixels[0].U1/result[7]_i_56_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    29.948 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.948    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.001 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.524    30.524    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X10Y77         LUT2 (Prop_lut2_I0_O)        0.043    30.567 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_61/O
                         net (fo=1, routed)           0.000    30.567    Concurrent_loop_for_pixels[0].U1/result[7]_i_61_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.813 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.813    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_33_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.867 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20/CO[3]
                         net (fo=17, routed)          0.581    31.448    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20_n_0
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.043    31.491 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_66/O
                         net (fo=1, routed)           0.000    31.491    Concurrent_loop_for_pixels[0].U1/result[7]_i_66_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    31.750 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.750    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.803 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          0.602    32.406    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.043    32.449 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_48/O
                         net (fo=1, routed)           0.000    32.449    Concurrent_loop_for_pixels[0].U1/result[3]_i_48_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    32.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.695    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.590    33.339    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X9Y73          LUT2 (Prop_lut2_I0_O)        0.043    33.382 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_43/O
                         net (fo=1, routed)           0.000    33.382    Concurrent_loop_for_pixels[0].U1/result[3]_i_43_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    33.641 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.641    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.694 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.510    34.204    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.043    34.247 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_38/O
                         net (fo=1, routed)           0.000    34.247    Concurrent_loop_for_pixels[0].U1/result[3]_i_38_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    34.493 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.493    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.547 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.526    35.074    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X7Y74          LUT2 (Prop_lut2_I0_O)        0.043    35.117 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_61/O
                         net (fo=1, routed)           0.000    35.117    Concurrent_loop_for_pixels[0].U1/result[3]_i_61_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    35.376 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.007    35.383    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.436 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.436    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    35.547 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.227    35.774    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    36.142 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.142    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    36.308 f  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/O[1]
                         net (fo=1, routed)           0.278    36.586    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_6
    SLICE_X6Y78          LUT3 (Prop_lut3_I0_O)        0.123    36.709 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_11/O
                         net (fo=1, routed)           0.000    36.709    Concurrent_loop_for_pixels[0].U1/result[7]_i_11_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    36.892 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.892    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_4_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.946 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.946    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_4_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.000 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.000    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_10_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.054 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.054    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.108 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.108    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    37.220 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3/O[2]
                         net (fo=1, routed)           0.329    37.549    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3_n_5
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.127    37.676 r  Concurrent_loop_for_pixels[0].U1/result[26]_i_1/O
                         net (fo=1, routed)           0.000    37.676    Concurrent_loop_for_pixels[0].U1/result[26]
    SLICE_X3Y82          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.404    10.582    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y82          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[26]/C
                         clock pessimism              0.000    10.582    
                         clock uncertainty           -0.035    10.546    
    SLICE_X3Y82          FDCE (Setup_fdce_C_D)        0.033    10.579    Concurrent_loop_for_pixels[0].U1/result_reg[26]
  -------------------------------------------------------------------
                         required time                         10.579    
                         arrival time                         -37.676    
  -------------------------------------------------------------------
                         slack                                -27.097    

Slack (VIOLATED) :        -27.060ns  (required time - arrival time)
  Source:                 weight[5]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        30.642ns  (logic 13.368ns (43.627%)  route 17.274ns (56.373%))
  Logic Levels:           99  (CARRY4=69 IBUF=1 LUT1=1 LUT2=24 LUT3=2 LUT4=1 LUT5=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 10.583 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AH16                                              0.000     7.000 r  weight[5] (IN)
                         net (fo=0)                   0.000     7.000    weight[5]
    AH16                 IBUF (Prop_ibuf_I_O)         0.828     7.828 r  weight_IBUF[5]_inst/O
                         net (fo=1, routed)           1.009     8.837    Concurrent_loop_for_pixels[0].U1/weight[5]
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.043     8.880 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_16/O
                         net (fo=1, routed)           0.000     8.880    Concurrent_loop_for_pixels[0].U1/result[7]_i_16_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.136 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.136    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_5_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.190 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.190    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.302 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.241     9.543    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.127     9.670 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_51/O
                         net (fo=1, routed)           0.193     9.863    Concurrent_loop_for_pixels[0].U1/result[15]_i_51_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    10.053 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.053    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.192 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.452    10.643    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.131    10.774 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_20/O
                         net (fo=1, routed)           0.000    10.774    Concurrent_loop_for_pixels[0].U1/result[15]_i_20_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.030 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.030    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.195 f  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/O[1]
                         net (fo=5, routed)           0.447    11.643    Concurrent_loop_for_pixels[0].U1/p_0_in[17]
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.125    11.768 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_112/O
                         net (fo=1, routed)           0.000    11.768    Concurrent_loop_for_pixels[0].U1/result[23]_i_112_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    12.027 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_84/CO[3]
                         net (fo=1, routed)           0.000    12.027    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_84_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.080 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.438    12.518    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X1Y84          LUT3 (Prop_lut3_I1_O)        0.043    12.561 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_99/O
                         net (fo=1, routed)           0.109    12.670    Concurrent_loop_for_pixels[0].U1/result[23]_i_99_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.302    12.972 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/O[2]
                         net (fo=1, routed)           0.325    13.297    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_5
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.127    13.424 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_69/O
                         net (fo=1, routed)           0.000    13.424    Concurrent_loop_for_pixels[0].U1/result[23]_i_69_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.617 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.617    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.727 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.447    14.174    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y84          LUT2 (Prop_lut2_I0_O)        0.129    14.303 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_49/O
                         net (fo=1, routed)           0.000    14.303    Concurrent_loop_for_pixels[0].U1/result[23]_i_49_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.483 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.483    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.537 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.494    15.032    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    15.319 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.319    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.372 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.592    15.963    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I0_O)        0.043    16.006 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_57/O
                         net (fo=1, routed)           0.000    16.006    Concurrent_loop_for_pixels[0].U1/result[23]_i_57_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    16.265 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.265    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.318 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.599    16.917    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.043    16.960 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_62/O
                         net (fo=1, routed)           0.000    16.960    Concurrent_loop_for_pixels[0].U1/result[23]_i_62_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.206 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.206    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.260 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          0.501    17.761    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    18.048 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.048    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.101 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.496    18.597    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.043    18.640 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_44/O
                         net (fo=1, routed)           0.000    18.640    Concurrent_loop_for_pixels[0].U1/result[19]_i_44_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    18.899 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.899    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.952 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/CO[3]
                         net (fo=17, routed)          0.582    19.534    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_0
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.043    19.577 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_49/O
                         net (fo=1, routed)           0.000    19.577    Concurrent_loop_for_pixels[0].U1/result[19]_i_49_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    19.836 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.836    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.889 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.646    20.535    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.043    20.578 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_105/O
                         net (fo=1, routed)           0.000    20.578    Concurrent_loop_for_pixels[0].U1/result[15]_i_105_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.837 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.837    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.890 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.676    21.566    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X9Y83          LUT2 (Prop_lut2_I0_O)        0.043    21.609 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_100/O
                         net (fo=1, routed)           0.000    21.609    Concurrent_loop_for_pixels[0].U1/result[15]_i_100_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.868 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    21.868    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.921 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.529    22.451    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    22.748 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.748    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.802 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.510    23.312    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.043    23.355 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_115/O
                         net (fo=1, routed)           0.000    23.355    Concurrent_loop_for_pixels[0].U1/result[15]_i_115_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    23.614 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.614    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.667 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.531    24.197    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.043    24.240 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_120/O
                         net (fo=1, routed)           0.000    24.240    Concurrent_loop_for_pixels[0].U1/result[15]_i_120_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    24.486 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.486    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.540 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.588    25.128    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043    25.171 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_51/O
                         net (fo=1, routed)           0.000    25.171    Concurrent_loop_for_pixels[0].U1/result[11]_i_51_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    25.430 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.430    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.483 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.581    26.064    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.107 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_56/O
                         net (fo=1, routed)           0.000    26.107    Concurrent_loop_for_pixels[0].U1/result[11]_i_56_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    26.353 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.353    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.407 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.493    26.900    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.943 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_61/O
                         net (fo=1, routed)           0.000    26.943    Concurrent_loop_for_pixels[0].U1/result[11]_i_61_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    27.202 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.202    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.255 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/CO[3]
                         net (fo=17, routed)          0.584    27.839    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_0
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.043    27.882 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_66/O
                         net (fo=1, routed)           0.000    27.882    Concurrent_loop_for_pixels[0].U1/result[11]_i_66_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    28.128 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.128    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.182 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.598    28.780    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.043    28.823 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_51/O
                         net (fo=1, routed)           0.000    28.823    Concurrent_loop_for_pixels[0].U1/result[7]_i_51_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.069 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.069    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.123 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.522    29.646    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.043    29.689 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_56/O
                         net (fo=1, routed)           0.000    29.689    Concurrent_loop_for_pixels[0].U1/result[7]_i_56_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    29.948 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.948    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.001 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.524    30.524    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X10Y77         LUT2 (Prop_lut2_I0_O)        0.043    30.567 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_61/O
                         net (fo=1, routed)           0.000    30.567    Concurrent_loop_for_pixels[0].U1/result[7]_i_61_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.813 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.813    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_33_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.867 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20/CO[3]
                         net (fo=17, routed)          0.581    31.448    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20_n_0
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.043    31.491 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_66/O
                         net (fo=1, routed)           0.000    31.491    Concurrent_loop_for_pixels[0].U1/result[7]_i_66_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    31.750 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.750    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.803 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          0.602    32.406    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.043    32.449 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_48/O
                         net (fo=1, routed)           0.000    32.449    Concurrent_loop_for_pixels[0].U1/result[3]_i_48_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    32.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.695    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.590    33.339    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X9Y73          LUT2 (Prop_lut2_I0_O)        0.043    33.382 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_43/O
                         net (fo=1, routed)           0.000    33.382    Concurrent_loop_for_pixels[0].U1/result[3]_i_43_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    33.641 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.641    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.694 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.510    34.204    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.043    34.247 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_38/O
                         net (fo=1, routed)           0.000    34.247    Concurrent_loop_for_pixels[0].U1/result[3]_i_38_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    34.493 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.493    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.547 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.526    35.074    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X7Y74          LUT2 (Prop_lut2_I0_O)        0.043    35.117 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_61/O
                         net (fo=1, routed)           0.000    35.117    Concurrent_loop_for_pixels[0].U1/result[3]_i_61_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    35.376 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.007    35.383    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.436 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.436    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    35.547 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.227    35.774    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    36.142 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.142    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    36.308 f  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/O[1]
                         net (fo=1, routed)           0.278    36.586    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_6
    SLICE_X6Y78          LUT3 (Prop_lut3_I0_O)        0.123    36.709 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_11/O
                         net (fo=1, routed)           0.000    36.709    Concurrent_loop_for_pixels[0].U1/result[7]_i_11_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    36.892 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.892    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_4_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.946 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.946    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_4_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.000 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.000    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_10_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.054 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.054    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.108 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.108    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    37.273 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.244    37.517    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3_n_6
    SLICE_X7Y85          LUT5 (Prop_lut5_I4_O)        0.125    37.642 r  Concurrent_loop_for_pixels[0].U1/result[25]_i_1/O
                         net (fo=1, routed)           0.000    37.642    Concurrent_loop_for_pixels[0].U1/result[25]
    SLICE_X7Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.405    10.583    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X7Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[25]/C
                         clock pessimism              0.000    10.583    
                         clock uncertainty           -0.035    10.547    
    SLICE_X7Y85          FDCE (Setup_fdce_C_D)        0.034    10.581    Concurrent_loop_for_pixels[0].U1/result_reg[25]
  -------------------------------------------------------------------
                         required time                         10.581    
                         arrival time                         -37.642    
  -------------------------------------------------------------------
                         slack                                -27.060    

Slack (VIOLATED) :        -27.038ns  (required time - arrival time)
  Source:                 weight[5]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        30.619ns  (logic 13.314ns (43.483%)  route 17.305ns (56.517%))
  Logic Levels:           98  (CARRY4=68 IBUF=1 LUT1=1 LUT2=24 LUT3=2 LUT4=1 LUT5=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 10.582 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AH16                                              0.000     7.000 r  weight[5] (IN)
                         net (fo=0)                   0.000     7.000    weight[5]
    AH16                 IBUF (Prop_ibuf_I_O)         0.828     7.828 r  weight_IBUF[5]_inst/O
                         net (fo=1, routed)           1.009     8.837    Concurrent_loop_for_pixels[0].U1/weight[5]
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.043     8.880 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_16/O
                         net (fo=1, routed)           0.000     8.880    Concurrent_loop_for_pixels[0].U1/result[7]_i_16_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.136 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.136    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_5_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.190 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.190    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.302 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.241     9.543    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.127     9.670 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_51/O
                         net (fo=1, routed)           0.193     9.863    Concurrent_loop_for_pixels[0].U1/result[15]_i_51_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    10.053 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.053    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.192 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.452    10.643    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.131    10.774 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_20/O
                         net (fo=1, routed)           0.000    10.774    Concurrent_loop_for_pixels[0].U1/result[15]_i_20_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.030 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.030    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.195 f  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/O[1]
                         net (fo=5, routed)           0.447    11.643    Concurrent_loop_for_pixels[0].U1/p_0_in[17]
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.125    11.768 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_112/O
                         net (fo=1, routed)           0.000    11.768    Concurrent_loop_for_pixels[0].U1/result[23]_i_112_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    12.027 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_84/CO[3]
                         net (fo=1, routed)           0.000    12.027    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_84_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.080 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.438    12.518    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X1Y84          LUT3 (Prop_lut3_I1_O)        0.043    12.561 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_99/O
                         net (fo=1, routed)           0.109    12.670    Concurrent_loop_for_pixels[0].U1/result[23]_i_99_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.302    12.972 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/O[2]
                         net (fo=1, routed)           0.325    13.297    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_5
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.127    13.424 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_69/O
                         net (fo=1, routed)           0.000    13.424    Concurrent_loop_for_pixels[0].U1/result[23]_i_69_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.617 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.617    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.727 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.447    14.174    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y84          LUT2 (Prop_lut2_I0_O)        0.129    14.303 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_49/O
                         net (fo=1, routed)           0.000    14.303    Concurrent_loop_for_pixels[0].U1/result[23]_i_49_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.483 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.483    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.537 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.494    15.032    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    15.319 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.319    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.372 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.592    15.963    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I0_O)        0.043    16.006 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_57/O
                         net (fo=1, routed)           0.000    16.006    Concurrent_loop_for_pixels[0].U1/result[23]_i_57_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    16.265 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.265    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.318 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.599    16.917    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.043    16.960 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_62/O
                         net (fo=1, routed)           0.000    16.960    Concurrent_loop_for_pixels[0].U1/result[23]_i_62_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.206 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.206    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.260 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          0.501    17.761    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    18.048 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.048    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.101 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.496    18.597    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.043    18.640 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_44/O
                         net (fo=1, routed)           0.000    18.640    Concurrent_loop_for_pixels[0].U1/result[19]_i_44_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    18.899 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.899    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.952 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/CO[3]
                         net (fo=17, routed)          0.582    19.534    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_0
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.043    19.577 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_49/O
                         net (fo=1, routed)           0.000    19.577    Concurrent_loop_for_pixels[0].U1/result[19]_i_49_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    19.836 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.836    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.889 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.646    20.535    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.043    20.578 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_105/O
                         net (fo=1, routed)           0.000    20.578    Concurrent_loop_for_pixels[0].U1/result[15]_i_105_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.837 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.837    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.890 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.676    21.566    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X9Y83          LUT2 (Prop_lut2_I0_O)        0.043    21.609 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_100/O
                         net (fo=1, routed)           0.000    21.609    Concurrent_loop_for_pixels[0].U1/result[15]_i_100_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.868 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    21.868    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.921 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.529    22.451    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    22.748 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.748    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.802 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.510    23.312    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.043    23.355 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_115/O
                         net (fo=1, routed)           0.000    23.355    Concurrent_loop_for_pixels[0].U1/result[15]_i_115_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    23.614 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.614    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.667 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.531    24.197    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.043    24.240 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_120/O
                         net (fo=1, routed)           0.000    24.240    Concurrent_loop_for_pixels[0].U1/result[15]_i_120_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    24.486 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.486    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.540 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.588    25.128    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043    25.171 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_51/O
                         net (fo=1, routed)           0.000    25.171    Concurrent_loop_for_pixels[0].U1/result[11]_i_51_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    25.430 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.430    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.483 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.581    26.064    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.107 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_56/O
                         net (fo=1, routed)           0.000    26.107    Concurrent_loop_for_pixels[0].U1/result[11]_i_56_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    26.353 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.353    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.407 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.493    26.900    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.943 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_61/O
                         net (fo=1, routed)           0.000    26.943    Concurrent_loop_for_pixels[0].U1/result[11]_i_61_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    27.202 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.202    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.255 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/CO[3]
                         net (fo=17, routed)          0.584    27.839    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_0
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.043    27.882 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_66/O
                         net (fo=1, routed)           0.000    27.882    Concurrent_loop_for_pixels[0].U1/result[11]_i_66_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    28.128 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.128    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.182 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.598    28.780    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.043    28.823 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_51/O
                         net (fo=1, routed)           0.000    28.823    Concurrent_loop_for_pixels[0].U1/result[7]_i_51_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.069 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.069    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.123 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.522    29.646    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.043    29.689 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_56/O
                         net (fo=1, routed)           0.000    29.689    Concurrent_loop_for_pixels[0].U1/result[7]_i_56_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    29.948 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.948    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.001 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.524    30.524    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X10Y77         LUT2 (Prop_lut2_I0_O)        0.043    30.567 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_61/O
                         net (fo=1, routed)           0.000    30.567    Concurrent_loop_for_pixels[0].U1/result[7]_i_61_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.813 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.813    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_33_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.867 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20/CO[3]
                         net (fo=17, routed)          0.581    31.448    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20_n_0
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.043    31.491 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_66/O
                         net (fo=1, routed)           0.000    31.491    Concurrent_loop_for_pixels[0].U1/result[7]_i_66_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    31.750 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.750    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.803 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          0.602    32.406    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.043    32.449 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_48/O
                         net (fo=1, routed)           0.000    32.449    Concurrent_loop_for_pixels[0].U1/result[3]_i_48_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    32.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.695    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.590    33.339    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X9Y73          LUT2 (Prop_lut2_I0_O)        0.043    33.382 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_43/O
                         net (fo=1, routed)           0.000    33.382    Concurrent_loop_for_pixels[0].U1/result[3]_i_43_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    33.641 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.641    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.694 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.510    34.204    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.043    34.247 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_38/O
                         net (fo=1, routed)           0.000    34.247    Concurrent_loop_for_pixels[0].U1/result[3]_i_38_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    34.493 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.493    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.547 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.526    35.074    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X7Y74          LUT2 (Prop_lut2_I0_O)        0.043    35.117 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_61/O
                         net (fo=1, routed)           0.000    35.117    Concurrent_loop_for_pixels[0].U1/result[3]_i_61_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    35.376 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.007    35.383    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.436 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.436    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    35.547 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.227    35.774    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    36.142 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.142    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    36.308 f  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/O[1]
                         net (fo=1, routed)           0.278    36.586    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_6
    SLICE_X6Y78          LUT3 (Prop_lut3_I0_O)        0.123    36.709 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_11/O
                         net (fo=1, routed)           0.000    36.709    Concurrent_loop_for_pixels[0].U1/result[7]_i_11_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    36.892 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.892    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_4_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.946 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.946    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_4_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.000 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.000    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_10_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.054 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.054    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    37.219 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.275    37.494    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3_n_6
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.125    37.619 r  Concurrent_loop_for_pixels[0].U1/result[21]_i_1/O
                         net (fo=1, routed)           0.000    37.619    Concurrent_loop_for_pixels[0].U1/result[21]
    SLICE_X3Y82          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.404    10.582    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y82          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[21]/C
                         clock pessimism              0.000    10.582    
                         clock uncertainty           -0.035    10.546    
    SLICE_X3Y82          FDCE (Setup_fdce_C_D)        0.034    10.580    Concurrent_loop_for_pixels[0].U1/result_reg[21]
  -------------------------------------------------------------------
                         required time                         10.580    
                         arrival time                         -37.619    
  -------------------------------------------------------------------
                         slack                                -27.038    

Slack (VIOLATED) :        -27.036ns  (required time - arrival time)
  Source:                 weight[5]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        30.617ns  (logic 13.403ns (43.775%)  route 17.215ns (56.225%))
  Logic Levels:           100  (CARRY4=70 IBUF=1 LUT1=1 LUT2=24 LUT3=2 LUT4=1 LUT5=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 10.583 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AH16                                              0.000     7.000 r  weight[5] (IN)
                         net (fo=0)                   0.000     7.000    weight[5]
    AH16                 IBUF (Prop_ibuf_I_O)         0.828     7.828 r  weight_IBUF[5]_inst/O
                         net (fo=1, routed)           1.009     8.837    Concurrent_loop_for_pixels[0].U1/weight[5]
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.043     8.880 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_16/O
                         net (fo=1, routed)           0.000     8.880    Concurrent_loop_for_pixels[0].U1/result[7]_i_16_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.136 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.136    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_5_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.190 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.190    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.302 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.241     9.543    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.127     9.670 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_51/O
                         net (fo=1, routed)           0.193     9.863    Concurrent_loop_for_pixels[0].U1/result[15]_i_51_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    10.053 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.053    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.192 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.452    10.643    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.131    10.774 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_20/O
                         net (fo=1, routed)           0.000    10.774    Concurrent_loop_for_pixels[0].U1/result[15]_i_20_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.030 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.030    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.195 f  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/O[1]
                         net (fo=5, routed)           0.447    11.643    Concurrent_loop_for_pixels[0].U1/p_0_in[17]
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.125    11.768 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_112/O
                         net (fo=1, routed)           0.000    11.768    Concurrent_loop_for_pixels[0].U1/result[23]_i_112_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    12.027 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_84/CO[3]
                         net (fo=1, routed)           0.000    12.027    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_84_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.080 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.438    12.518    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X1Y84          LUT3 (Prop_lut3_I1_O)        0.043    12.561 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_99/O
                         net (fo=1, routed)           0.109    12.670    Concurrent_loop_for_pixels[0].U1/result[23]_i_99_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.302    12.972 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/O[2]
                         net (fo=1, routed)           0.325    13.297    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_5
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.127    13.424 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_69/O
                         net (fo=1, routed)           0.000    13.424    Concurrent_loop_for_pixels[0].U1/result[23]_i_69_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.617 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.617    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.727 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.447    14.174    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y84          LUT2 (Prop_lut2_I0_O)        0.129    14.303 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_49/O
                         net (fo=1, routed)           0.000    14.303    Concurrent_loop_for_pixels[0].U1/result[23]_i_49_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.483 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.483    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.537 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.494    15.032    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    15.319 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.319    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.372 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.592    15.963    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I0_O)        0.043    16.006 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_57/O
                         net (fo=1, routed)           0.000    16.006    Concurrent_loop_for_pixels[0].U1/result[23]_i_57_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    16.265 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.265    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.318 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.599    16.917    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.043    16.960 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_62/O
                         net (fo=1, routed)           0.000    16.960    Concurrent_loop_for_pixels[0].U1/result[23]_i_62_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.206 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.206    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.260 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          0.501    17.761    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    18.048 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.048    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.101 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.496    18.597    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.043    18.640 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_44/O
                         net (fo=1, routed)           0.000    18.640    Concurrent_loop_for_pixels[0].U1/result[19]_i_44_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    18.899 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.899    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.952 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/CO[3]
                         net (fo=17, routed)          0.582    19.534    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_0
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.043    19.577 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_49/O
                         net (fo=1, routed)           0.000    19.577    Concurrent_loop_for_pixels[0].U1/result[19]_i_49_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    19.836 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.836    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.889 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.646    20.535    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.043    20.578 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_105/O
                         net (fo=1, routed)           0.000    20.578    Concurrent_loop_for_pixels[0].U1/result[15]_i_105_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.837 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.837    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.890 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.676    21.566    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X9Y83          LUT2 (Prop_lut2_I0_O)        0.043    21.609 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_100/O
                         net (fo=1, routed)           0.000    21.609    Concurrent_loop_for_pixels[0].U1/result[15]_i_100_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.868 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    21.868    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.921 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.529    22.451    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    22.748 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.748    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.802 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.510    23.312    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.043    23.355 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_115/O
                         net (fo=1, routed)           0.000    23.355    Concurrent_loop_for_pixels[0].U1/result[15]_i_115_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    23.614 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.614    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.667 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.531    24.197    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.043    24.240 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_120/O
                         net (fo=1, routed)           0.000    24.240    Concurrent_loop_for_pixels[0].U1/result[15]_i_120_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    24.486 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.486    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.540 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.588    25.128    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043    25.171 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_51/O
                         net (fo=1, routed)           0.000    25.171    Concurrent_loop_for_pixels[0].U1/result[11]_i_51_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    25.430 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.430    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.483 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.581    26.064    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.107 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_56/O
                         net (fo=1, routed)           0.000    26.107    Concurrent_loop_for_pixels[0].U1/result[11]_i_56_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    26.353 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.353    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.407 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.493    26.900    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.943 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_61/O
                         net (fo=1, routed)           0.000    26.943    Concurrent_loop_for_pixels[0].U1/result[11]_i_61_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    27.202 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.202    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.255 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/CO[3]
                         net (fo=17, routed)          0.584    27.839    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_0
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.043    27.882 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_66/O
                         net (fo=1, routed)           0.000    27.882    Concurrent_loop_for_pixels[0].U1/result[11]_i_66_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    28.128 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.128    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.182 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.598    28.780    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.043    28.823 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_51/O
                         net (fo=1, routed)           0.000    28.823    Concurrent_loop_for_pixels[0].U1/result[7]_i_51_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.069 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.069    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.123 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.522    29.646    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.043    29.689 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_56/O
                         net (fo=1, routed)           0.000    29.689    Concurrent_loop_for_pixels[0].U1/result[7]_i_56_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    29.948 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.948    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.001 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.524    30.524    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X10Y77         LUT2 (Prop_lut2_I0_O)        0.043    30.567 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_61/O
                         net (fo=1, routed)           0.000    30.567    Concurrent_loop_for_pixels[0].U1/result[7]_i_61_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.813 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.813    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_33_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.867 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20/CO[3]
                         net (fo=17, routed)          0.581    31.448    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20_n_0
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.043    31.491 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_66/O
                         net (fo=1, routed)           0.000    31.491    Concurrent_loop_for_pixels[0].U1/result[7]_i_66_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    31.750 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.750    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.803 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          0.602    32.406    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.043    32.449 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_48/O
                         net (fo=1, routed)           0.000    32.449    Concurrent_loop_for_pixels[0].U1/result[3]_i_48_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    32.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.695    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.590    33.339    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X9Y73          LUT2 (Prop_lut2_I0_O)        0.043    33.382 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_43/O
                         net (fo=1, routed)           0.000    33.382    Concurrent_loop_for_pixels[0].U1/result[3]_i_43_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    33.641 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.641    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.694 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.510    34.204    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.043    34.247 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_38/O
                         net (fo=1, routed)           0.000    34.247    Concurrent_loop_for_pixels[0].U1/result[3]_i_38_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    34.493 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.493    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.547 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.526    35.074    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X7Y74          LUT2 (Prop_lut2_I0_O)        0.043    35.117 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_61/O
                         net (fo=1, routed)           0.000    35.117    Concurrent_loop_for_pixels[0].U1/result[3]_i_61_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    35.376 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.007    35.383    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.436 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.436    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    35.547 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.227    35.774    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    36.142 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.142    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    36.308 f  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/O[1]
                         net (fo=1, routed)           0.278    36.586    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_6
    SLICE_X6Y78          LUT3 (Prop_lut3_I0_O)        0.123    36.709 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_11/O
                         net (fo=1, routed)           0.000    36.709    Concurrent_loop_for_pixels[0].U1/result[7]_i_11_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    36.892 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.892    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_4_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.946 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.946    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_4_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.000 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.000    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_10_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.054 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.054    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.108 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.108    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.162 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.162    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    37.313 r  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_4/O[3]
                         net (fo=1, routed)           0.185    37.497    Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_4_n_4
    SLICE_X7Y85          LUT5 (Prop_lut5_I4_O)        0.120    37.617 r  Concurrent_loop_for_pixels[0].U1/result[31]_i_1/O
                         net (fo=1, routed)           0.000    37.617    Concurrent_loop_for_pixels[0].U1/result[31]
    SLICE_X7Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.405    10.583    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X7Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[31]/C
                         clock pessimism              0.000    10.583    
                         clock uncertainty           -0.035    10.547    
    SLICE_X7Y85          FDCE (Setup_fdce_C_D)        0.034    10.581    Concurrent_loop_for_pixels[0].U1/result_reg[31]
  -------------------------------------------------------------------
                         required time                         10.581    
                         arrival time                         -37.617    
  -------------------------------------------------------------------
                         slack                                -27.036    

Slack (VIOLATED) :        -27.027ns  (required time - arrival time)
  Source:                 weight[5]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        30.639ns  (logic 13.422ns (43.807%)  route 17.217ns (56.193%))
  Logic Levels:           100  (CARRY4=70 IBUF=1 LUT1=1 LUT2=24 LUT3=2 LUT4=1 LUT5=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 10.583 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AH16                                              0.000     7.000 r  weight[5] (IN)
                         net (fo=0)                   0.000     7.000    weight[5]
    AH16                 IBUF (Prop_ibuf_I_O)         0.828     7.828 r  weight_IBUF[5]_inst/O
                         net (fo=1, routed)           1.009     8.837    Concurrent_loop_for_pixels[0].U1/weight[5]
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.043     8.880 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_16/O
                         net (fo=1, routed)           0.000     8.880    Concurrent_loop_for_pixels[0].U1/result[7]_i_16_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.136 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.136    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_5_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.190 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.190    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.302 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.241     9.543    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.127     9.670 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_51/O
                         net (fo=1, routed)           0.193     9.863    Concurrent_loop_for_pixels[0].U1/result[15]_i_51_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    10.053 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.053    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.192 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.452    10.643    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.131    10.774 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_20/O
                         net (fo=1, routed)           0.000    10.774    Concurrent_loop_for_pixels[0].U1/result[15]_i_20_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.030 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.030    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.195 f  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/O[1]
                         net (fo=5, routed)           0.447    11.643    Concurrent_loop_for_pixels[0].U1/p_0_in[17]
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.125    11.768 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_112/O
                         net (fo=1, routed)           0.000    11.768    Concurrent_loop_for_pixels[0].U1/result[23]_i_112_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    12.027 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_84/CO[3]
                         net (fo=1, routed)           0.000    12.027    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_84_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.080 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.438    12.518    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X1Y84          LUT3 (Prop_lut3_I1_O)        0.043    12.561 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_99/O
                         net (fo=1, routed)           0.109    12.670    Concurrent_loop_for_pixels[0].U1/result[23]_i_99_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.302    12.972 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/O[2]
                         net (fo=1, routed)           0.325    13.297    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_5
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.127    13.424 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_69/O
                         net (fo=1, routed)           0.000    13.424    Concurrent_loop_for_pixels[0].U1/result[23]_i_69_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.617 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.617    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.727 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.447    14.174    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y84          LUT2 (Prop_lut2_I0_O)        0.129    14.303 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_49/O
                         net (fo=1, routed)           0.000    14.303    Concurrent_loop_for_pixels[0].U1/result[23]_i_49_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.483 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.483    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.537 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.494    15.032    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    15.319 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.319    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.372 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.592    15.963    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I0_O)        0.043    16.006 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_57/O
                         net (fo=1, routed)           0.000    16.006    Concurrent_loop_for_pixels[0].U1/result[23]_i_57_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    16.265 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.265    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.318 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.599    16.917    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.043    16.960 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_62/O
                         net (fo=1, routed)           0.000    16.960    Concurrent_loop_for_pixels[0].U1/result[23]_i_62_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.206 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.206    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.260 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          0.501    17.761    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    18.048 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.048    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.101 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.496    18.597    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.043    18.640 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_44/O
                         net (fo=1, routed)           0.000    18.640    Concurrent_loop_for_pixels[0].U1/result[19]_i_44_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    18.899 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.899    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.952 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/CO[3]
                         net (fo=17, routed)          0.582    19.534    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_0
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.043    19.577 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_49/O
                         net (fo=1, routed)           0.000    19.577    Concurrent_loop_for_pixels[0].U1/result[19]_i_49_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    19.836 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.836    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.889 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.646    20.535    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.043    20.578 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_105/O
                         net (fo=1, routed)           0.000    20.578    Concurrent_loop_for_pixels[0].U1/result[15]_i_105_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.837 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.837    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.890 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.676    21.566    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X9Y83          LUT2 (Prop_lut2_I0_O)        0.043    21.609 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_100/O
                         net (fo=1, routed)           0.000    21.609    Concurrent_loop_for_pixels[0].U1/result[15]_i_100_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.868 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    21.868    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.921 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.529    22.451    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    22.748 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.748    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.802 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.510    23.312    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.043    23.355 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_115/O
                         net (fo=1, routed)           0.000    23.355    Concurrent_loop_for_pixels[0].U1/result[15]_i_115_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    23.614 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.614    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.667 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.531    24.197    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.043    24.240 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_120/O
                         net (fo=1, routed)           0.000    24.240    Concurrent_loop_for_pixels[0].U1/result[15]_i_120_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    24.486 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.486    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.540 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.588    25.128    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043    25.171 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_51/O
                         net (fo=1, routed)           0.000    25.171    Concurrent_loop_for_pixels[0].U1/result[11]_i_51_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    25.430 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.430    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.483 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.581    26.064    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.107 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_56/O
                         net (fo=1, routed)           0.000    26.107    Concurrent_loop_for_pixels[0].U1/result[11]_i_56_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    26.353 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.353    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.407 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.493    26.900    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.943 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_61/O
                         net (fo=1, routed)           0.000    26.943    Concurrent_loop_for_pixels[0].U1/result[11]_i_61_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    27.202 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.202    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.255 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/CO[3]
                         net (fo=17, routed)          0.584    27.839    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_0
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.043    27.882 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_66/O
                         net (fo=1, routed)           0.000    27.882    Concurrent_loop_for_pixels[0].U1/result[11]_i_66_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    28.128 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.128    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.182 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.598    28.780    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.043    28.823 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_51/O
                         net (fo=1, routed)           0.000    28.823    Concurrent_loop_for_pixels[0].U1/result[7]_i_51_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.069 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.069    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.123 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.522    29.646    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.043    29.689 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_56/O
                         net (fo=1, routed)           0.000    29.689    Concurrent_loop_for_pixels[0].U1/result[7]_i_56_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    29.948 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.948    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.001 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.524    30.524    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X10Y77         LUT2 (Prop_lut2_I0_O)        0.043    30.567 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_61/O
                         net (fo=1, routed)           0.000    30.567    Concurrent_loop_for_pixels[0].U1/result[7]_i_61_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.813 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.813    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_33_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.867 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20/CO[3]
                         net (fo=17, routed)          0.581    31.448    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20_n_0
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.043    31.491 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_66/O
                         net (fo=1, routed)           0.000    31.491    Concurrent_loop_for_pixels[0].U1/result[7]_i_66_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    31.750 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.750    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.803 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          0.602    32.406    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.043    32.449 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_48/O
                         net (fo=1, routed)           0.000    32.449    Concurrent_loop_for_pixels[0].U1/result[3]_i_48_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    32.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.695    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.590    33.339    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X9Y73          LUT2 (Prop_lut2_I0_O)        0.043    33.382 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_43/O
                         net (fo=1, routed)           0.000    33.382    Concurrent_loop_for_pixels[0].U1/result[3]_i_43_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    33.641 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.641    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.694 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.510    34.204    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.043    34.247 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_38/O
                         net (fo=1, routed)           0.000    34.247    Concurrent_loop_for_pixels[0].U1/result[3]_i_38_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    34.493 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.493    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.547 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.526    35.074    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X7Y74          LUT2 (Prop_lut2_I0_O)        0.043    35.117 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_61/O
                         net (fo=1, routed)           0.000    35.117    Concurrent_loop_for_pixels[0].U1/result[3]_i_61_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    35.376 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.007    35.383    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.436 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.436    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    35.547 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.227    35.774    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    36.142 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.142    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    36.308 f  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/O[1]
                         net (fo=1, routed)           0.278    36.586    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_6
    SLICE_X6Y78          LUT3 (Prop_lut3_I0_O)        0.123    36.709 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_11/O
                         net (fo=1, routed)           0.000    36.709    Concurrent_loop_for_pixels[0].U1/result[7]_i_11_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    36.892 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.892    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_4_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.946 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.946    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_4_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.000 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.000    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_10_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.054 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.054    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.108 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.108    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.162 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.162    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    37.327 r  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_4/O[1]
                         net (fo=1, routed)           0.187    37.514    Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_4_n_6
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.125    37.639 r  Concurrent_loop_for_pixels[0].U1/result[29]_i_1/O
                         net (fo=1, routed)           0.000    37.639    Concurrent_loop_for_pixels[0].U1/result[29]
    SLICE_X6Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.405    10.583    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X6Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[29]/C
                         clock pessimism              0.000    10.583    
                         clock uncertainty           -0.035    10.547    
    SLICE_X6Y85          FDCE (Setup_fdce_C_D)        0.065    10.612    Concurrent_loop_for_pixels[0].U1/result_reg[29]
  -------------------------------------------------------------------
                         required time                         10.612    
                         arrival time                         -37.639    
  -------------------------------------------------------------------
                         slack                                -27.027    

Slack (VIOLATED) :        -27.023ns  (required time - arrival time)
  Source:                 weight[5]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        30.656ns  (logic 13.374ns (43.626%)  route 17.282ns (56.374%))
  Logic Levels:           100  (CARRY4=70 IBUF=1 LUT1=1 LUT2=24 LUT3=2 LUT4=1 LUT5=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 10.582 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AH16                                              0.000     7.000 r  weight[5] (IN)
                         net (fo=0)                   0.000     7.000    weight[5]
    AH16                 IBUF (Prop_ibuf_I_O)         0.828     7.828 r  weight_IBUF[5]_inst/O
                         net (fo=1, routed)           1.009     8.837    Concurrent_loop_for_pixels[0].U1/weight[5]
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.043     8.880 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_16/O
                         net (fo=1, routed)           0.000     8.880    Concurrent_loop_for_pixels[0].U1/result[7]_i_16_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.136 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.136    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_5_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.190 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.190    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.302 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.241     9.543    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.127     9.670 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_51/O
                         net (fo=1, routed)           0.193     9.863    Concurrent_loop_for_pixels[0].U1/result[15]_i_51_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    10.053 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.053    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.192 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.452    10.643    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.131    10.774 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_20/O
                         net (fo=1, routed)           0.000    10.774    Concurrent_loop_for_pixels[0].U1/result[15]_i_20_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.030 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.030    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.195 f  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/O[1]
                         net (fo=5, routed)           0.447    11.643    Concurrent_loop_for_pixels[0].U1/p_0_in[17]
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.125    11.768 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_112/O
                         net (fo=1, routed)           0.000    11.768    Concurrent_loop_for_pixels[0].U1/result[23]_i_112_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    12.027 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_84/CO[3]
                         net (fo=1, routed)           0.000    12.027    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_84_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.080 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.438    12.518    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X1Y84          LUT3 (Prop_lut3_I1_O)        0.043    12.561 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_99/O
                         net (fo=1, routed)           0.109    12.670    Concurrent_loop_for_pixels[0].U1/result[23]_i_99_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.302    12.972 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/O[2]
                         net (fo=1, routed)           0.325    13.297    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_5
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.127    13.424 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_69/O
                         net (fo=1, routed)           0.000    13.424    Concurrent_loop_for_pixels[0].U1/result[23]_i_69_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.617 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.617    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.727 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.447    14.174    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y84          LUT2 (Prop_lut2_I0_O)        0.129    14.303 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_49/O
                         net (fo=1, routed)           0.000    14.303    Concurrent_loop_for_pixels[0].U1/result[23]_i_49_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.483 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.483    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.537 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.494    15.032    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    15.319 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.319    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.372 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.592    15.963    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I0_O)        0.043    16.006 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_57/O
                         net (fo=1, routed)           0.000    16.006    Concurrent_loop_for_pixels[0].U1/result[23]_i_57_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    16.265 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.265    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.318 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.599    16.917    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.043    16.960 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_62/O
                         net (fo=1, routed)           0.000    16.960    Concurrent_loop_for_pixels[0].U1/result[23]_i_62_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.206 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.206    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.260 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          0.501    17.761    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    18.048 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.048    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.101 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.496    18.597    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.043    18.640 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_44/O
                         net (fo=1, routed)           0.000    18.640    Concurrent_loop_for_pixels[0].U1/result[19]_i_44_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    18.899 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.899    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.952 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/CO[3]
                         net (fo=17, routed)          0.582    19.534    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_0
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.043    19.577 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_49/O
                         net (fo=1, routed)           0.000    19.577    Concurrent_loop_for_pixels[0].U1/result[19]_i_49_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    19.836 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.836    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.889 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.646    20.535    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.043    20.578 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_105/O
                         net (fo=1, routed)           0.000    20.578    Concurrent_loop_for_pixels[0].U1/result[15]_i_105_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.837 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.837    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.890 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.676    21.566    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X9Y83          LUT2 (Prop_lut2_I0_O)        0.043    21.609 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_100/O
                         net (fo=1, routed)           0.000    21.609    Concurrent_loop_for_pixels[0].U1/result[15]_i_100_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.868 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    21.868    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.921 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.529    22.451    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    22.748 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.748    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.802 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.510    23.312    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.043    23.355 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_115/O
                         net (fo=1, routed)           0.000    23.355    Concurrent_loop_for_pixels[0].U1/result[15]_i_115_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    23.614 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.614    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.667 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.531    24.197    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.043    24.240 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_120/O
                         net (fo=1, routed)           0.000    24.240    Concurrent_loop_for_pixels[0].U1/result[15]_i_120_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    24.486 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.486    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.540 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.588    25.128    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043    25.171 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_51/O
                         net (fo=1, routed)           0.000    25.171    Concurrent_loop_for_pixels[0].U1/result[11]_i_51_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    25.430 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.430    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.483 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.581    26.064    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.107 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_56/O
                         net (fo=1, routed)           0.000    26.107    Concurrent_loop_for_pixels[0].U1/result[11]_i_56_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    26.353 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.353    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.407 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.493    26.900    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.943 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_61/O
                         net (fo=1, routed)           0.000    26.943    Concurrent_loop_for_pixels[0].U1/result[11]_i_61_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    27.202 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.202    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.255 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/CO[3]
                         net (fo=17, routed)          0.584    27.839    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_0
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.043    27.882 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_66/O
                         net (fo=1, routed)           0.000    27.882    Concurrent_loop_for_pixels[0].U1/result[11]_i_66_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    28.128 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.128    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.182 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.598    28.780    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.043    28.823 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_51/O
                         net (fo=1, routed)           0.000    28.823    Concurrent_loop_for_pixels[0].U1/result[7]_i_51_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.069 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.069    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.123 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.522    29.646    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.043    29.689 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_56/O
                         net (fo=1, routed)           0.000    29.689    Concurrent_loop_for_pixels[0].U1/result[7]_i_56_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    29.948 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.948    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.001 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.524    30.524    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X10Y77         LUT2 (Prop_lut2_I0_O)        0.043    30.567 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_61/O
                         net (fo=1, routed)           0.000    30.567    Concurrent_loop_for_pixels[0].U1/result[7]_i_61_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.813 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.813    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_33_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.867 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20/CO[3]
                         net (fo=17, routed)          0.581    31.448    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20_n_0
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.043    31.491 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_66/O
                         net (fo=1, routed)           0.000    31.491    Concurrent_loop_for_pixels[0].U1/result[7]_i_66_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    31.750 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.750    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.803 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          0.602    32.406    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.043    32.449 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_48/O
                         net (fo=1, routed)           0.000    32.449    Concurrent_loop_for_pixels[0].U1/result[3]_i_48_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    32.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.695    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.590    33.339    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X9Y73          LUT2 (Prop_lut2_I0_O)        0.043    33.382 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_43/O
                         net (fo=1, routed)           0.000    33.382    Concurrent_loop_for_pixels[0].U1/result[3]_i_43_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    33.641 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.641    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.694 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.510    34.204    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.043    34.247 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_38/O
                         net (fo=1, routed)           0.000    34.247    Concurrent_loop_for_pixels[0].U1/result[3]_i_38_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    34.493 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.493    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.547 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.526    35.074    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X7Y74          LUT2 (Prop_lut2_I0_O)        0.043    35.117 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_61/O
                         net (fo=1, routed)           0.000    35.117    Concurrent_loop_for_pixels[0].U1/result[3]_i_61_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    35.376 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.007    35.383    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.436 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.436    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    35.547 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.227    35.774    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    36.142 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.142    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    36.308 f  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/O[1]
                         net (fo=1, routed)           0.278    36.586    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_6
    SLICE_X6Y78          LUT3 (Prop_lut3_I0_O)        0.123    36.709 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_11/O
                         net (fo=1, routed)           0.000    36.709    Concurrent_loop_for_pixels[0].U1/result[7]_i_11_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    36.892 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.892    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_4_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.946 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.946    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_4_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.000 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.000    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_10_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.054 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.054    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.108 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.108    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.162 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.162    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    37.274 r  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_4/O[2]
                         net (fo=1, routed)           0.252    37.526    Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_4_n_5
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.130    37.656 r  Concurrent_loop_for_pixels[0].U1/result[30]_i_1/O
                         net (fo=1, routed)           0.000    37.656    Concurrent_loop_for_pixels[0].U1/result[30]
    SLICE_X4Y84          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.404    10.582    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y84          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[30]/C
                         clock pessimism              0.000    10.582    
                         clock uncertainty           -0.035    10.546    
    SLICE_X4Y84          FDCE (Setup_fdce_C_D)        0.086    10.632    Concurrent_loop_for_pixels[0].U1/result_reg[30]
  -------------------------------------------------------------------
                         required time                         10.632    
                         arrival time                         -37.656    
  -------------------------------------------------------------------
                         slack                                -27.023    

Slack (VIOLATED) :        -26.963ns  (required time - arrival time)
  Source:                 weight[5]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        30.575ns  (logic 13.363ns (43.705%)  route 17.212ns (56.295%))
  Logic Levels:           100  (CARRY4=70 IBUF=1 LUT1=1 LUT2=24 LUT3=2 LUT4=1 LUT5=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 10.582 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AH16                                              0.000     7.000 r  weight[5] (IN)
                         net (fo=0)                   0.000     7.000    weight[5]
    AH16                 IBUF (Prop_ibuf_I_O)         0.828     7.828 r  weight_IBUF[5]_inst/O
                         net (fo=1, routed)           1.009     8.837    Concurrent_loop_for_pixels[0].U1/weight[5]
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.043     8.880 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_16/O
                         net (fo=1, routed)           0.000     8.880    Concurrent_loop_for_pixels[0].U1/result[7]_i_16_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.136 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.136    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_5_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.190 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.190    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.302 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.241     9.543    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.127     9.670 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_51/O
                         net (fo=1, routed)           0.193     9.863    Concurrent_loop_for_pixels[0].U1/result[15]_i_51_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    10.053 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.053    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.192 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.452    10.643    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.131    10.774 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_20/O
                         net (fo=1, routed)           0.000    10.774    Concurrent_loop_for_pixels[0].U1/result[15]_i_20_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.030 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.030    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.195 f  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/O[1]
                         net (fo=5, routed)           0.447    11.643    Concurrent_loop_for_pixels[0].U1/p_0_in[17]
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.125    11.768 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_112/O
                         net (fo=1, routed)           0.000    11.768    Concurrent_loop_for_pixels[0].U1/result[23]_i_112_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    12.027 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_84/CO[3]
                         net (fo=1, routed)           0.000    12.027    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_84_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.080 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.438    12.518    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X1Y84          LUT3 (Prop_lut3_I1_O)        0.043    12.561 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_99/O
                         net (fo=1, routed)           0.109    12.670    Concurrent_loop_for_pixels[0].U1/result[23]_i_99_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.302    12.972 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/O[2]
                         net (fo=1, routed)           0.325    13.297    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_5
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.127    13.424 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_69/O
                         net (fo=1, routed)           0.000    13.424    Concurrent_loop_for_pixels[0].U1/result[23]_i_69_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.617 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.617    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.727 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.447    14.174    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y84          LUT2 (Prop_lut2_I0_O)        0.129    14.303 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_49/O
                         net (fo=1, routed)           0.000    14.303    Concurrent_loop_for_pixels[0].U1/result[23]_i_49_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.483 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.483    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.537 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.494    15.032    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    15.319 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.319    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.372 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.592    15.963    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I0_O)        0.043    16.006 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_57/O
                         net (fo=1, routed)           0.000    16.006    Concurrent_loop_for_pixels[0].U1/result[23]_i_57_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    16.265 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.265    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.318 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.599    16.917    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.043    16.960 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_62/O
                         net (fo=1, routed)           0.000    16.960    Concurrent_loop_for_pixels[0].U1/result[23]_i_62_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.206 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.206    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.260 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          0.501    17.761    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    18.048 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.048    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.101 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.496    18.597    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.043    18.640 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_44/O
                         net (fo=1, routed)           0.000    18.640    Concurrent_loop_for_pixels[0].U1/result[19]_i_44_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    18.899 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.899    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.952 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/CO[3]
                         net (fo=17, routed)          0.582    19.534    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_0
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.043    19.577 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_49/O
                         net (fo=1, routed)           0.000    19.577    Concurrent_loop_for_pixels[0].U1/result[19]_i_49_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    19.836 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.836    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.889 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.646    20.535    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.043    20.578 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_105/O
                         net (fo=1, routed)           0.000    20.578    Concurrent_loop_for_pixels[0].U1/result[15]_i_105_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.837 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.837    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.890 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.676    21.566    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X9Y83          LUT2 (Prop_lut2_I0_O)        0.043    21.609 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_100/O
                         net (fo=1, routed)           0.000    21.609    Concurrent_loop_for_pixels[0].U1/result[15]_i_100_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.868 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    21.868    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.921 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.529    22.451    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    22.748 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.748    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.802 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.510    23.312    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.043    23.355 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_115/O
                         net (fo=1, routed)           0.000    23.355    Concurrent_loop_for_pixels[0].U1/result[15]_i_115_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    23.614 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.614    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.667 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.531    24.197    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.043    24.240 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_120/O
                         net (fo=1, routed)           0.000    24.240    Concurrent_loop_for_pixels[0].U1/result[15]_i_120_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    24.486 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.486    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.540 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.588    25.128    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043    25.171 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_51/O
                         net (fo=1, routed)           0.000    25.171    Concurrent_loop_for_pixels[0].U1/result[11]_i_51_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    25.430 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.430    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.483 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.581    26.064    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.107 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_56/O
                         net (fo=1, routed)           0.000    26.107    Concurrent_loop_for_pixels[0].U1/result[11]_i_56_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    26.353 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.353    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.407 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.493    26.900    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.943 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_61/O
                         net (fo=1, routed)           0.000    26.943    Concurrent_loop_for_pixels[0].U1/result[11]_i_61_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    27.202 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.202    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.255 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/CO[3]
                         net (fo=17, routed)          0.584    27.839    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_0
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.043    27.882 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_66/O
                         net (fo=1, routed)           0.000    27.882    Concurrent_loop_for_pixels[0].U1/result[11]_i_66_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    28.128 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.128    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.182 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.598    28.780    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.043    28.823 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_51/O
                         net (fo=1, routed)           0.000    28.823    Concurrent_loop_for_pixels[0].U1/result[7]_i_51_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.069 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.069    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.123 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.522    29.646    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.043    29.689 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_56/O
                         net (fo=1, routed)           0.000    29.689    Concurrent_loop_for_pixels[0].U1/result[7]_i_56_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    29.948 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.948    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.001 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.524    30.524    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X10Y77         LUT2 (Prop_lut2_I0_O)        0.043    30.567 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_61/O
                         net (fo=1, routed)           0.000    30.567    Concurrent_loop_for_pixels[0].U1/result[7]_i_61_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.813 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.813    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_33_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.867 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20/CO[3]
                         net (fo=17, routed)          0.581    31.448    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20_n_0
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.043    31.491 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_66/O
                         net (fo=1, routed)           0.000    31.491    Concurrent_loop_for_pixels[0].U1/result[7]_i_66_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    31.750 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.750    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.803 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          0.602    32.406    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.043    32.449 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_48/O
                         net (fo=1, routed)           0.000    32.449    Concurrent_loop_for_pixels[0].U1/result[3]_i_48_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    32.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.695    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.590    33.339    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X9Y73          LUT2 (Prop_lut2_I0_O)        0.043    33.382 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_43/O
                         net (fo=1, routed)           0.000    33.382    Concurrent_loop_for_pixels[0].U1/result[3]_i_43_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    33.641 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.641    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.694 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.510    34.204    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.043    34.247 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_38/O
                         net (fo=1, routed)           0.000    34.247    Concurrent_loop_for_pixels[0].U1/result[3]_i_38_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    34.493 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.493    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.547 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.526    35.074    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X7Y74          LUT2 (Prop_lut2_I0_O)        0.043    35.117 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_61/O
                         net (fo=1, routed)           0.000    35.117    Concurrent_loop_for_pixels[0].U1/result[3]_i_61_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    35.376 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.007    35.383    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.436 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.436    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    35.547 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.227    35.774    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    36.142 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.142    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    36.308 f  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/O[1]
                         net (fo=1, routed)           0.278    36.586    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_6
    SLICE_X6Y78          LUT3 (Prop_lut3_I0_O)        0.123    36.709 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_11/O
                         net (fo=1, routed)           0.000    36.709    Concurrent_loop_for_pixels[0].U1/result[7]_i_11_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    36.892 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.892    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_4_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.946 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.946    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_4_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.000 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.000    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_10_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.054 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.054    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.108 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.108    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.162 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.162    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    37.270 r  Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_4/O[0]
                         net (fo=1, routed)           0.182    37.452    Concurrent_loop_for_pixels[0].U1/result_reg[31]_i_4_n_7
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.123    37.575 r  Concurrent_loop_for_pixels[0].U1/result[28]_i_1/O
                         net (fo=1, routed)           0.000    37.575    Concurrent_loop_for_pixels[0].U1/result[28]
    SLICE_X4Y84          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.404    10.582    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y84          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[28]/C
                         clock pessimism              0.000    10.582    
                         clock uncertainty           -0.035    10.546    
    SLICE_X4Y84          FDCE (Setup_fdce_C_D)        0.066    10.612    Concurrent_loop_for_pixels[0].U1/result_reg[28]
  -------------------------------------------------------------------
                         required time                         10.612    
                         arrival time                         -37.575    
  -------------------------------------------------------------------
                         slack                                -26.963    

Slack (VIOLATED) :        -26.950ns  (required time - arrival time)
  Source:                 weight[5]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        30.531ns  (logic 13.309ns (43.592%)  route 17.222ns (56.408%))
  Logic Levels:           99  (CARRY4=69 IBUF=1 LUT1=1 LUT2=24 LUT3=2 LUT4=1 LUT5=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 10.583 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AH16                                              0.000     7.000 r  weight[5] (IN)
                         net (fo=0)                   0.000     7.000    weight[5]
    AH16                 IBUF (Prop_ibuf_I_O)         0.828     7.828 r  weight_IBUF[5]_inst/O
                         net (fo=1, routed)           1.009     8.837    Concurrent_loop_for_pixels[0].U1/weight[5]
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.043     8.880 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_16/O
                         net (fo=1, routed)           0.000     8.880    Concurrent_loop_for_pixels[0].U1/result[7]_i_16_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.136 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.136    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_5_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.190 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.190    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.302 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.241     9.543    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.127     9.670 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_51/O
                         net (fo=1, routed)           0.193     9.863    Concurrent_loop_for_pixels[0].U1/result[15]_i_51_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    10.053 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.053    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.192 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.452    10.643    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.131    10.774 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_20/O
                         net (fo=1, routed)           0.000    10.774    Concurrent_loop_for_pixels[0].U1/result[15]_i_20_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.030 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.030    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.195 f  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/O[1]
                         net (fo=5, routed)           0.447    11.643    Concurrent_loop_for_pixels[0].U1/p_0_in[17]
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.125    11.768 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_112/O
                         net (fo=1, routed)           0.000    11.768    Concurrent_loop_for_pixels[0].U1/result[23]_i_112_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    12.027 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_84/CO[3]
                         net (fo=1, routed)           0.000    12.027    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_84_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.080 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.438    12.518    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X1Y84          LUT3 (Prop_lut3_I1_O)        0.043    12.561 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_99/O
                         net (fo=1, routed)           0.109    12.670    Concurrent_loop_for_pixels[0].U1/result[23]_i_99_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.302    12.972 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/O[2]
                         net (fo=1, routed)           0.325    13.297    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_5
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.127    13.424 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_69/O
                         net (fo=1, routed)           0.000    13.424    Concurrent_loop_for_pixels[0].U1/result[23]_i_69_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.617 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.617    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.727 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.447    14.174    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y84          LUT2 (Prop_lut2_I0_O)        0.129    14.303 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_49/O
                         net (fo=1, routed)           0.000    14.303    Concurrent_loop_for_pixels[0].U1/result[23]_i_49_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.483 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.483    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.537 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.494    15.032    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    15.319 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.319    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.372 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.592    15.963    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I0_O)        0.043    16.006 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_57/O
                         net (fo=1, routed)           0.000    16.006    Concurrent_loop_for_pixels[0].U1/result[23]_i_57_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    16.265 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.265    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.318 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.599    16.917    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.043    16.960 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_62/O
                         net (fo=1, routed)           0.000    16.960    Concurrent_loop_for_pixels[0].U1/result[23]_i_62_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.206 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.206    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.260 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          0.501    17.761    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    18.048 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.048    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.101 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.496    18.597    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.043    18.640 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_44/O
                         net (fo=1, routed)           0.000    18.640    Concurrent_loop_for_pixels[0].U1/result[19]_i_44_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    18.899 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.899    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.952 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/CO[3]
                         net (fo=17, routed)          0.582    19.534    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_0
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.043    19.577 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_49/O
                         net (fo=1, routed)           0.000    19.577    Concurrent_loop_for_pixels[0].U1/result[19]_i_49_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    19.836 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.836    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.889 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.646    20.535    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.043    20.578 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_105/O
                         net (fo=1, routed)           0.000    20.578    Concurrent_loop_for_pixels[0].U1/result[15]_i_105_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.837 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.837    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.890 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.676    21.566    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X9Y83          LUT2 (Prop_lut2_I0_O)        0.043    21.609 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_100/O
                         net (fo=1, routed)           0.000    21.609    Concurrent_loop_for_pixels[0].U1/result[15]_i_100_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.868 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    21.868    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.921 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.529    22.451    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    22.748 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.748    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.802 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.510    23.312    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.043    23.355 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_115/O
                         net (fo=1, routed)           0.000    23.355    Concurrent_loop_for_pixels[0].U1/result[15]_i_115_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    23.614 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.614    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.667 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.531    24.197    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.043    24.240 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_120/O
                         net (fo=1, routed)           0.000    24.240    Concurrent_loop_for_pixels[0].U1/result[15]_i_120_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    24.486 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.486    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.540 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.588    25.128    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043    25.171 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_51/O
                         net (fo=1, routed)           0.000    25.171    Concurrent_loop_for_pixels[0].U1/result[11]_i_51_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    25.430 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.430    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.483 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.581    26.064    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.107 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_56/O
                         net (fo=1, routed)           0.000    26.107    Concurrent_loop_for_pixels[0].U1/result[11]_i_56_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    26.353 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.353    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.407 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.493    26.900    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.943 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_61/O
                         net (fo=1, routed)           0.000    26.943    Concurrent_loop_for_pixels[0].U1/result[11]_i_61_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    27.202 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.202    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.255 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/CO[3]
                         net (fo=17, routed)          0.584    27.839    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_0
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.043    27.882 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_66/O
                         net (fo=1, routed)           0.000    27.882    Concurrent_loop_for_pixels[0].U1/result[11]_i_66_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    28.128 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.128    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.182 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.598    28.780    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.043    28.823 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_51/O
                         net (fo=1, routed)           0.000    28.823    Concurrent_loop_for_pixels[0].U1/result[7]_i_51_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.069 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.069    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.123 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.522    29.646    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.043    29.689 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_56/O
                         net (fo=1, routed)           0.000    29.689    Concurrent_loop_for_pixels[0].U1/result[7]_i_56_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    29.948 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.948    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.001 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.524    30.524    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X10Y77         LUT2 (Prop_lut2_I0_O)        0.043    30.567 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_61/O
                         net (fo=1, routed)           0.000    30.567    Concurrent_loop_for_pixels[0].U1/result[7]_i_61_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.813 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.813    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_33_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.867 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20/CO[3]
                         net (fo=17, routed)          0.581    31.448    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20_n_0
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.043    31.491 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_66/O
                         net (fo=1, routed)           0.000    31.491    Concurrent_loop_for_pixels[0].U1/result[7]_i_66_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    31.750 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.750    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.803 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          0.602    32.406    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.043    32.449 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_48/O
                         net (fo=1, routed)           0.000    32.449    Concurrent_loop_for_pixels[0].U1/result[3]_i_48_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    32.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.695    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.590    33.339    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X9Y73          LUT2 (Prop_lut2_I0_O)        0.043    33.382 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_43/O
                         net (fo=1, routed)           0.000    33.382    Concurrent_loop_for_pixels[0].U1/result[3]_i_43_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    33.641 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.641    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.694 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.510    34.204    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.043    34.247 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_38/O
                         net (fo=1, routed)           0.000    34.247    Concurrent_loop_for_pixels[0].U1/result[3]_i_38_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    34.493 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.493    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.547 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.526    35.074    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X7Y74          LUT2 (Prop_lut2_I0_O)        0.043    35.117 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_61/O
                         net (fo=1, routed)           0.000    35.117    Concurrent_loop_for_pixels[0].U1/result[3]_i_61_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    35.376 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.007    35.383    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.436 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.436    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    35.547 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.227    35.774    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    36.142 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.142    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    36.308 f  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/O[1]
                         net (fo=1, routed)           0.278    36.586    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_6
    SLICE_X6Y78          LUT3 (Prop_lut3_I0_O)        0.123    36.709 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_11/O
                         net (fo=1, routed)           0.000    36.709    Concurrent_loop_for_pixels[0].U1/result[7]_i_11_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    36.892 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.892    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_4_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.946 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.946    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_4_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.000 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.000    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_10_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.054 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.054    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.108 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.108    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_3_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    37.216 r  Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3/O[0]
                         net (fo=1, routed)           0.192    37.408    Concurrent_loop_for_pixels[0].U1/result_reg[27]_i_3_n_7
    SLICE_X7Y85          LUT5 (Prop_lut5_I4_O)        0.123    37.531 r  Concurrent_loop_for_pixels[0].U1/result[24]_i_1/O
                         net (fo=1, routed)           0.000    37.531    Concurrent_loop_for_pixels[0].U1/result[24]
    SLICE_X7Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.405    10.583    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X7Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[24]/C
                         clock pessimism              0.000    10.583    
                         clock uncertainty           -0.035    10.547    
    SLICE_X7Y85          FDCE (Setup_fdce_C_D)        0.033    10.580    Concurrent_loop_for_pixels[0].U1/result_reg[24]
  -------------------------------------------------------------------
                         required time                         10.580    
                         arrival time                         -37.531    
  -------------------------------------------------------------------
                         slack                                -26.950    

Slack (VIOLATED) :        -26.928ns  (required time - arrival time)
  Source:                 weight[5]
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        30.530ns  (logic 13.267ns (43.455%)  route 17.263ns (56.545%))
  Logic Levels:           97  (CARRY4=67 IBUF=1 LUT1=1 LUT2=24 LUT3=2 LUT4=1 LUT5=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 10.580 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  7.000     7.000    
    AH16                                              0.000     7.000 r  weight[5] (IN)
                         net (fo=0)                   0.000     7.000    weight[5]
    AH16                 IBUF (Prop_ibuf_I_O)         0.828     7.828 r  weight_IBUF[5]_inst/O
                         net (fo=1, routed)           1.009     8.837    Concurrent_loop_for_pixels[0].U1/weight[5]
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.043     8.880 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_16/O
                         net (fo=1, routed)           0.000     8.880    Concurrent_loop_for_pixels[0].U1/result[7]_i_16_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.136 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.136    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_5_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.190 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.190    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.302 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_12/O[2]
                         net (fo=5, routed)           0.241     9.543    Concurrent_loop_for_pixels[0].U1/A[14]
    SLICE_X3Y73          LUT2 (Prop_lut2_I1_O)        0.127     9.670 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_51/O
                         net (fo=1, routed)           0.193     9.863    Concurrent_loop_for_pixels[0].U1/result[15]_i_51_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    10.053 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.053    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_34_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.192 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13/CO[0]
                         net (fo=48, routed)          0.452    10.643    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_13_n_3
    SLICE_X0Y79          LUT4 (Prop_lut4_I2_O)        0.131    10.774 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_20/O
                         net (fo=1, routed)           0.000    10.774    Concurrent_loop_for_pixels[0].U1/result[15]_i_20_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.030 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.030    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_8_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.195 f  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_2/O[1]
                         net (fo=5, routed)           0.447    11.643    Concurrent_loop_for_pixels[0].U1/p_0_in[17]
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.125    11.768 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_112/O
                         net (fo=1, routed)           0.000    11.768    Concurrent_loop_for_pixels[0].U1/result[23]_i_112_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    12.027 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_84/CO[3]
                         net (fo=1, routed)           0.000    12.027    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_84_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.080 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74/CO[3]
                         net (fo=33, routed)          0.438    12.518    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_74_n_0
    SLICE_X1Y84          LUT3 (Prop_lut3_I1_O)        0.043    12.561 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_99/O
                         net (fo=1, routed)           0.109    12.670    Concurrent_loop_for_pixels[0].U1/result[23]_i_99_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.302    12.972 f  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79/O[2]
                         net (fo=1, routed)           0.325    13.297    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_79_n_5
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.127    13.424 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_69/O
                         net (fo=1, routed)           0.000    13.424    Concurrent_loop_for_pixels[0].U1/result[23]_i_69_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.617 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.617    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_43_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    13.727 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42/CO[2]
                         net (fo=15, routed)          0.447    14.174    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_42_n_1
    SLICE_X2Y84          LUT2 (Prop_lut2_I0_O)        0.129    14.303 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_49/O
                         net (fo=1, routed)           0.000    14.303    Concurrent_loop_for_pixels[0].U1/result[23]_i_49_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    14.483 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.483    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_18_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.537 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17/CO[3]
                         net (fo=15, routed)          0.494    15.032    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_17_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    15.319 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.319    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_16_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.372 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12/CO[3]
                         net (fo=17, routed)          0.592    15.963    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_12_n_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I0_O)        0.043    16.006 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_57/O
                         net (fo=1, routed)           0.000    16.006    Concurrent_loop_for_pixels[0].U1/result[23]_i_57_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    16.265 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.265    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_23_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.318 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13/CO[3]
                         net (fo=17, routed)          0.599    16.917    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_13_n_0
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.043    16.960 r  Concurrent_loop_for_pixels[0].U1/result[23]_i_62/O
                         net (fo=1, routed)           0.000    16.960    Concurrent_loop_for_pixels[0].U1/result[23]_i_62_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    17.206 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.206    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_32_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.260 r  Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15/CO[3]
                         net (fo=17, routed)          0.501    17.761    Concurrent_loop_for_pixels[0].U1/result_reg[23]_i_15_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    18.048 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.048    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_16_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.101 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12/CO[3]
                         net (fo=17, routed)          0.496    18.597    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_12_n_0
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.043    18.640 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_44/O
                         net (fo=1, routed)           0.000    18.640    Concurrent_loop_for_pixels[0].U1/result[19]_i_44_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    18.899 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.899    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_21_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.952 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13/CO[3]
                         net (fo=17, routed)          0.582    19.534    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_13_n_0
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.043    19.577 r  Concurrent_loop_for_pixels[0].U1/result[19]_i_49/O
                         net (fo=1, routed)           0.000    19.577    Concurrent_loop_for_pixels[0].U1/result[19]_i_49_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    19.836 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.836    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_26_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.889 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14/CO[3]
                         net (fo=17, routed)          0.646    20.535    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_14_n_0
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.043    20.578 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_105/O
                         net (fo=1, routed)           0.000    20.578    Concurrent_loop_for_pixels[0].U1/result[15]_i_105_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.837 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.837    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_64_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.890 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15/CO[3]
                         net (fo=17, routed)          0.676    21.566    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_15_n_0
    SLICE_X9Y83          LUT2 (Prop_lut2_I0_O)        0.043    21.609 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_100/O
                         net (fo=1, routed)           0.000    21.609    Concurrent_loop_for_pixels[0].U1/result[15]_i_100_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.868 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    21.868    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_63_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.921 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45/CO[3]
                         net (fo=17, routed)          0.529    22.451    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_45_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    22.748 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.748    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_69_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.802 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46/CO[3]
                         net (fo=17, routed)          0.510    23.312    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_46_n_0
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.043    23.355 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_115/O
                         net (fo=1, routed)           0.000    23.355    Concurrent_loop_for_pixels[0].U1/result[15]_i_115_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    23.614 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    23.614    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_74_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.667 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47/CO[3]
                         net (fo=17, routed)          0.531    24.197    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_47_n_0
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.043    24.240 r  Concurrent_loop_for_pixels[0].U1/result[15]_i_120/O
                         net (fo=1, routed)           0.000    24.240    Concurrent_loop_for_pixels[0].U1/result[15]_i_120_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    24.486 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.486    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_83_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.540 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49/CO[3]
                         net (fo=17, routed)          0.588    25.128    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_49_n_0
    SLICE_X9Y81          LUT2 (Prop_lut2_I0_O)        0.043    25.171 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_51/O
                         net (fo=1, routed)           0.000    25.171    Concurrent_loop_for_pixels[0].U1/result[11]_i_51_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    25.430 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    25.430    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_23_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.483 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18/CO[3]
                         net (fo=17, routed)          0.581    26.064    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_18_n_0
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.107 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_56/O
                         net (fo=1, routed)           0.000    26.107    Concurrent_loop_for_pixels[0].U1/result[11]_i_56_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    26.353 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.353    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_28_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.407 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19/CO[3]
                         net (fo=17, routed)          0.493    26.900    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_19_n_0
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.043    26.943 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_61/O
                         net (fo=1, routed)           0.000    26.943    Concurrent_loop_for_pixels[0].U1/result[11]_i_61_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    27.202 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.202    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_33_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.255 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20/CO[3]
                         net (fo=17, routed)          0.584    27.839    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_20_n_0
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.043    27.882 r  Concurrent_loop_for_pixels[0].U1/result[11]_i_66/O
                         net (fo=1, routed)           0.000    27.882    Concurrent_loop_for_pixels[0].U1/result[11]_i_66_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    28.128 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.128    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_42_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.182 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22/CO[3]
                         net (fo=17, routed)          0.598    28.780    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_22_n_0
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.043    28.823 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_51/O
                         net (fo=1, routed)           0.000    28.823    Concurrent_loop_for_pixels[0].U1/result[7]_i_51_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.069 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.069    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_23_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.123 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18/CO[3]
                         net (fo=17, routed)          0.522    29.646    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_18_n_0
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.043    29.689 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_56/O
                         net (fo=1, routed)           0.000    29.689    Concurrent_loop_for_pixels[0].U1/result[7]_i_56_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    29.948 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.948    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_28_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.001 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19/CO[3]
                         net (fo=17, routed)          0.524    30.524    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_19_n_0
    SLICE_X10Y77         LUT2 (Prop_lut2_I0_O)        0.043    30.567 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_61/O
                         net (fo=1, routed)           0.000    30.567    Concurrent_loop_for_pixels[0].U1/result[7]_i_61_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.813 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.813    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_33_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.867 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20/CO[3]
                         net (fo=17, routed)          0.581    31.448    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_20_n_0
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.043    31.491 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_66/O
                         net (fo=1, routed)           0.000    31.491    Concurrent_loop_for_pixels[0].U1/result[7]_i_66_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    31.750 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.750    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_42_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.803 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22/CO[3]
                         net (fo=17, routed)          0.602    32.406    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_22_n_0
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.043    32.449 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_48/O
                         net (fo=1, routed)           0.000    32.449    Concurrent_loop_for_pixels[0].U1/result[3]_i_48_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    32.695 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.695    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_24_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.749 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15/CO[3]
                         net (fo=17, routed)          0.590    33.339    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_15_n_0
    SLICE_X9Y73          LUT2 (Prop_lut2_I0_O)        0.043    33.382 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_43/O
                         net (fo=1, routed)           0.000    33.382    Concurrent_loop_for_pixels[0].U1/result[3]_i_43_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    33.641 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.641    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_19_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.694 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16/CO[3]
                         net (fo=15, routed)          0.510    34.204    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_16_n_0
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.043    34.247 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_38/O
                         net (fo=1, routed)           0.000    34.247    Concurrent_loop_for_pixels[0].U1/result[3]_i_38_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    34.493 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.493    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_18_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.547 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14/CO[3]
                         net (fo=14, routed)          0.526    35.074    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_14_n_0
    SLICE_X7Y74          LUT2 (Prop_lut2_I0_O)        0.043    35.117 r  Concurrent_loop_for_pixels[0].U1/result[3]_i_61/O
                         net (fo=1, routed)           0.000    35.117    Concurrent_loop_for_pixels[0].U1/result[3]_i_61_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    35.376 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.007    35.383    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_49_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    35.436 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.436    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_33_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    35.547 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.227    35.774    Concurrent_loop_for_pixels[0].U1/result_reg[3]_i_17_n_7
    SLICE_X7Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    36.142 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.142    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_21_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    36.308 f  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21/O[1]
                         net (fo=1, routed)           0.278    36.586    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_21_n_6
    SLICE_X6Y78          LUT3 (Prop_lut3_I0_O)        0.123    36.709 r  Concurrent_loop_for_pixels[0].U1/result[7]_i_11/O
                         net (fo=1, routed)           0.000    36.709    Concurrent_loop_for_pixels[0].U1/result[7]_i_11_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    36.892 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.892    Concurrent_loop_for_pixels[0].U1/result_reg[7]_i_4_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.946 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.946    Concurrent_loop_for_pixels[0].U1/result_reg[11]_i_4_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.000 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.000    Concurrent_loop_for_pixels[0].U1/result_reg[15]_i_10_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    37.165 r  Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3/O[1]
                         net (fo=1, routed)           0.233    37.398    Concurrent_loop_for_pixels[0].U1/result_reg[19]_i_3_n_6
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.132    37.530 r  Concurrent_loop_for_pixels[0].U1/result[17]_i_1/O
                         net (fo=1, routed)           0.000    37.530    Concurrent_loop_for_pixels[0].U1/result[17]
    SLICE_X7Y82          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648     6.898 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197     9.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.178 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.402    10.580    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X7Y82          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[17]/C
                         clock pessimism              0.000    10.580    
                         clock uncertainty           -0.035    10.544    
    SLICE_X7Y82          FDCE (Setup_fdce_C_D)        0.058    10.602    Concurrent_loop_for_pixels[0].U1/result_reg[17]
  -------------------------------------------------------------------
                         required time                         10.602    
                         arrival time                         -37.530    
  -------------------------------------------------------------------
                         slack                                -26.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.193ns (62.818%)  route 0.114ns (37.182%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.672     1.860    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y74          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.118     1.978 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[23]/Q
                         net (fo=3, routed)           0.114     2.092    Concurrent_loop_for_pixels[0].U1/cnt[23]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.167 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.167    Concurrent_loop_for_pixels[0].U1/cnt_reg[24]_i_1_n_5
    SLICE_X4Y74          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.892     2.408    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y74          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[23]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X4Y74          FDRE (Hold_fdre_C_D)         0.092     1.952    Concurrent_loop_for_pixels[0].U1/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.672     1.860    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y75          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.118     1.978 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[27]/Q
                         net (fo=2, routed)           0.115     2.092    Concurrent_loop_for_pixels[0].U1/cnt[27]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.167 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.167    Concurrent_loop_for_pixels[0].U1/cnt_reg[28]_i_1_n_5
    SLICE_X4Y75          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.892     2.408    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y75          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[27]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.092     1.952    Concurrent_loop_for_pixels[0].U1/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.663%)  route 0.115ns (37.337%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.674     1.862    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y72          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.118     1.980 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/Q
                         net (fo=3, routed)           0.115     2.095    Concurrent_loop_for_pixels[0].U1/cnt[15]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.170 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.170    Concurrent_loop_for_pixels[0].U1/cnt_reg[16]_i_1_n_5
    SLICE_X4Y72          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.895     2.411    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y72          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/C
                         clock pessimism             -0.550     1.862    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.092     1.954    Concurrent_loop_for_pixels[0].U1/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.193ns (62.365%)  route 0.116ns (37.635%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.673     1.861    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y73          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.118     1.979 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[19]/Q
                         net (fo=2, routed)           0.116     2.095    Concurrent_loop_for_pixels[0].U1/cnt[19]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.170 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.170    Concurrent_loop_for_pixels[0].U1/cnt_reg[20]_i_1_n_5
    SLICE_X4Y73          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.893     2.409    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y73          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[19]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.092     1.953    Concurrent_loop_for_pixels[0].U1/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.193ns (61.242%)  route 0.122ns (38.758%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.676     1.864    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y70          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.118     1.982 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[7]/Q
                         net (fo=5, routed)           0.122     2.104    Concurrent_loop_for_pixels[0].U1/cnt[7]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.179 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.179    Concurrent_loop_for_pixels[0].U1/cnt_reg[8]_i_1_n_5
    SLICE_X4Y70          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.897     2.413    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y70          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[7]/C
                         clock pessimism             -0.550     1.864    
    SLICE_X4Y70          FDRE (Hold_fdre_C_D)         0.092     1.956    Concurrent_loop_for_pixels[0].U1/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.193ns (58.376%)  route 0.138ns (41.624%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.675     1.863    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y71          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.118     1.981 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[11]/Q
                         net (fo=8, routed)           0.138     2.118    Concurrent_loop_for_pixels[0].U1/cnt[11]
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.193 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.193    Concurrent_loop_for_pixels[0].U1/cnt_reg[12]_i_1_n_5
    SLICE_X4Y71          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.896     2.412    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y71          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[11]/C
                         clock pessimism             -0.550     1.863    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.092     1.955    Concurrent_loop_for_pixels[0].U1/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.219ns (65.719%)  route 0.114ns (34.281%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.672     1.860    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y74          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.118     1.978 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[23]/Q
                         net (fo=3, routed)           0.114     2.092    Concurrent_loop_for_pixels[0].U1/cnt[23]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.193 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.193    Concurrent_loop_for_pixels[0].U1/cnt_reg[24]_i_1_n_4
    SLICE_X4Y74          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.892     2.408    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y74          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[24]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X4Y74          FDRE (Hold_fdre_C_D)         0.092     1.952    Concurrent_loop_for_pixels[0].U1/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.219ns (65.659%)  route 0.115ns (34.341%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.672     1.860    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y75          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.118     1.978 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[27]/Q
                         net (fo=2, routed)           0.115     2.092    Concurrent_loop_for_pixels[0].U1/cnt[27]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.193 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.193    Concurrent_loop_for_pixels[0].U1/cnt_reg[28]_i_1_n_4
    SLICE_X4Y75          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.892     2.408    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y75          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[28]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.092     1.952    Concurrent_loop_for_pixels[0].U1/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.219ns (65.569%)  route 0.115ns (34.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.674     1.862    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y72          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.118     1.980 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[15]/Q
                         net (fo=3, routed)           0.115     2.095    Concurrent_loop_for_pixels[0].U1/cnt[15]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.196 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.196    Concurrent_loop_for_pixels[0].U1/cnt_reg[16]_i_1_n_4
    SLICE_X4Y72          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.895     2.411    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y72          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[16]/C
                         clock pessimism             -0.550     1.862    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.092     1.954    Concurrent_loop_for_pixels[0].U1/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.219ns (65.282%)  route 0.116ns (34.718%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.673     1.861    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y73          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.118     1.979 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[19]/Q
                         net (fo=2, routed)           0.116     2.095    Concurrent_loop_for_pixels[0].U1/cnt[19]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.196 r  Concurrent_loop_for_pixels[0].U1/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.196    Concurrent_loop_for_pixels[0].U1/cnt_reg[20]_i_1_n_4
    SLICE_X4Y73          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.893     2.409    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y73          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/cnt_reg[20]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.092     1.953    Concurrent_loop_for_pixels[0].U1/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         6.250       4.841      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         6.250       5.500      SLICE_X5Y78    Concurrent_loop_for_pixels[0].U1/result_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.750         6.250       5.500      SLICE_X7Y82    Concurrent_loop_for_pixels[0].U1/result_reg[17]/C
Min Period        n/a     FDCE/C   n/a            0.750         6.250       5.500      SLICE_X4Y84    Concurrent_loop_for_pixels[0].U1/result_reg[30]/C
Min Period        n/a     FDCE/C   n/a            0.750         6.250       5.500      SLICE_X5Y79    Concurrent_loop_for_pixels[0].U1/result_reg[8]/C
Min Period        n/a     FDCE/C   n/a            0.750         6.250       5.500      SLICE_X5Y78    Concurrent_loop_for_pixels[0].U1/result_reg[9]/C
Min Period        n/a     FDCE/C   n/a            0.750         6.250       5.500      SLICE_X5Y80    Concurrent_loop_for_pixels[0].U1/result_reg[18]/C
Min Period        n/a     FDCE/C   n/a            0.750         6.250       5.500      SLICE_X5Y77    Concurrent_loop_for_pixels[0].U1/result_reg[1]_replica/C
Min Period        n/a     FDRE/C   n/a            0.700         6.250       5.550      SLICE_X2Y71    Concurrent_loop_for_pixels[0].U1/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.250       5.550      SLICE_X4Y71    Concurrent_loop_for_pixels[0].U1/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         3.125       2.725      SLICE_X5Y79    Concurrent_loop_for_pixels[0].U1/result_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         3.125       2.725      SLICE_X5Y78    Concurrent_loop_for_pixels[0].U1/result_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         3.125       2.725      SLICE_X5Y78    Concurrent_loop_for_pixels[0].U1/result_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         3.125       2.725      SLICE_X7Y82    Concurrent_loop_for_pixels[0].U1/result_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         3.125       2.725      SLICE_X4Y84    Concurrent_loop_for_pixels[0].U1/result_reg[30]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         3.125       2.725      SLICE_X5Y80    Concurrent_loop_for_pixels[0].U1/result_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         3.125       2.725      SLICE_X5Y78    Concurrent_loop_for_pixels[0].U1/result_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         3.125       2.725      SLICE_X5Y78    Concurrent_loop_for_pixels[0].U1/result_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         3.125       2.725      SLICE_X5Y77    Concurrent_loop_for_pixels[0].U1/result_reg[1]_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         3.125       2.725      SLICE_X5Y77    Concurrent_loop_for_pixels[0].U1/result_reg[1]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X2Y71    Concurrent_loop_for_pixels[0].U1/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X2Y71    Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X5Y80    Concurrent_loop_for_pixels[0].U1/result_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X5Y80    Concurrent_loop_for_pixels[0].U1/result_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X4Y81    Concurrent_loop_for_pixels[0].U1/result_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X5Y79    Concurrent_loop_for_pixels[0].U1/result_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.125       2.775      SLICE_X4Y69    Concurrent_loop_for_pixels[0].U1/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X5Y80    Concurrent_loop_for_pixels[0].U1/result_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X5Y80    Concurrent_loop_for_pixels[0].U1/result_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         3.125       2.775      SLICE_X4Y81    Concurrent_loop_for_pixels[0].U1/result_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  Concurrent_loop_for_pixels[0].U1/flag
  To Clock:  Concurrent_loop_for_pixels[0].U1/flag

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Concurrent_loop_for_pixels[0].U1/flag
Waveform(ns):       { 12.500 25.000 }
Period(ns):         25.000
Sources:            { Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X0Y63  U2/mux_table_output_reg[13]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X0Y53  U2/mux_table_output_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X0Y62  U2/mux_table_output_reg[12]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X0Y65  U2/mux_table_output_reg[15]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X0Y51  U2/mux_table_output_reg[1]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X0Y52  U2/mux_table_output_reg[2]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X0Y53  U2/mux_table_output_reg[3]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X0Y60  U2/mux_table_output_reg[10]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X0Y62  U2/mux_table_output_reg[12]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.350         12.500      12.150     SLICE_X0Y63  U2/mux_table_output_reg[13]/G



---------------------------------------------------------------------------------------------------
From Clock:  Concurrent_loop_for_pixels[0].U1/flag
  To Clock:  VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag

Setup :           16  Failing Endpoints,  Worst Slack      -10.727ns,  Total Violation     -166.116ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.727ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[2]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[2]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        3.680ns  (logic 2.634ns (71.596%)  route 1.045ns (28.404%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.888ns = ( 18.388 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.535    17.181    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.259    17.440 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.948    18.388    U2/flag
    SLICE_X0Y52          LDCE                                         r  U2/mux_table_output_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     7.635    26.023    
    SLICE_X0Y52                                       0.000    26.023 r  U2/mux_table_output_reg[2]/D
    SLICE_X0Y52          LDCE (DToQ_ldce_D_Q)         0.240    26.263 r  U2/mux_table_output_reg[2]/Q
                         net (fo=1, routed)           1.045    27.308    VecOut_mux_OBUF[2]
    AB17                 OBUF (Prop_obuf_I_O)         2.394    29.702 r  VecOut_mux_OBUF[2]_inst/O
                         net (fo=0)                   0.000    29.702    VecOut_mux[2]
    AB17                                                              r  VecOut_mux[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -29.702    
  -------------------------------------------------------------------
                         slack                                -10.727    

Slack (VIOLATED) :        -10.719ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[0]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[0]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        3.846ns  (logic 2.630ns (68.375%)  route 1.216ns (31.625%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.807ns = ( 18.307 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.535    17.181    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.259    17.440 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.867    18.307    U2/flag
    SLICE_X0Y53          LDCE                                         r  U2/mux_table_output_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     7.541    25.848    
    SLICE_X0Y53                                       0.000    25.848 r  U2/mux_table_output_reg[0]/D
    SLICE_X0Y53          LDCE (DToQ_ldce_D_Q)         0.248    26.096 r  U2/mux_table_output_reg[0]/Q
                         net (fo=1, routed)           1.216    27.312    VecOut_mux_OBUF[0]
    AA17                 OBUF (Prop_obuf_I_O)         2.382    29.694 r  VecOut_mux_OBUF[0]_inst/O
                         net (fo=0)                   0.000    29.694    VecOut_mux[0]
    AA17                                                              r  VecOut_mux[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -29.694    
  -------------------------------------------------------------------
                         slack                                -10.719    

Slack (VIOLATED) :        -10.643ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[1]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[1]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        3.678ns  (logic 2.633ns (71.587%)  route 1.045ns (28.413%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.850ns = ( 18.350 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.535    17.181    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.259    17.440 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.909    18.350    U2/flag
    SLICE_X0Y51          LDCE                                         r  U2/mux_table_output_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     7.590    25.939    
    SLICE_X0Y51                                       0.000    25.939 r  U2/mux_table_output_reg[1]/D
    SLICE_X0Y51          LDCE (DToQ_ldce_D_Q)         0.240    26.179 r  U2/mux_table_output_reg[1]/Q
                         net (fo=1, routed)           1.045    27.225    VecOut_mux_OBUF[1]
    AB16                 OBUF (Prop_obuf_I_O)         2.393    29.618 r  VecOut_mux_OBUF[1]_inst/O
                         net (fo=0)                   0.000    29.618    VecOut_mux[1]
    AB16                                                              r  VecOut_mux[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -29.618    
  -------------------------------------------------------------------
                         slack                                -10.643    

Slack (VIOLATED) :        -10.563ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[5]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[5]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        3.680ns  (logic 2.635ns (71.597%)  route 1.045ns (28.403%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.822ns = ( 18.322 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.535    17.181    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.259    17.440 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.882    18.322    U2/flag
    SLICE_X0Y55          LDCE                                         r  U2/mux_table_output_reg[5]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     7.536    25.858    
    SLICE_X0Y55                                       0.000    25.858 r  U2/mux_table_output_reg[5]/D
    SLICE_X0Y55          LDCE (DToQ_ldce_D_Q)         0.240    26.098 r  U2/mux_table_output_reg[5]/Q
                         net (fo=1, routed)           1.045    27.143    VecOut_mux_OBUF[5]
    AB14                 OBUF (Prop_obuf_I_O)         2.395    29.538 r  VecOut_mux_OBUF[5]_inst/O
                         net (fo=0)                   0.000    29.538    VecOut_mux[5]
    AB14                                                              r  VecOut_mux[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -29.538    
  -------------------------------------------------------------------
                         slack                                -10.563    

Slack (VIOLATED) :        -10.535ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[3]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[3]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        3.679ns  (logic 2.634ns (71.592%)  route 1.045ns (28.408%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.807ns = ( 18.307 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.535    17.181    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.259    17.440 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.867    18.307    U2/flag
    SLICE_X0Y53          LDCE                                         r  U2/mux_table_output_reg[3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     7.524    25.831    
    SLICE_X0Y53                                       0.000    25.831 r  U2/mux_table_output_reg[3]/D
    SLICE_X0Y53          LDCE (DToQ_ldce_D_Q)         0.240    26.071 r  U2/mux_table_output_reg[3]/Q
                         net (fo=1, routed)           1.045    27.116    VecOut_mux_OBUF[3]
    AC16                 OBUF (Prop_obuf_I_O)         2.394    29.510 r  VecOut_mux_OBUF[3]_inst/O
                         net (fo=0)                   0.000    29.510    VecOut_mux[3]
    AC16                                                              r  VecOut_mux[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -29.510    
  -------------------------------------------------------------------
                         slack                                -10.535    

Slack (VIOLATED) :        -10.512ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[6]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[6]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        3.677ns  (logic 2.631ns (71.572%)  route 1.045ns (28.428%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.623ns = ( 18.123 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.535    17.181    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.259    17.440 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.683    18.123    U2/flag
    SLICE_X0Y56          LDCE                                         r  U2/mux_table_output_reg[6]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     7.687    25.810    
    SLICE_X0Y56                                       0.000    25.810 r  U2/mux_table_output_reg[6]/D
    SLICE_X0Y56          LDCE (DToQ_ldce_D_Q)         0.240    26.050 r  U2/mux_table_output_reg[6]/Q
                         net (fo=1, routed)           1.045    27.096    VecOut_mux_OBUF[6]
    AB15                 OBUF (Prop_obuf_I_O)         2.391    29.487 r  VecOut_mux_OBUF[6]_inst/O
                         net (fo=0)                   0.000    29.487    VecOut_mux[6]
    AB15                                                              r  VecOut_mux[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -29.487    
  -------------------------------------------------------------------
                         slack                                -10.512    

Slack (VIOLATED) :        -10.471ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[4]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[4]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        3.678ns  (logic 2.633ns (71.586%)  route 1.045ns (28.414%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.717ns = ( 18.217 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.535    17.181    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.259    17.440 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.776    18.217    U2/flag
    SLICE_X0Y54          LDCE                                         r  U2/mux_table_output_reg[4]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     7.551    25.768    
    SLICE_X0Y54                                       0.000    25.768 r  U2/mux_table_output_reg[4]/D
    SLICE_X0Y54          LDCE (DToQ_ldce_D_Q)         0.240    26.008 r  U2/mux_table_output_reg[4]/Q
                         net (fo=1, routed)           1.045    27.053    VecOut_mux_OBUF[4]
    AC17                 OBUF (Prop_obuf_I_O)         2.393    29.446 r  VecOut_mux_OBUF[4]_inst/O
                         net (fo=0)                   0.000    29.446    VecOut_mux[4]
    AC17                                                              r  VecOut_mux[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -29.446    
  -------------------------------------------------------------------
                         slack                                -10.471    

Slack (VIOLATED) :        -10.403ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[10]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[10]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        3.758ns  (logic 2.713ns (72.192%)  route 1.045ns (27.808%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.700ns = ( 18.200 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.535    17.181    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.259    17.440 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.760    18.200    U2/flag
    SLICE_X0Y60          LDCE                                         r  U2/mux_table_output_reg[10]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     7.419    25.619    
    SLICE_X0Y60                                       0.000    25.619 r  U2/mux_table_output_reg[10]/D
    SLICE_X0Y60          LDCE (DToQ_ldce_D_Q)         0.321    25.940 r  U2/mux_table_output_reg[10]/Q
                         net (fo=1, routed)           1.045    26.986    VecOut_mux_OBUF[10]
    AA15                 OBUF (Prop_obuf_I_O)         2.392    29.378 r  VecOut_mux_OBUF[10]_inst/O
                         net (fo=0)                   0.000    29.378    VecOut_mux[10]
    AA15                                                              r  VecOut_mux[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -29.378    
  -------------------------------------------------------------------
                         slack                                -10.403    

Slack (VIOLATED) :        -10.356ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[7]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[7]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        3.714ns  (logic 2.669ns (71.860%)  route 1.045ns (28.140%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.613ns = ( 18.113 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.535    17.181    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.259    17.440 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.673    18.113    U2/flag
    SLICE_X0Y57          LDCE                                         r  U2/mux_table_output_reg[7]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     7.503    25.617    
    SLICE_X0Y57                                       0.000    25.617 r  U2/mux_table_output_reg[7]/D
    SLICE_X0Y57          LDCE (DToQ_ldce_D_Q)         0.240    25.857 r  U2/mux_table_output_reg[7]/Q
                         net (fo=1, routed)           1.045    26.902    VecOut_mux_OBUF[7]
    AC12                 OBUF (Prop_obuf_I_O)         2.429    29.331 r  VecOut_mux_OBUF[7]_inst/O
                         net (fo=0)                   0.000    29.331    VecOut_mux[7]
    AC12                                                              r  VecOut_mux[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -29.331    
  -------------------------------------------------------------------
                         slack                                -10.356    

Slack (VIOLATED) :        -10.330ns  (required time - arrival time)
  Source:                 U2/mux_table_output_reg[11]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[11]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@25.000ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        3.690ns  (logic 2.645ns (71.678%)  route 1.045ns (28.322%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -5.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.644ns = ( 18.144 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.535    17.181    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.259    17.440 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.704    18.144    U2/flag
    SLICE_X0Y61          LDCE                                         r  U2/mux_table_output_reg[11]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     7.471    25.615    
    SLICE_X0Y61                                       0.000    25.615 r  U2/mux_table_output_reg[11]/D
    SLICE_X0Y61          LDCE (DToQ_ldce_D_Q)         0.240    25.855 r  U2/mux_table_output_reg[11]/Q
                         net (fo=1, routed)           1.045    26.900    VecOut_mux_OBUF[11]
    AC13                 OBUF (Prop_obuf_I_O)         2.405    29.305 r  VecOut_mux_OBUF[11]_inst/O
                         net (fo=0)                   0.000    29.305    VecOut_mux[11]
    AC13                                                              r  VecOut_mux[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.025    24.975    
                         output delay                -6.000    18.975    
  -------------------------------------------------------------------
                         required time                         18.975    
                         arrival time                         -29.305    
  -------------------------------------------------------------------
                         slack                                -10.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.423ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[15]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[15]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.727ns  (logic 1.449ns (83.898%)  route 0.278ns (16.102%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.221ns = ( 14.721 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.677    14.365    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.118    14.483 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.238    14.721    U2/flag
    SLICE_X0Y65          LDCE                                         r  U2/mux_table_output_reg[15]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          LDCE (EnToQ_ldce_G_Q)        0.143    14.864 r  U2/mux_table_output_reg[15]/Q
                         net (fo=1, routed)           0.278    15.142    VecOut_mux_OBUF[15]
    AE17                 OBUF (Prop_obuf_I_O)         1.306    16.448 r  VecOut_mux_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.448    VecOut_mux[15]
    AE17                                                              r  VecOut_mux[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.448    
  -------------------------------------------------------------------
                         slack                                  9.423    

Slack (MET) :             9.441ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[14]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[14]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.738ns  (logic 1.460ns (83.995%)  route 0.278ns (16.005%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.228ns = ( 14.728 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.677    14.365    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.118    14.483 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.246    14.728    U2/flag
    SLICE_X0Y64          LDCE                                         r  U2/mux_table_output_reg[14]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          LDCE (EnToQ_ldce_G_Q)        0.143    14.871 r  U2/mux_table_output_reg[14]/Q
                         net (fo=1, routed)           0.278    15.150    VecOut_mux_OBUF[14]
    AD16                 OBUF (Prop_obuf_I_O)         1.317    16.466 r  VecOut_mux_OBUF[14]_inst/O
                         net (fo=0)                   0.000    16.466    VecOut_mux[14]
    AD16                                                              r  VecOut_mux[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.466    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.479ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[13]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[13]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.730ns  (logic 1.452ns (83.922%)  route 0.278ns (16.078%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.274ns = ( 14.774 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.677    14.365    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.118    14.483 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.291    14.774    U2/flag
    SLICE_X0Y63          LDCE                                         r  U2/mux_table_output_reg[13]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          LDCE (EnToQ_ldce_G_Q)        0.143    14.917 r  U2/mux_table_output_reg[13]/Q
                         net (fo=1, routed)           0.278    15.195    VecOut_mux_OBUF[13]
    AD15                 OBUF (Prop_obuf_I_O)         1.309    16.504 r  VecOut_mux_OBUF[13]_inst/O
                         net (fo=0)                   0.000    16.504    VecOut_mux[13]
    AD15                                                              r  VecOut_mux[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.504    
  -------------------------------------------------------------------
                         slack                                  9.479    

Slack (MET) :             9.505ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[9]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[9]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.736ns  (logic 1.458ns (83.976%)  route 0.278ns (16.024%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.294ns = ( 14.794 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.677    14.365    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.118    14.483 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.311    14.794    U2/flag
    SLICE_X0Y59          LDCE                                         r  U2/mux_table_output_reg[9]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          LDCE (EnToQ_ldce_G_Q)        0.143    14.937 r  U2/mux_table_output_reg[9]/Q
                         net (fo=1, routed)           0.278    15.215    VecOut_mux_OBUF[9]
    AA14                 OBUF (Prop_obuf_I_O)         1.315    16.530 r  VecOut_mux_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.530    VecOut_mux[9]
    AA14                                                              r  VecOut_mux[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.530    
  -------------------------------------------------------------------
                         slack                                  9.505    

Slack (MET) :             9.540ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[12]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[12]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.746ns  (logic 1.468ns (84.068%)  route 0.278ns (15.932%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.319ns = ( 14.819 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.677    14.365    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.118    14.483 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.336    14.819    U2/flag
    SLICE_X0Y62          LDCE                                         r  U2/mux_table_output_reg[12]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          LDCE (EnToQ_ldce_G_Q)        0.143    14.962 r  U2/mux_table_output_reg[12]/Q
                         net (fo=1, routed)           0.278    15.240    VecOut_mux_OBUF[12]
    AC14                 OBUF (Prop_obuf_I_O)         1.325    16.565 r  VecOut_mux_OBUF[12]_inst/O
                         net (fo=0)                   0.000    16.565    VecOut_mux[12]
    AC14                                                              r  VecOut_mux[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.565    
  -------------------------------------------------------------------
                         slack                                  9.540    

Slack (MET) :             9.551ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[8]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[8]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.773ns  (logic 1.494ns (84.308%)  route 0.278ns (15.692%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.303ns = ( 14.803 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.677    14.365    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.118    14.483 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.321    14.803    U2/flag
    SLICE_X0Y58          LDCE                                         r  U2/mux_table_output_reg[8]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          LDCE (EnToQ_ldce_G_Q)        0.143    14.946 r  U2/mux_table_output_reg[8]/Q
                         net (fo=1, routed)           0.278    15.225    VecOut_mux_OBUF[8]
    AB12                 OBUF (Prop_obuf_I_O)         1.351    16.576 r  VecOut_mux_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.576    VecOut_mux[8]
    AB12                                                              r  VecOut_mux[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.576    
  -------------------------------------------------------------------
                         slack                                  9.551    

Slack (MET) :             9.561ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[6]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[6]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.736ns  (logic 1.458ns (83.981%)  route 0.278ns (16.019%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.350ns = ( 14.850 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.677    14.365    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.118    14.483 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.367    14.850    U2/flag
    SLICE_X0Y56          LDCE                                         r  U2/mux_table_output_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          LDCE (EnToQ_ldce_G_Q)        0.143    14.993 r  U2/mux_table_output_reg[6]/Q
                         net (fo=1, routed)           0.278    15.271    VecOut_mux_OBUF[6]
    AB15                 OBUF (Prop_obuf_I_O)         1.315    16.586 r  VecOut_mux_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.586    VecOut_mux[6]
    AB15                                                              r  VecOut_mux[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.586    
  -------------------------------------------------------------------
                         slack                                  9.561    

Slack (MET) :             9.585ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[11]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[11]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.750ns  (logic 1.472ns (84.105%)  route 0.278ns (15.895%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.360ns = ( 14.860 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.677    14.365    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.118    14.483 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.377    14.860    U2/flag
    SLICE_X0Y61          LDCE                                         r  U2/mux_table_output_reg[11]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          LDCE (EnToQ_ldce_G_Q)        0.143    15.003 r  U2/mux_table_output_reg[11]/Q
                         net (fo=1, routed)           0.278    15.281    VecOut_mux_OBUF[11]
    AC13                 OBUF (Prop_obuf_I_O)         1.329    16.610 r  VecOut_mux_OBUF[11]_inst/O
                         net (fo=0)                   0.000    16.610    VecOut_mux[11]
    AC13                                                              r  VecOut_mux[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.610    
  -------------------------------------------------------------------
                         slack                                  9.585    

Slack (MET) :             9.591ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[10]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[10]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.737ns  (logic 1.459ns (83.989%)  route 0.278ns (16.011%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.379ns = ( 14.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.677    14.365    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.118    14.483 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.396    14.879    U2/flag
    SLICE_X0Y60          LDCE                                         r  U2/mux_table_output_reg[10]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          LDCE (EnToQ_ldce_G_Q)        0.143    15.022 r  U2/mux_table_output_reg[10]/Q
                         net (fo=1, routed)           0.278    15.300    VecOut_mux_OBUF[10]
    AA15                 OBUF (Prop_obuf_I_O)         1.316    16.616 r  VecOut_mux_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.616    VecOut_mux[10]
    AA15                                                              r  VecOut_mux[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.616    
  -------------------------------------------------------------------
                         slack                                  9.591    

Slack (MET) :             9.593ns  (arrival time - required time)
  Source:                 U2/mux_table_output_reg[7]/G
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            VecOut_mux[7]
                            (output port clocked by VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.774ns  (logic 1.495ns (84.317%)  route 0.278ns (15.683%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    2.345ns = ( 14.845 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065    12.565 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097    13.662    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.688 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.677    14.365    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.118    14.483 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.362    14.845    U2/flag
    SLICE_X0Y57          LDCE                                         r  U2/mux_table_output_reg[7]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          LDCE (EnToQ_ldce_G_Q)        0.143    14.988 r  U2/mux_table_output_reg[7]/Q
                         net (fo=1, routed)           0.278    15.266    VecOut_mux_OBUF[7]
    AC12                 OBUF (Prop_obuf_I_O)         1.352    16.618 r  VecOut_mux_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.618    VecOut_mux[7]
    AC12                                                              r  VecOut_mux[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty            0.025    12.525    
                         output delay                -5.500     7.025    
  -------------------------------------------------------------------
                         required time                         -7.025    
                         arrival time                          16.618    
  -------------------------------------------------------------------
                         slack                                  9.593    





---------------------------------------------------------------------------------------------------
From Clock:  Concurrent_loop_for_pixels[0].U1/flag
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                            (clock source 'Concurrent_loop_for_pixels[0].U1/flag'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@18.750ns - Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns)
  Data Path Delay:        1.079ns  (logic 0.043ns (3.987%)  route 1.036ns (96.013%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 23.078 - 18.750 ) 
    Source Clock Delay      (SCD):    4.940ns = ( 17.440 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    13.222 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    15.553    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.646 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.535    17.181    Concurrent_loop_for_pixels[0].U1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.259    17.440 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          1.036    18.476    Concurrent_loop_for_pixels[0].U1/flag
    SLICE_X2Y71          LUT5 (Prop_lut5_I1_O)        0.043    18.519 r  Concurrent_loop_for_pixels[0].U1/flag_t[0]_i_1/O
                         net (fo=1, routed)           0.000    18.519    Concurrent_loop_for_pixels[0].U1/flag_t[0]_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648    19.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197    21.595    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    21.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.400    23.078    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/C
                         clock pessimism              0.219    23.296    
                         clock uncertainty           -0.035    23.261    
    SLICE_X2Y71          FDRE (Setup_fdre_C_D)        0.065    23.326    Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]
  -------------------------------------------------------------------
                         required time                         23.326    
                         arrival time                         -18.519    
  -------------------------------------------------------------------
                         slack                                  4.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                            (clock source 'Concurrent_loop_for_pixels[0].U1/flag'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.028ns (4.995%)  route 0.533ns (95.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 f  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.677     1.865    Concurrent_loop_for_pixels[0].U1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.118     1.983 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.533     2.515    Concurrent_loop_for_pixels[0].U1/flag
    SLICE_X2Y71          LUT5 (Prop_lut5_I1_O)        0.028     2.543 f  Concurrent_loop_for_pixels[0].U1/flag_t[0]_i_1/O
                         net (fo=1, routed)           0.000     2.543    Concurrent_loop_for_pixels[0].U1/flag_t[0]_i_1_n_0
    SLICE_X2Y71          FDRE                                         f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.898     2.414    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE                                         r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/C
                         clock pessimism             -0.329     2.086    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.087     2.173    Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.371    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  Concurrent_loop_for_pixels[0].U1/flag

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[6]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        2.082ns  (logic 0.223ns (10.710%)  route 1.859ns (89.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 17.605 - 12.500 ) 
    Source Clock Delay      (SCD):    4.678ns = ( 23.428 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.025ns
    Computed max time borrow:         12.525ns
    Time borrowed from endpoint:      7.723ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    19.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    21.803    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    21.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.532    23.428    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.223    23.651 r  Concurrent_loop_for_pixels[0].U1/result_reg[6]/Q
                         net (fo=3, routed)           1.859    25.510    U2/mux_table_input[499][6]
    SLICE_X0Y56          LDCE                                         r  U2/mux_table_output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648    13.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197    15.345    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.428 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.400    16.828    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.206    17.034 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.571    17.605    U2/flag
    SLICE_X0Y56          LDCE                                         r  U2/mux_table_output_reg[6]/G
                         clock pessimism              0.219    17.823    
                         clock uncertainty           -0.035    17.788    
                         time borrowed                7.723    25.510    
  -------------------------------------------------------------------
                         required time                         25.510    
                         arrival time                         -25.510    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[2]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        2.250ns  (logic 0.223ns (9.909%)  route 2.027ns (90.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.325ns = ( 17.825 - 12.500 ) 
    Source Clock Delay      (SCD):    4.678ns = ( 23.428 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.025ns
    Computed max time borrow:         12.525ns
    Time borrowed from endpoint:      7.670ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    19.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    21.803    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    21.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.532    23.428    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.223    23.651 r  Concurrent_loop_for_pixels[0].U1/result_reg[2]/Q
                         net (fo=3, routed)           2.027    25.679    U2/mux_table_input[499][2]
    SLICE_X0Y52          LDCE                                         r  U2/mux_table_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648    13.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197    15.345    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.428 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.400    16.828    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.206    17.034 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.792    17.825    U2/flag
    SLICE_X0Y52          LDCE                                         r  U2/mux_table_output_reg[2]/G
                         clock pessimism              0.219    18.044    
                         clock uncertainty           -0.035    18.009    
                         time borrowed                7.670    25.679    
  -------------------------------------------------------------------
                         required time                         25.679    
                         arrival time                         -25.679    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[1]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        2.170ns  (logic 0.223ns (10.276%)  route 1.947ns (89.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 17.790 - 12.500 ) 
    Source Clock Delay      (SCD):    4.678ns = ( 23.428 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.025ns
    Computed max time borrow:         12.525ns
    Time borrowed from endpoint:      7.625ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    19.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    21.803    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    21.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.532    23.428    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.223    23.651 r  Concurrent_loop_for_pixels[0].U1/result_reg[1]/Q
                         net (fo=1, routed)           1.947    25.598    U2/mux_table_input[499][1]
    SLICE_X0Y51          LDCE                                         r  U2/mux_table_output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648    13.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197    15.345    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.428 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.400    16.828    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.206    17.034 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.756    17.790    U2/flag
    SLICE_X0Y51          LDCE                                         r  U2/mux_table_output_reg[1]/G
                         clock pessimism              0.219    18.009    
                         clock uncertainty           -0.035    17.973    
                         time borrowed                7.625    25.598    
  -------------------------------------------------------------------
                         required time                         25.598    
                         arrival time                         -25.598    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[4]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        2.022ns  (logic 0.259ns (12.807%)  route 1.763ns (87.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 17.682 - 12.500 ) 
    Source Clock Delay      (SCD):    4.679ns = ( 23.429 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.025ns
    Computed max time borrow:         12.525ns
    Time borrowed from endpoint:      7.586ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    19.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    21.803    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    21.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.533    23.429    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y78          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.259    23.688 r  Concurrent_loop_for_pixels[0].U1/result_reg[4]/Q
                         net (fo=3, routed)           1.763    25.452    U2/mux_table_input[499][4]
    SLICE_X0Y54          LDCE                                         r  U2/mux_table_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648    13.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197    15.345    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.428 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.400    16.828    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.206    17.034 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.648    17.682    U2/flag
    SLICE_X0Y54          LDCE                                         r  U2/mux_table_output_reg[4]/G
                         clock pessimism              0.219    17.901    
                         clock uncertainty           -0.035    17.865    
                         time borrowed                7.586    25.452    
  -------------------------------------------------------------------
                         required time                         25.452    
                         arrival time                         -25.452    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[0]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        2.090ns  (logic 0.259ns (12.393%)  route 1.831ns (87.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 17.758 - 12.500 ) 
    Source Clock Delay      (SCD):    4.678ns = ( 23.428 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.017ns
    Computed max time borrow:         12.517ns
    Time borrowed from endpoint:      7.576ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    19.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    21.803    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    21.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.532    23.428    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDCE (Prop_fdce_C_Q)         0.259    23.687 r  Concurrent_loop_for_pixels[0].U1/result_reg[0]/Q
                         net (fo=3, routed)           1.831    25.518    U2/mux_table_input[499][0]
    SLICE_X0Y53          LDCE                                         r  U2/mux_table_output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648    13.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197    15.345    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.428 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.400    16.828    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.206    17.034 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.725    17.758    U2/flag
    SLICE_X0Y53          LDCE                                         r  U2/mux_table_output_reg[0]/G
                         clock pessimism              0.219    17.977    
                         clock uncertainty           -0.035    17.942    
                         time borrowed                7.576    25.518    
  -------------------------------------------------------------------
                         required time                         25.518    
                         arrival time                         -25.518    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[5]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        2.097ns  (logic 0.259ns (12.352%)  route 1.838ns (87.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 17.770 - 12.500 ) 
    Source Clock Delay      (SCD):    4.678ns = ( 23.428 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.025ns
    Computed max time borrow:         12.525ns
    Time borrowed from endpoint:      7.571ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    19.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    21.803    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    21.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.532    23.428    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDCE (Prop_fdce_C_Q)         0.259    23.687 r  Concurrent_loop_for_pixels[0].U1/result_reg[5]/Q
                         net (fo=3, routed)           1.838    25.525    U2/mux_table_input[499][5]
    SLICE_X0Y55          LDCE                                         r  U2/mux_table_output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648    13.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197    15.345    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.428 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.400    16.828    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.206    17.034 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.737    17.770    U2/flag
    SLICE_X0Y55          LDCE                                         r  U2/mux_table_output_reg[5]/G
                         clock pessimism              0.219    17.989    
                         clock uncertainty           -0.035    17.954    
                         time borrowed                7.571    25.525    
  -------------------------------------------------------------------
                         required time                         25.525    
                         arrival time                         -25.525    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[3]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        2.072ns  (logic 0.223ns (10.761%)  route 1.849ns (89.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 17.758 - 12.500 ) 
    Source Clock Delay      (SCD):    4.678ns = ( 23.428 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.025ns
    Computed max time borrow:         12.525ns
    Time borrowed from endpoint:      7.559ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    19.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    21.803    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    21.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.532    23.428    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.223    23.651 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]/Q
                         net (fo=3, routed)           1.849    25.501    U2/mux_table_input[499][3]
    SLICE_X0Y53          LDCE                                         r  U2/mux_table_output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648    13.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197    15.345    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.428 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.400    16.828    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.206    17.034 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.725    17.758    U2/flag
    SLICE_X0Y53          LDCE                                         r  U2/mux_table_output_reg[3]/G
                         clock pessimism              0.219    17.977    
                         clock uncertainty           -0.035    17.942    
                         time borrowed                7.559    25.501    
  -------------------------------------------------------------------
                         required time                         25.501    
                         arrival time                         -25.501    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[7]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        1.889ns  (logic 0.259ns (13.709%)  route 1.630ns (86.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 17.597 - 12.500 ) 
    Source Clock Delay      (SCD):    4.679ns = ( 23.429 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.025ns
    Computed max time borrow:         12.525ns
    Time borrowed from endpoint:      7.539ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    19.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    21.803    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    21.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.533    23.429    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y78          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.259    23.688 r  Concurrent_loop_for_pixels[0].U1/result_reg[7]/Q
                         net (fo=3, routed)           1.630    25.319    U2/mux_table_input[499][7]
    SLICE_X0Y57          LDCE                                         r  U2/mux_table_output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648    13.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197    15.345    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.428 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.400    16.828    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.206    17.034 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.563    17.597    U2/flag
    SLICE_X0Y57          LDCE                                         r  U2/mux_table_output_reg[7]/G
                         clock pessimism              0.219    17.815    
                         clock uncertainty           -0.035    17.780    
                         time borrowed                7.539    25.319    
  -------------------------------------------------------------------
                         required time                         25.319    
                         arrival time                         -25.319    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[12]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        1.840ns  (logic 0.223ns (12.122%)  route 1.617ns (87.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 17.557 - 12.500 ) 
    Source Clock Delay      (SCD):    4.682ns = ( 23.432 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.025ns
    Computed max time borrow:         12.525ns
    Time borrowed from endpoint:      7.532ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    19.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    21.803    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    21.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.536    23.432    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y80          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.223    23.655 r  Concurrent_loop_for_pixels[0].U1/result_reg[12]/Q
                         net (fo=3, routed)           1.617    25.272    U2/mux_table_input[499][12]
    SLICE_X0Y62          LDCE                                         r  U2/mux_table_output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648    13.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197    15.345    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.428 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.400    16.828    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.206    17.034 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.523    17.557    U2/flag
    SLICE_X0Y62          LDCE                                         r  U2/mux_table_output_reg[12]/G
                         clock pessimism              0.219    17.775    
                         clock uncertainty           -0.035    17.740    
                         time borrowed                7.532    25.272    
  -------------------------------------------------------------------
                         required time                         25.272    
                         arrival time                         -25.272    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[11]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -6.250ns  (Concurrent_loop_for_pixels[0].U1/flag rise@12.500ns - clk rise@18.750ns)
  Data Path Delay:        1.884ns  (logic 0.259ns (13.749%)  route 1.625ns (86.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 17.624 - 12.500 ) 
    Source Clock Delay      (SCD):    4.679ns = ( 23.429 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:               0.025ns
    Computed max time borrow:         12.525ns
    Time borrowed from endpoint:      7.506ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         7.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       18.750    18.750 r  
    AC18                                              0.000    18.750 r  clk (IN)
                         net (fo=0)                   0.000    18.750    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722    19.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331    21.803    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    21.896 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.533    23.429    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y78          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.259    23.688 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]/Q
                         net (fo=3, routed)           1.625    25.313    U2/mux_table_input[499][11]
    SLICE_X0Y61          LDCE                                         r  U2/mux_table_output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag rise edge)
                                                     12.500    12.500 r  
    AC18                                              0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.648    13.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.197    15.345    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.428 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.400    16.828    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.206    17.034 r  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.590    17.624    U2/flag
    SLICE_X0Y61          LDCE                                         r  U2/mux_table_output_reg[11]/G
                         clock pessimism              0.219    17.842    
                         clock uncertainty           -0.035    17.807    
                         time borrowed                7.506    25.313    
  -------------------------------------------------------------------
                         required time                         25.313    
                         arrival time                         -25.313    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[14]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.100ns (12.331%)  route 0.711ns (87.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.679     1.867    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y80          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.100     1.967 r  Concurrent_loop_for_pixels[0].U1/result_reg[14]/Q
                         net (fo=3, routed)           0.711     2.678    U2/mux_table_input[499][14]
    SLICE_X0Y64          LDCE                                         r  U2/mux_table_output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.898     2.414    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.147     2.561 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.290     2.851    U2/flag
    SLICE_X0Y64          LDCE                                         f  U2/mux_table_output_reg[14]/G
                         clock pessimism             -0.329     2.522    
    SLICE_X0Y64          LDCE (Hold_ldce_G_D)         0.056     2.578    U2/mux_table_output_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[15]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.100ns (11.748%)  route 0.751ns (88.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.677     1.865    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y80          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.100     1.965 r  Concurrent_loop_for_pixels[0].U1/result_reg[15]/Q
                         net (fo=3, routed)           0.751     2.716    U2/mux_table_input[499][15]
    SLICE_X0Y65          LDCE                                         r  U2/mux_table_output_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.898     2.414    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.147     2.561 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.285     2.847    U2/flag
    SLICE_X0Y65          LDCE                                         f  U2/mux_table_output_reg[15]/G
                         clock pessimism             -0.329     2.518    
    SLICE_X0Y65          LDCE (Hold_ldce_G_D)         0.056     2.574    U2/mux_table_output_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[1]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.100ns (8.649%)  route 1.056ns (91.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.136ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.674     1.862    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.100     1.962 r  Concurrent_loop_for_pixels[0].U1/result_reg[1]/Q
                         net (fo=1, routed)           1.056     3.018    U2/mux_table_input[499][1]
    SLICE_X0Y51          LDCE                                         r  U2/mux_table_output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.898     2.414    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.147     2.561 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.574     3.136    U2/flag
    SLICE_X0Y51          LDCE                                         f  U2/mux_table_output_reg[1]/G
                         clock pessimism             -0.329     2.807    
    SLICE_X0Y51          LDCE (Hold_ldce_G_D)         0.056     2.863    U2/mux_table_output_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.863    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[11]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.118ns (11.437%)  route 0.914ns (88.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.675     1.863    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y78          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.118     1.981 r  Concurrent_loop_for_pixels[0].U1/result_reg[11]/Q
                         net (fo=3, routed)           0.914     2.894    U2/mux_table_input[499][11]
    SLICE_X0Y61          LDCE                                         r  U2/mux_table_output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.898     2.414    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.147     2.561 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.445     3.006    U2/flag
    SLICE_X0Y61          LDCE                                         f  U2/mux_table_output_reg[11]/G
                         clock pessimism             -0.329     2.678    
    SLICE_X0Y61          LDCE (Hold_ldce_G_D)         0.056     2.734    U2/mux_table_output_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.734    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[4]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.118ns (10.943%)  route 0.960ns (89.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.675     1.863    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y78          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.118     1.981 r  Concurrent_loop_for_pixels[0].U1/result_reg[4]/Q
                         net (fo=3, routed)           0.960     2.941    U2/mux_table_input[499][4]
    SLICE_X0Y54          LDCE                                         r  U2/mux_table_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.898     2.414    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.147     2.561 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.491     3.053    U2/flag
    SLICE_X0Y54          LDCE                                         f  U2/mux_table_output_reg[4]/G
                         clock pessimism             -0.329     2.724    
    SLICE_X0Y54          LDCE (Hold_ldce_G_D)         0.056     2.780    U2/mux_table_output_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.780    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[0]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.118ns (10.343%)  route 1.023ns (89.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.674     1.862    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDCE (Prop_fdce_C_Q)         0.118     1.980 r  Concurrent_loop_for_pixels[0].U1/result_reg[0]/Q
                         net (fo=3, routed)           1.023     3.003    U2/mux_table_input[499][0]
    SLICE_X0Y53          LDCE                                         r  U2/mux_table_output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.898     2.414    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.147     2.561 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.550     3.111    U2/flag
    SLICE_X0Y53          LDCE                                         f  U2/mux_table_output_reg[0]/G
                         clock pessimism             -0.329     2.782    
    SLICE_X0Y53          LDCE (Hold_ldce_G_D)         0.051     2.833    U2/mux_table_output_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.833    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[13]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.100ns (10.581%)  route 0.845ns (89.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.677     1.865    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y80          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.100     1.965 r  Concurrent_loop_for_pixels[0].U1/result_reg[13]/Q
                         net (fo=3, routed)           0.845     2.810    U2/mux_table_input[499][13]
    SLICE_X0Y63          LDCE                                         r  U2/mux_table_output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.898     2.414    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.147     2.561 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.343     2.904    U2/flag
    SLICE_X0Y63          LDCE                                         f  U2/mux_table_output_reg[13]/G
                         clock pessimism             -0.329     2.576    
    SLICE_X0Y63          LDCE (Hold_ldce_G_D)         0.056     2.632    U2/mux_table_output_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[5]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.118ns (10.164%)  route 1.043ns (89.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.674     1.862    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDCE (Prop_fdce_C_Q)         0.118     1.980 r  Concurrent_loop_for_pixels[0].U1/result_reg[5]/Q
                         net (fo=3, routed)           1.043     3.023    U2/mux_table_input[499][5]
    SLICE_X0Y55          LDCE                                         r  U2/mux_table_output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.898     2.414    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.147     2.561 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.552     3.113    U2/flag
    SLICE_X0Y55          LDCE                                         f  U2/mux_table_output_reg[5]/G
                         clock pessimism             -0.329     2.784    
    SLICE_X0Y55          LDCE (Hold_ldce_G_D)         0.056     2.840    U2/mux_table_output_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.840    
                         arrival time                           3.023    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[2]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.100ns (8.262%)  route 1.110ns (91.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.674     1.862    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.100     1.962 r  Concurrent_loop_for_pixels[0].U1/result_reg[2]/Q
                         net (fo=3, routed)           1.110     3.072    U2/mux_table_input[499][2]
    SLICE_X0Y52          LDCE                                         r  U2/mux_table_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.898     2.414    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.147     2.561 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.599     3.160    U2/flag
    SLICE_X0Y52          LDCE                                         f  U2/mux_table_output_reg[2]/G
                         clock pessimism             -0.329     2.831    
    SLICE_X0Y52          LDCE (Hold_ldce_G_D)         0.056     2.887    U2/mux_table_output_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.887    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Concurrent_loop_for_pixels[0].U1/result_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            U2/mux_table_output_reg[3]/D
                            (positive level-sensitive latch clocked by Concurrent_loop_for_pixels[0].U1/flag  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             Concurrent_loop_for_pixels[0].U1/flag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Concurrent_loop_for_pixels[0].U1/flag fall@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.100ns (8.603%)  route 1.062ns (91.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     0.065 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     1.162    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.674     1.862    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.100     1.962 r  Concurrent_loop_for_pixels[0].U1/result_reg[3]/Q
                         net (fo=3, routed)           1.062     3.024    U2/mux_table_input[499][3]
    SLICE_X0Y53          LDCE                                         r  U2/mux_table_output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Concurrent_loop_for_pixels[0].U1/flag fall edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.486    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.898     2.414    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.147     2.561 f  Concurrent_loop_for_pixels[0].U1/flag_t_reg[0]/Q
                         net (fo=17, routed)          0.550     3.111    U2/flag
    SLICE_X0Y53          LDCE                                         f  U2/mux_table_output_reg[3]/G
                         clock pessimism             -0.329     2.782    
    SLICE_X0Y53          LDCE (Hold_ldce_G_D)         0.056     2.838    U2/mux_table_output_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.838    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.186    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.559ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.305ns (15.523%)  route 1.659ns (84.477%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 8.117 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.659     7.963    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X3Y80          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.679     8.117    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y80          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[14]/C
                         clock pessimism              0.000     8.117    
                         clock uncertainty           -0.035     8.081    
    SLICE_X3Y80          FDCE (Recov_fdce_C_CLR)     -0.117     7.964    Concurrent_loop_for_pixels[0].U1/result_reg[14]
  -------------------------------------------------------------------
                         required time                          7.964    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[24]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.305ns (16.113%)  route 1.587ns (83.887%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 8.119 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.587     7.892    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X7Y85          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.681     8.119    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X7Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[24]/C
                         clock pessimism              0.000     8.119    
                         clock uncertainty           -0.035     8.083    
    SLICE_X7Y85          FDCE (Recov_fdce_C_CLR)     -0.117     7.966    Concurrent_loop_for_pixels[0].U1/result_reg[24]
  -------------------------------------------------------------------
                         required time                          7.966    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[25]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.305ns (16.113%)  route 1.587ns (83.887%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 8.119 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.587     7.892    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X7Y85          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.681     8.119    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X7Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[25]/C
                         clock pessimism              0.000     8.119    
                         clock uncertainty           -0.035     8.083    
    SLICE_X7Y85          FDCE (Recov_fdce_C_CLR)     -0.117     7.966    Concurrent_loop_for_pixels[0].U1/result_reg[25]
  -------------------------------------------------------------------
                         required time                          7.966    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[31]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.305ns (16.113%)  route 1.587ns (83.887%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 8.119 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.587     7.892    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X7Y85          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.681     8.119    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X7Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[31]/C
                         clock pessimism              0.000     8.119    
                         clock uncertainty           -0.035     8.083    
    SLICE_X7Y85          FDCE (Recov_fdce_C_CLR)     -0.117     7.966    Concurrent_loop_for_pixels[0].U1/result_reg[31]
  -------------------------------------------------------------------
                         required time                          7.966    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[30]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.305ns (16.141%)  route 1.583ns (83.858%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 8.119 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.583     7.888    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X4Y84          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.681     8.119    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y84          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[30]/C
                         clock pessimism              0.000     8.119    
                         clock uncertainty           -0.035     8.083    
    SLICE_X4Y84          FDCE (Recov_fdce_C_CLR)     -0.102     7.981    Concurrent_loop_for_pixels[0].U1/result_reg[30]
  -------------------------------------------------------------------
                         required time                          7.981    
                         arrival time                          -7.888    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[29]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.305ns (16.113%)  route 1.587ns (83.887%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 8.119 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.587     7.892    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X6Y85          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.681     8.119    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X6Y85          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[29]/C
                         clock pessimism              0.000     8.119    
                         clock uncertainty           -0.035     8.083    
    SLICE_X6Y85          FDCE (Recov_fdce_C_CLR)     -0.079     8.004    Concurrent_loop_for_pixels[0].U1/result_reg[29]
  -------------------------------------------------------------------
                         required time                          8.004    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[27]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.305ns (16.141%)  route 1.583ns (83.858%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 8.119 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.583     7.888    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X4Y84          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.681     8.119    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y84          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[27]/C
                         clock pessimism              0.000     8.119    
                         clock uncertainty           -0.035     8.083    
    SLICE_X4Y84          FDCE (Recov_fdce_C_CLR)     -0.079     8.004    Concurrent_loop_for_pixels[0].U1/result_reg[27]
  -------------------------------------------------------------------
                         required time                          8.004    
                         arrival time                          -7.888    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[28]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.305ns (16.141%)  route 1.583ns (83.858%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 8.119 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.583     7.888    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X4Y84          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.681     8.119    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y84          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[28]/C
                         clock pessimism              0.000     8.119    
                         clock uncertainty           -0.035     8.083    
    SLICE_X4Y84          FDCE (Recov_fdce_C_CLR)     -0.079     8.004    Concurrent_loop_for_pixels[0].U1/result_reg[28]
  -------------------------------------------------------------------
                         required time                          8.004    
                         arrival time                          -7.888    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[20]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.305ns (16.526%)  route 1.540ns (83.474%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 8.119 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.540     7.844    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X3Y82          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.681     8.119    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y82          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[20]/C
                         clock pessimism              0.000     8.119    
                         clock uncertainty           -0.035     8.083    
    SLICE_X3Y82          FDCE (Recov_fdce_C_CLR)     -0.117     7.966    Concurrent_loop_for_pixels[0].U1/result_reg[20]
  -------------------------------------------------------------------
                         required time                          7.966    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[21]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.305ns (16.526%)  route 1.540ns (83.474%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 8.119 - 6.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  6.000     6.000    
    AE20                                              0.000     6.000 f  reset (IN)
                         net (fo=0)                   0.000     6.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.305     6.305 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.540     7.844    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X3Y82          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AC18                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.065     6.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.097     7.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.438 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.681     8.119    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X3Y82          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[21]/C
                         clock pessimism              0.000     8.119    
                         clock uncertainty           -0.035     8.083    
    SLICE_X3Y82          FDCE (Recov_fdce_C_CLR)     -0.117     7.966    Concurrent_loop_for_pixels[0].U1/result_reg[21]
  -------------------------------------------------------------------
                         required time                          7.966    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  0.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.559ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.640ns (29.544%)  route 1.527ns (70.456%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.527     7.167    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X4Y77          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.532     4.678    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[0]/C
                         clock pessimism              0.000     4.678    
                         clock uncertainty            0.035     4.714    
    SLICE_X4Y77          FDCE (Remov_fdce_C_CLR)     -0.106     4.608    Concurrent_loop_for_pixels[0].U1/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.608    
                         arrival time                           7.167    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             2.559ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.640ns (29.544%)  route 1.527ns (70.456%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.527     7.167    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X4Y77          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.532     4.678    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[5]/C
                         clock pessimism              0.000     4.678    
                         clock uncertainty            0.035     4.714    
    SLICE_X4Y77          FDCE (Remov_fdce_C_CLR)     -0.106     4.608    Concurrent_loop_for_pixels[0].U1/result_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.608    
                         arrival time                           7.167    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             2.593ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.640ns (29.544%)  route 1.527ns (70.456%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.527     7.167    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X5Y77          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.532     4.678    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[1]/C
                         clock pessimism              0.000     4.678    
                         clock uncertainty            0.035     4.714    
    SLICE_X5Y77          FDCE (Remov_fdce_C_CLR)     -0.140     4.574    Concurrent_loop_for_pixels[0].U1/result_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.574    
                         arrival time                           7.167    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.593ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[1]_replica/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.640ns (29.544%)  route 1.527ns (70.456%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.527     7.167    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X5Y77          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.532     4.678    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[1]_replica/C
                         clock pessimism              0.000     4.678    
                         clock uncertainty            0.035     4.714    
    SLICE_X5Y77          FDCE (Remov_fdce_C_CLR)     -0.140     4.574    Concurrent_loop_for_pixels[0].U1/result_reg[1]_replica
  -------------------------------------------------------------------
                         required time                         -4.574    
                         arrival time                           7.167    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.593ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.640ns (29.544%)  route 1.527ns (70.456%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.527     7.167    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X5Y77          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.532     4.678    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[2]/C
                         clock pessimism              0.000     4.678    
                         clock uncertainty            0.035     4.714    
    SLICE_X5Y77          FDCE (Remov_fdce_C_CLR)     -0.140     4.574    Concurrent_loop_for_pixels[0].U1/result_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.574    
                         arrival time                           7.167    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.593ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.640ns (29.544%)  route 1.527ns (70.456%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.527     7.167    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X5Y77          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.532     4.678    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[3]/C
                         clock pessimism              0.000     4.678    
                         clock uncertainty            0.035     4.714    
    SLICE_X5Y77          FDCE (Remov_fdce_C_CLR)     -0.140     4.574    Concurrent_loop_for_pixels[0].U1/result_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.574    
                         arrival time                           7.167    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.593ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.640ns (29.544%)  route 1.527ns (70.456%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.527     7.167    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X5Y77          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.532     4.678    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X5Y77          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[6]/C
                         clock pessimism              0.000     4.678    
                         clock uncertainty            0.035     4.714    
    SLICE_X5Y77          FDCE (Remov_fdce_C_CLR)     -0.140     4.574    Concurrent_loop_for_pixels[0].U1/result_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.574    
                         arrival time                           7.167    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.637ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.640ns (28.507%)  route 1.606ns (71.493%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.606     7.246    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X4Y78          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.533     4.679    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y78          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[11]/C
                         clock pessimism              0.000     4.679    
                         clock uncertainty            0.035     4.715    
    SLICE_X4Y78          FDCE (Remov_fdce_C_CLR)     -0.106     4.609    Concurrent_loop_for_pixels[0].U1/result_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.609    
                         arrival time                           7.246    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.637ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.640ns (28.507%)  route 1.606ns (71.493%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.606     7.246    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X4Y78          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.533     4.679    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y78          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[4]/C
                         clock pessimism              0.000     4.679    
                         clock uncertainty            0.035     4.715    
    SLICE_X4Y78          FDCE (Remov_fdce_C_CLR)     -0.106     4.609    Concurrent_loop_for_pixels[0].U1/result_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.609    
                         arrival time                           7.246    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.637ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Concurrent_loop_for_pixels[0].U1/result_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.640ns (28.507%)  route 1.606ns (71.493%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  5.000     5.000    
    AE20                                              0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    AE20                 IBUF (Prop_ibuf_I_O)         0.640     5.640 f  reset_IBUF_inst/O
                         net (fo=35, routed)          1.606     7.246    Concurrent_loop_for_pixels[0].U1/reset
    SLICE_X4Y78          FDCE                                         f  Concurrent_loop_for_pixels[0].U1/result_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.722     0.722 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.533     4.679    Concurrent_loop_for_pixels[0].U1/clk
    SLICE_X4Y78          FDCE                                         r  Concurrent_loop_for_pixels[0].U1/result_reg[7]/C
                         clock pessimism              0.000     4.679    
                         clock uncertainty            0.035     4.715    
    SLICE_X4Y78          FDCE (Remov_fdce_C_CLR)     -0.106     4.609    Concurrent_loop_for_pixels[0].U1/result_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.609    
                         arrival time                           7.246    
  -------------------------------------------------------------------
                         slack                                  2.637    





