{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 18:38:16 2019 " "Info: Processing started: Wed Oct 16 18:38:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[0\]\$latch " "Warning: Node \"saida\[0\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[1\]\$latch " "Warning: Node \"saida\[1\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[2\]\$latch " "Warning: Node \"saida\[2\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[3\]\$latch " "Warning: Node \"saida\[3\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[4\]\$latch " "Warning: Node \"saida\[4\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[5\]\$latch " "Warning: Node \"saida\[5\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[6\]\$latch " "Warning: Node \"saida\[6\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[7\]\$latch " "Warning: Node \"saida\[7\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[8\]\$latch " "Warning: Node \"saida\[8\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[9\]\$latch " "Warning: Node \"saida\[9\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[10\]\$latch " "Warning: Node \"saida\[10\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[11\]\$latch " "Warning: Node \"saida\[11\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[12\]\$latch " "Warning: Node \"saida\[12\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[13\]\$latch " "Warning: Node \"saida\[13\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[14\]\$latch " "Warning: Node \"saida\[14\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[15\]\$latch " "Warning: Node \"saida\[15\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[16\]\$latch " "Warning: Node \"saida\[16\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[17\]\$latch " "Warning: Node \"saida\[17\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[18\]\$latch " "Warning: Node \"saida\[18\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[19\]\$latch " "Warning: Node \"saida\[19\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[20\]\$latch " "Warning: Node \"saida\[20\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[21\]\$latch " "Warning: Node \"saida\[21\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[22\]\$latch " "Warning: Node \"saida\[22\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[23\]\$latch " "Warning: Node \"saida\[23\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[24\]\$latch " "Warning: Node \"saida\[24\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[25\]\$latch " "Warning: Node \"saida\[25\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[26\]\$latch " "Warning: Node \"saida\[26\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[27\]\$latch " "Warning: Node \"saida\[27\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[28\]\$latch " "Warning: Node \"saida\[28\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[29\]\$latch " "Warning: Node \"saida\[29\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[30\]\$latch " "Warning: Node \"saida\[30\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "saida\[31\]\$latch " "Warning: Node \"saida\[31\]\$latch\" is a latch" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "controle\[0\] " "Info: Assuming node \"controle\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "controle\[1\] " "Info: Assuming node \"controle\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "controle\[3\] " "Info: Assuming node \"controle\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "controle\[2\] " "Info: Assuming node \"controle\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux32~0 " "Info: Detected gated clock \"Mux32~0\" as buffer" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 -1 0 } } { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "saida\[9\]\$latch controle\[1\] controle\[0\] 5.946 ns register " "Info: tsu for register \"saida\[9\]\$latch\" (data pin = \"controle\[1\]\", clock pin = \"controle\[0\]\") is 5.946 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.544 ns + Longest pin register " "Info: + Longest pin to register delay is 9.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns controle\[1\] 1 CLK PIN_G4 35 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_G4; Fanout = 35; CLK Node = 'controle\[1\]'" {  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { controle[1] } "NODE_NAME" } } { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.959 ns) + CELL(0.366 ns) 5.145 ns Mux0~1 2 COMB LCCOMB_X39_Y23_N12 32 " "Info: 2: + IC(3.959 ns) + CELL(0.366 ns) = 5.145 ns; Loc. = LCCOMB_X39_Y23_N12; Fanout = 32; COMB Node = 'Mux0~1'" {  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.325 ns" { controle[1] Mux0~1 } "NODE_NAME" } } { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.774 ns) + CELL(0.154 ns) 9.073 ns Mux9~1 3 COMB LCCOMB_X3_Y3_N6 1 " "Info: 3: + IC(3.774 ns) + CELL(0.154 ns) = 9.073 ns; Loc. = LCCOMB_X3_Y3_N6; Fanout = 1; COMB Node = 'Mux9~1'" {  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "3.928 ns" { Mux0~1 Mux9~1 } "NODE_NAME" } } { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.228 ns) 9.544 ns saida\[9\]\$latch 4 REG LCCOMB_X3_Y3_N8 1 " "Info: 4: + IC(0.243 ns) + CELL(0.228 ns) = 9.544 ns; Loc. = LCCOMB_X3_Y3_N8; Fanout = 1; REG Node = 'saida\[9\]\$latch'" {  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { Mux9~1 saida[9]$latch } "NODE_NAME" } } { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.568 ns ( 16.43 % ) " "Info: Total cell delay = 1.568 ns ( 16.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.976 ns ( 83.57 % ) " "Info: Total interconnect delay = 7.976 ns ( 83.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "9.544 ns" { controle[1] Mux0~1 Mux9~1 saida[9]$latch } "NODE_NAME" } } { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "9.544 ns" { controle[1] {} controle[1]~combout {} Mux0~1 {} Mux9~1 {} saida[9]$latch {} } { 0.000ns 0.000ns 3.959ns 3.774ns 0.243ns } { 0.000ns 0.820ns 0.366ns 0.154ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.495 ns + " "Info: + Micro setup delay of destination is 0.495 ns" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "controle\[0\] destination 4.093 ns - Shortest register " "Info: - Shortest clock path from clock \"controle\[0\]\" to destination register is 4.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns controle\[0\] 1 CLK PIN_F2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F2; Fanout = 3; CLK Node = 'controle\[0\]'" {  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { controle[0] } "NODE_NAME" } } { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.053 ns) 1.472 ns Mux32~0 2 COMB LCCOMB_X39_Y23_N14 1 " "Info: 2: + IC(0.589 ns) + CELL(0.053 ns) = 1.472 ns; Loc. = LCCOMB_X39_Y23_N14; Fanout = 1; COMB Node = 'Mux32~0'" {  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { controle[0] Mux32~0 } "NODE_NAME" } } { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.645 ns) + CELL(0.000 ns) 3.117 ns Mux32~0clkctrl 3 COMB CLKCTRL_G10 32 " "Info: 3: + IC(1.645 ns) + CELL(0.000 ns) = 3.117 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'Mux32~0clkctrl'" {  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { Mux32~0 Mux32~0clkctrl } "NODE_NAME" } } { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.053 ns) 4.093 ns saida\[9\]\$latch 4 REG LCCOMB_X3_Y3_N8 1 " "Info: 4: + IC(0.923 ns) + CELL(0.053 ns) = 4.093 ns; Loc. = LCCOMB_X3_Y3_N8; Fanout = 1; REG Node = 'saida\[9\]\$latch'" {  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { Mux32~0clkctrl saida[9]$latch } "NODE_NAME" } } { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.936 ns ( 22.87 % ) " "Info: Total cell delay = 0.936 ns ( 22.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.157 ns ( 77.13 % ) " "Info: Total interconnect delay = 3.157 ns ( 77.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.093 ns" { controle[0] Mux32~0 Mux32~0clkctrl saida[9]$latch } "NODE_NAME" } } { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.093 ns" { controle[0] {} controle[0]~combout {} Mux32~0 {} Mux32~0clkctrl {} saida[9]$latch {} } { 0.000ns 0.000ns 0.589ns 1.645ns 0.923ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "9.544 ns" { controle[1] Mux0~1 Mux9~1 saida[9]$latch } "NODE_NAME" } } { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "9.544 ns" { controle[1] {} controle[1]~combout {} Mux0~1 {} Mux9~1 {} saida[9]$latch {} } { 0.000ns 0.000ns 3.959ns 3.774ns 0.243ns } { 0.000ns 0.820ns 0.366ns 0.154ns 0.228ns } "" } } { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.093 ns" { controle[0] Mux32~0 Mux32~0clkctrl saida[9]$latch } "NODE_NAME" } } { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.093 ns" { controle[0] {} controle[0]~combout {} Mux32~0 {} Mux32~0clkctrl {} saida[9]$latch {} } { 0.000ns 0.000ns 0.589ns 1.645ns 0.923ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "controle\[2\] saida\[9\] saida\[9\]\$latch 9.211 ns register " "Info: tco from clock \"controle\[2\]\" to destination pin \"saida\[9\]\" through register \"saida\[9\]\$latch\" is 9.211 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "controle\[2\] source 4.409 ns + Longest register " "Info: + Longest clock path from clock \"controle\[2\]\" to source register is 4.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns controle\[2\] 1 CLK PIN_F1 34 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F1; Fanout = 34; CLK Node = 'controle\[2\]'" {  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { controle[2] } "NODE_NAME" } } { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.612 ns) + CELL(0.346 ns) 1.788 ns Mux32~0 2 COMB LCCOMB_X39_Y23_N14 1 " "Info: 2: + IC(0.612 ns) + CELL(0.346 ns) = 1.788 ns; Loc. = LCCOMB_X39_Y23_N14; Fanout = 1; COMB Node = 'Mux32~0'" {  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { controle[2] Mux32~0 } "NODE_NAME" } } { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.645 ns) + CELL(0.000 ns) 3.433 ns Mux32~0clkctrl 3 COMB CLKCTRL_G10 32 " "Info: 3: + IC(1.645 ns) + CELL(0.000 ns) = 3.433 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'Mux32~0clkctrl'" {  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { Mux32~0 Mux32~0clkctrl } "NODE_NAME" } } { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.053 ns) 4.409 ns saida\[9\]\$latch 4 REG LCCOMB_X3_Y3_N8 1 " "Info: 4: + IC(0.923 ns) + CELL(0.053 ns) = 4.409 ns; Loc. = LCCOMB_X3_Y3_N8; Fanout = 1; REG Node = 'saida\[9\]\$latch'" {  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { Mux32~0clkctrl saida[9]$latch } "NODE_NAME" } } { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.229 ns ( 27.87 % ) " "Info: Total cell delay = 1.229 ns ( 27.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.180 ns ( 72.13 % ) " "Info: Total interconnect delay = 3.180 ns ( 72.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.409 ns" { controle[2] Mux32~0 Mux32~0clkctrl saida[9]$latch } "NODE_NAME" } } { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.409 ns" { controle[2] {} controle[2]~combout {} Mux32~0 {} Mux32~0clkctrl {} saida[9]$latch {} } { 0.000ns 0.000ns 0.612ns 1.645ns 0.923ns } { 0.000ns 0.830ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.802 ns + Longest register pin " "Info: + Longest register to pin delay is 4.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns saida\[9\]\$latch 1 REG LCCOMB_X3_Y3_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X3_Y3_N8; Fanout = 1; REG Node = 'saida\[9\]\$latch'" {  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { saida[9]$latch } "NODE_NAME" } } { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.698 ns) + CELL(2.104 ns) 4.802 ns saida\[9\] 2 PIN PIN_P7 0 " "Info: 2: + IC(2.698 ns) + CELL(2.104 ns) = 4.802 ns; Loc. = PIN_P7; Fanout = 0; PIN Node = 'saida\[9\]'" {  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.802 ns" { saida[9]$latch saida[9] } "NODE_NAME" } } { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.104 ns ( 43.82 % ) " "Info: Total cell delay = 2.104 ns ( 43.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.698 ns ( 56.18 % ) " "Info: Total interconnect delay = 2.698 ns ( 56.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.802 ns" { saida[9]$latch saida[9] } "NODE_NAME" } } { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.802 ns" { saida[9]$latch {} saida[9] {} } { 0.000ns 2.698ns } { 0.000ns 2.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.409 ns" { controle[2] Mux32~0 Mux32~0clkctrl saida[9]$latch } "NODE_NAME" } } { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.409 ns" { controle[2] {} controle[2]~combout {} Mux32~0 {} Mux32~0clkctrl {} saida[9]$latch {} } { 0.000ns 0.000ns 0.612ns 1.645ns 0.923ns } { 0.000ns 0.830ns 0.346ns 0.000ns 0.053ns } "" } } { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.802 ns" { saida[9]$latch saida[9] } "NODE_NAME" } } { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.802 ns" { saida[9]$latch {} saida[9] {} } { 0.000ns 2.698ns } { 0.000ns 2.104ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "saida\[18\]\$latch entrada1\[18\] controle\[2\] 0.881 ns register " "Info: th for register \"saida\[18\]\$latch\" (data pin = \"entrada1\[18\]\", clock pin = \"controle\[2\]\") is 0.881 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "controle\[2\] destination 4.429 ns + Longest register " "Info: + Longest clock path from clock \"controle\[2\]\" to destination register is 4.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns controle\[2\] 1 CLK PIN_F1 34 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F1; Fanout = 34; CLK Node = 'controle\[2\]'" {  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { controle[2] } "NODE_NAME" } } { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.612 ns) + CELL(0.346 ns) 1.788 ns Mux32~0 2 COMB LCCOMB_X39_Y23_N14 1 " "Info: 2: + IC(0.612 ns) + CELL(0.346 ns) = 1.788 ns; Loc. = LCCOMB_X39_Y23_N14; Fanout = 1; COMB Node = 'Mux32~0'" {  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { controle[2] Mux32~0 } "NODE_NAME" } } { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.645 ns) + CELL(0.000 ns) 3.433 ns Mux32~0clkctrl 3 COMB CLKCTRL_G10 32 " "Info: 3: + IC(1.645 ns) + CELL(0.000 ns) = 3.433 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'Mux32~0clkctrl'" {  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { Mux32~0 Mux32~0clkctrl } "NODE_NAME" } } { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.053 ns) 4.429 ns saida\[18\]\$latch 4 REG LCCOMB_X11_Y10_N8 1 " "Info: 4: + IC(0.943 ns) + CELL(0.053 ns) = 4.429 ns; Loc. = LCCOMB_X11_Y10_N8; Fanout = 1; REG Node = 'saida\[18\]\$latch'" {  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { Mux32~0clkctrl saida[18]$latch } "NODE_NAME" } } { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.229 ns ( 27.75 % ) " "Info: Total cell delay = 1.229 ns ( 27.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.200 ns ( 72.25 % ) " "Info: Total interconnect delay = 3.200 ns ( 72.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.429 ns" { controle[2] Mux32~0 Mux32~0clkctrl saida[18]$latch } "NODE_NAME" } } { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.429 ns" { controle[2] {} controle[2]~combout {} Mux32~0 {} Mux32~0clkctrl {} saida[18]$latch {} } { 0.000ns 0.000ns 0.612ns 1.645ns 0.943ns } { 0.000ns 0.830ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.548 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.548 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns entrada1\[18\] 1 PIN PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 1; PIN Node = 'entrada1\[18\]'" {  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { entrada1[18] } "NODE_NAME" } } { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.059 ns) + CELL(0.154 ns) 3.077 ns Mux18~1 2 COMB LCCOMB_X11_Y10_N6 1 " "Info: 2: + IC(2.059 ns) + CELL(0.154 ns) = 3.077 ns; Loc. = LCCOMB_X11_Y10_N6; Fanout = 1; COMB Node = 'Mux18~1'" {  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.213 ns" { entrada1[18] Mux18~1 } "NODE_NAME" } } { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.228 ns) 3.548 ns saida\[18\]\$latch 3 REG LCCOMB_X11_Y10_N8 1 " "Info: 3: + IC(0.243 ns) + CELL(0.228 ns) = 3.548 ns; Loc. = LCCOMB_X11_Y10_N8; Fanout = 1; REG Node = 'saida\[18\]\$latch'" {  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { Mux18~1 saida[18]$latch } "NODE_NAME" } } { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.246 ns ( 35.12 % ) " "Info: Total cell delay = 1.246 ns ( 35.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.302 ns ( 64.88 % ) " "Info: Total interconnect delay = 2.302 ns ( 64.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "3.548 ns" { entrada1[18] Mux18~1 saida[18]$latch } "NODE_NAME" } } { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "3.548 ns" { entrada1[18] {} entrada1[18]~combout {} Mux18~1 {} saida[18]$latch {} } { 0.000ns 0.000ns 2.059ns 0.243ns } { 0.000ns 0.864ns 0.154ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.429 ns" { controle[2] Mux32~0 Mux32~0clkctrl saida[18]$latch } "NODE_NAME" } } { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.429 ns" { controle[2] {} controle[2]~combout {} Mux32~0 {} Mux32~0clkctrl {} saida[18]$latch {} } { 0.000ns 0.000ns 0.612ns 1.645ns 0.943ns } { 0.000ns 0.830ns 0.346ns 0.000ns 0.053ns } "" } } { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "3.548 ns" { entrada1[18] Mux18~1 saida[18]$latch } "NODE_NAME" } } { "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/guilh/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "3.548 ns" { entrada1[18] {} entrada1[18]~combout {} Mux18~1 {} saida[18]$latch {} } { 0.000ns 0.000ns 2.059ns 0.243ns } { 0.000ns 0.864ns 0.154ns 0.228ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 35 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 18:38:16 2019 " "Info: Processing ended: Wed Oct 16 18:38:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
