<stg><name>matrix_conv</name>


<trans_list>

<trans id="2555" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2556" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2558" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2574" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2576" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2592" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2594" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2610" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2612" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2628" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2630" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2646" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2648" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2664" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2666" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2682" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2684" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2700" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2702" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2718" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2719" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2720" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2729" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2738" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2747" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2756" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2765" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2774" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2783" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2792" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2794" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2809" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2810" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2811" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2820" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2829" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2838" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2847" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2856" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2865" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2874" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2883" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2885" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2900" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2901" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2902" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2911" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2920" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2929" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2938" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2947" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2956" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2965" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2974" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2976" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2991" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2992" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2993" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3002" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3011" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3020" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3029" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3038" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3047" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3056" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3065" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3067" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3082" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3083" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3084" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3093" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3102" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3111" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3120" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3129" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3138" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3147" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3156" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3158" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3173" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3174" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3175" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3184" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3193" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3202" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3211" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3220" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3229" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3238" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3247" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3249" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3264" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3265" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3266" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3275" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3284" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3293" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3302" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3311" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3320" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3329" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3338" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3340" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3355" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3356" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3357" from="106" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_7), !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_6), !map !14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_5), !map !20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_4), !map !26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_3), !map !32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_2), !map !38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_1), !map !44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_0), !map !50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_2), !map !56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_1), !map !62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_0), !map !67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_9), !map !72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_8), !map !79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_7), !map !85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_6), !map !90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_5), !map !95

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_4), !map !100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_3), !map !105

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_2), !map !110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_1), !map !115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_0), !map !120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matrix_conv_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %a_0_addr = getelementptr [10 x i8]* %a_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_0_addr"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %a_1_addr = getelementptr [10 x i8]* %a_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_1_addr"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %a_2_addr = getelementptr [10 x i8]* %a_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_2_addr"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %a_3_addr = getelementptr [10 x i8]* %a_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_3_addr"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %a_4_addr = getelementptr [10 x i8]* %a_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_4_addr"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %a_5_addr = getelementptr [10 x i8]* %a_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_5_addr"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %a_6_addr = getelementptr [10 x i8]* %a_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_6_addr"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %a_7_addr = getelementptr [10 x i8]* %a_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_7_addr"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %b_0_addr = getelementptr [3 x i8]* %b_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_0_addr"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %a_0_addr_1 = getelementptr [10 x i8]* %a_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_0_addr_1"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %a_1_addr_1 = getelementptr [10 x i8]* %a_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_1_addr_1"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %a_2_addr_1 = getelementptr [10 x i8]* %a_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_2_addr_1"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %a_3_addr_1 = getelementptr [10 x i8]* %a_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_3_addr_1"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %a_4_addr_1 = getelementptr [10 x i8]* %a_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_4_addr_1"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %a_5_addr_1 = getelementptr [10 x i8]* %a_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_5_addr_1"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %a_6_addr_1 = getelementptr [10 x i8]* %a_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_6_addr_1"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %a_7_addr_1 = getelementptr [10 x i8]* %a_7, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_7_addr_1"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %b_0_addr_1 = getelementptr [3 x i8]* %b_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_0_addr_1"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %a_0_addr_2 = getelementptr [10 x i8]* %a_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_0_addr_2"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %a_1_addr_2 = getelementptr [10 x i8]* %a_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_1_addr_2"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %a_2_addr_2 = getelementptr [10 x i8]* %a_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_2_addr_2"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %a_3_addr_2 = getelementptr [10 x i8]* %a_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_3_addr_2"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %a_4_addr_2 = getelementptr [10 x i8]* %a_4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_4_addr_2"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %a_5_addr_2 = getelementptr [10 x i8]* %a_5, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_5_addr_2"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %a_6_addr_2 = getelementptr [10 x i8]* %a_6, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_6_addr_2"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %a_7_addr_2 = getelementptr [10 x i8]* %a_7, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_7_addr_2"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %b_0_addr_2 = getelementptr [3 x i8]* %b_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_0_addr_2"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %a_8_addr = getelementptr [10 x i8]* %a_8, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_8_addr"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %b_1_addr = getelementptr [3 x i8]* %b_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_1_addr"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %a_8_addr_1 = getelementptr [10 x i8]* %a_8, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_8_addr_1"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %b_1_addr_1 = getelementptr [3 x i8]* %b_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_1_addr_1"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %a_8_addr_2 = getelementptr [10 x i8]* %a_8, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_8_addr_2"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %b_1_addr_2 = getelementptr [3 x i8]* %b_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_1_addr_2"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %a_9_addr = getelementptr [10 x i8]* %a_9, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_9_addr"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %b_2_addr = getelementptr [3 x i8]* %b_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_2_addr"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %a_9_addr_1 = getelementptr [10 x i8]* %a_9, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_9_addr_1"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %b_2_addr_1 = getelementptr [3 x i8]* %b_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_2_addr_1"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %a_9_addr_2 = getelementptr [10 x i8]* %a_9, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_9_addr_2"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %b_2_addr_2 = getelementptr [3 x i8]* %b_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_2_addr_2"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %res_0_addr = getelementptr [8 x i16]* %res_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="res_0_addr"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %res_1_addr = getelementptr [8 x i16]* %res_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="res_1_addr"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %res_2_addr = getelementptr [8 x i16]* %res_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="res_2_addr"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %res_3_addr = getelementptr [8 x i16]* %res_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="res_3_addr"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %res_4_addr = getelementptr [8 x i16]* %res_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="res_4_addr"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %res_5_addr = getelementptr [8 x i16]* %res_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="res_5_addr"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %res_6_addr = getelementptr [8 x i16]* %res_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="res_6_addr"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %res_7_addr = getelementptr [8 x i16]* %res_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="res_7_addr"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %a_0_addr_3 = getelementptr [10 x i8]* %a_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_0_addr_3"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %a_1_addr_3 = getelementptr [10 x i8]* %a_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_1_addr_3"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %a_2_addr_3 = getelementptr [10 x i8]* %a_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_2_addr_3"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %a_3_addr_3 = getelementptr [10 x i8]* %a_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_3_addr_3"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %a_4_addr_3 = getelementptr [10 x i8]* %a_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_4_addr_3"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %a_5_addr_3 = getelementptr [10 x i8]* %a_5, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_5_addr_3"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %a_6_addr_3 = getelementptr [10 x i8]* %a_6, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_6_addr_3"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %a_7_addr_3 = getelementptr [10 x i8]* %a_7, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_7_addr_3"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %a_8_addr_3 = getelementptr [10 x i8]* %a_8, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_8_addr_3"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %a_9_addr_3 = getelementptr [10 x i8]* %a_9, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_9_addr_3"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %res_0_addr_1 = getelementptr [8 x i16]* %res_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="res_0_addr_1"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %res_1_addr_1 = getelementptr [8 x i16]* %res_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="res_1_addr_1"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %res_2_addr_1 = getelementptr [8 x i16]* %res_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="res_2_addr_1"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %res_3_addr_1 = getelementptr [8 x i16]* %res_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="res_3_addr_1"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %res_4_addr_1 = getelementptr [8 x i16]* %res_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="res_4_addr_1"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %res_5_addr_1 = getelementptr [8 x i16]* %res_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="res_5_addr_1"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %res_6_addr_1 = getelementptr [8 x i16]* %res_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="res_6_addr_1"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %res_7_addr_1 = getelementptr [8 x i16]* %res_7, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="res_7_addr_1"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %a_0_addr_4 = getelementptr [10 x i8]* %a_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_0_addr_4"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %a_1_addr_4 = getelementptr [10 x i8]* %a_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_1_addr_4"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89  %a_2_addr_4 = getelementptr [10 x i8]* %a_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_2_addr_4"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %a_3_addr_4 = getelementptr [10 x i8]* %a_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_3_addr_4"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %a_4_addr_4 = getelementptr [10 x i8]* %a_4, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_4_addr_4"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %a_5_addr_4 = getelementptr [10 x i8]* %a_5, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_5_addr_4"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %a_6_addr_4 = getelementptr [10 x i8]* %a_6, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_6_addr_4"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %a_7_addr_4 = getelementptr [10 x i8]* %a_7, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_7_addr_4"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95  %a_8_addr_4 = getelementptr [10 x i8]* %a_8, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_8_addr_4"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %a_9_addr_4 = getelementptr [10 x i8]* %a_9, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_9_addr_4"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97  %res_0_addr_2 = getelementptr [8 x i16]* %res_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="res_0_addr_2"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %res_1_addr_2 = getelementptr [8 x i16]* %res_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="res_1_addr_2"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %res_2_addr_2 = getelementptr [8 x i16]* %res_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="res_2_addr_2"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %res_3_addr_2 = getelementptr [8 x i16]* %res_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="res_3_addr_2"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %res_4_addr_2 = getelementptr [8 x i16]* %res_4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="res_4_addr_2"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %res_5_addr_2 = getelementptr [8 x i16]* %res_5, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="res_5_addr_2"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %res_6_addr_2 = getelementptr [8 x i16]* %res_6, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="res_6_addr_2"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %res_7_addr_2 = getelementptr [8 x i16]* %res_7, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="res_7_addr_2"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %a_0_addr_5 = getelementptr [10 x i8]* %a_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="a_0_addr_5"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %a_1_addr_5 = getelementptr [10 x i8]* %a_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="a_1_addr_5"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %a_2_addr_5 = getelementptr [10 x i8]* %a_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="a_2_addr_5"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %a_3_addr_5 = getelementptr [10 x i8]* %a_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="a_3_addr_5"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %a_4_addr_5 = getelementptr [10 x i8]* %a_4, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="a_4_addr_5"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %a_5_addr_5 = getelementptr [10 x i8]* %a_5, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="a_5_addr_5"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %a_6_addr_5 = getelementptr [10 x i8]* %a_6, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="a_6_addr_5"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %a_7_addr_5 = getelementptr [10 x i8]* %a_7, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="a_7_addr_5"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113  %a_8_addr_5 = getelementptr [10 x i8]* %a_8, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="a_8_addr_5"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %a_9_addr_5 = getelementptr [10 x i8]* %a_9, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="a_9_addr_5"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %res_0_addr_3 = getelementptr [8 x i16]* %res_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="res_0_addr_3"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %res_1_addr_3 = getelementptr [8 x i16]* %res_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="res_1_addr_3"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %res_2_addr_3 = getelementptr [8 x i16]* %res_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="res_2_addr_3"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %res_3_addr_3 = getelementptr [8 x i16]* %res_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="res_3_addr_3"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %res_4_addr_3 = getelementptr [8 x i16]* %res_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="res_4_addr_3"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120  %res_5_addr_3 = getelementptr [8 x i16]* %res_5, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="res_5_addr_3"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %res_6_addr_3 = getelementptr [8 x i16]* %res_6, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="res_6_addr_3"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %res_7_addr_3 = getelementptr [8 x i16]* %res_7, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="res_7_addr_3"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %a_0_addr_6 = getelementptr [10 x i8]* %a_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="a_0_addr_6"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %a_1_addr_6 = getelementptr [10 x i8]* %a_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="a_1_addr_6"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %a_2_addr_6 = getelementptr [10 x i8]* %a_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="a_2_addr_6"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126  %a_3_addr_6 = getelementptr [10 x i8]* %a_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="a_3_addr_6"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %a_4_addr_6 = getelementptr [10 x i8]* %a_4, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="a_4_addr_6"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %a_5_addr_6 = getelementptr [10 x i8]* %a_5, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="a_5_addr_6"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129  %a_6_addr_6 = getelementptr [10 x i8]* %a_6, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="a_6_addr_6"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %a_7_addr_6 = getelementptr [10 x i8]* %a_7, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="a_7_addr_6"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131  %a_8_addr_6 = getelementptr [10 x i8]* %a_8, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="a_8_addr_6"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132  %a_9_addr_6 = getelementptr [10 x i8]* %a_9, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="a_9_addr_6"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133  %res_0_addr_4 = getelementptr [8 x i16]* %res_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="res_0_addr_4"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %res_1_addr_4 = getelementptr [8 x i16]* %res_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="res_1_addr_4"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135  %res_2_addr_4 = getelementptr [8 x i16]* %res_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="res_2_addr_4"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %res_3_addr_4 = getelementptr [8 x i16]* %res_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="res_3_addr_4"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137  %res_4_addr_4 = getelementptr [8 x i16]* %res_4, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="res_4_addr_4"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:138  %res_5_addr_4 = getelementptr [8 x i16]* %res_5, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="res_5_addr_4"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139  %res_6_addr_4 = getelementptr [8 x i16]* %res_6, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="res_6_addr_4"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140  %res_7_addr_4 = getelementptr [8 x i16]* %res_7, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="res_7_addr_4"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141  %a_0_addr_7 = getelementptr [10 x i8]* %a_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="a_0_addr_7"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142  %a_1_addr_7 = getelementptr [10 x i8]* %a_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="a_1_addr_7"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143  %a_2_addr_7 = getelementptr [10 x i8]* %a_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="a_2_addr_7"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:144  %a_3_addr_7 = getelementptr [10 x i8]* %a_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="a_3_addr_7"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145  %a_4_addr_7 = getelementptr [10 x i8]* %a_4, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="a_4_addr_7"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:146  %a_5_addr_7 = getelementptr [10 x i8]* %a_5, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="a_5_addr_7"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147  %a_6_addr_7 = getelementptr [10 x i8]* %a_6, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="a_6_addr_7"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148  %a_7_addr_7 = getelementptr [10 x i8]* %a_7, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="a_7_addr_7"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149  %a_8_addr_7 = getelementptr [10 x i8]* %a_8, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="a_8_addr_7"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:150  %a_9_addr_7 = getelementptr [10 x i8]* %a_9, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="a_9_addr_7"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151  %res_0_addr_5 = getelementptr [8 x i16]* %res_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="res_0_addr_5"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152  %res_1_addr_5 = getelementptr [8 x i16]* %res_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="res_1_addr_5"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:153  %res_2_addr_5 = getelementptr [8 x i16]* %res_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="res_2_addr_5"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154  %res_3_addr_5 = getelementptr [8 x i16]* %res_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="res_3_addr_5"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155  %res_4_addr_5 = getelementptr [8 x i16]* %res_4, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="res_4_addr_5"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:156  %res_5_addr_5 = getelementptr [8 x i16]* %res_5, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="res_5_addr_5"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157  %res_6_addr_5 = getelementptr [8 x i16]* %res_6, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="res_6_addr_5"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158  %res_7_addr_5 = getelementptr [8 x i16]* %res_7, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="res_7_addr_5"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159  %a_0_addr_8 = getelementptr [10 x i8]* %a_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="a_0_addr_8"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160  %a_1_addr_8 = getelementptr [10 x i8]* %a_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="a_1_addr_8"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161  %a_2_addr_8 = getelementptr [10 x i8]* %a_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="a_2_addr_8"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:162  %a_3_addr_8 = getelementptr [10 x i8]* %a_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="a_3_addr_8"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163  %a_4_addr_8 = getelementptr [10 x i8]* %a_4, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="a_4_addr_8"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164  %a_5_addr_8 = getelementptr [10 x i8]* %a_5, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="a_5_addr_8"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165  %a_6_addr_8 = getelementptr [10 x i8]* %a_6, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="a_6_addr_8"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166  %a_7_addr_8 = getelementptr [10 x i8]* %a_7, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="a_7_addr_8"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167  %a_8_addr_8 = getelementptr [10 x i8]* %a_8, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="a_8_addr_8"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:168  %a_9_addr_8 = getelementptr [10 x i8]* %a_9, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="a_9_addr_8"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169  %res_0_addr_6 = getelementptr [8 x i16]* %res_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="res_0_addr_6"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170  %res_1_addr_6 = getelementptr [8 x i16]* %res_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="res_1_addr_6"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:171  %res_2_addr_6 = getelementptr [8 x i16]* %res_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="res_2_addr_6"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172  %res_3_addr_6 = getelementptr [8 x i16]* %res_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="res_3_addr_6"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173  %res_4_addr_6 = getelementptr [8 x i16]* %res_4, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="res_4_addr_6"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:174  %res_5_addr_6 = getelementptr [8 x i16]* %res_5, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="res_5_addr_6"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175  %res_6_addr_6 = getelementptr [8 x i16]* %res_6, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="res_6_addr_6"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:176  %res_7_addr_6 = getelementptr [8 x i16]* %res_7, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="res_7_addr_6"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:177  %a_0_addr_9 = getelementptr [10 x i8]* %a_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="a_0_addr_9"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178  %a_1_addr_9 = getelementptr [10 x i8]* %a_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="a_1_addr_9"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179  %a_2_addr_9 = getelementptr [10 x i8]* %a_2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="a_2_addr_9"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:180  %a_3_addr_9 = getelementptr [10 x i8]* %a_3, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="a_3_addr_9"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181  %a_4_addr_9 = getelementptr [10 x i8]* %a_4, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="a_4_addr_9"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182  %a_5_addr_9 = getelementptr [10 x i8]* %a_5, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="a_5_addr_9"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:183  %a_6_addr_9 = getelementptr [10 x i8]* %a_6, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="a_6_addr_9"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:184  %a_7_addr_9 = getelementptr [10 x i8]* %a_7, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="a_7_addr_9"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:185  %a_8_addr_9 = getelementptr [10 x i8]* %a_8, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="a_8_addr_9"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:186  %a_9_addr_9 = getelementptr [10 x i8]* %a_9, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="a_9_addr_9"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:187  %res_0_addr_7 = getelementptr [8 x i16]* %res_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="res_0_addr_7"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:188  %res_1_addr_7 = getelementptr [8 x i16]* %res_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="res_1_addr_7"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:189  %res_2_addr_7 = getelementptr [8 x i16]* %res_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="res_2_addr_7"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:190  %res_3_addr_7 = getelementptr [8 x i16]* %res_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="res_3_addr_7"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191  %res_4_addr_7 = getelementptr [8 x i16]* %res_4, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="res_4_addr_7"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:192  %res_5_addr_7 = getelementptr [8 x i16]* %res_5, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="res_5_addr_7"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193  %res_6_addr_7 = getelementptr [8 x i16]* %res_6, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="res_6_addr_7"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:194  %res_7_addr_7 = getelementptr [8 x i16]* %res_7, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="res_7_addr_7"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
:195  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %0 ], [ %i_1, %82 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond3 = icmp eq i4 %i, -8

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_1 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3, label %83, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:1  switch i4 %i, label %branch717 [
    i4 0, label %branch710
    i4 1, label %branch711
    i4 2, label %branch712
    i4 3, label %branch713
    i4 4, label %branch714
    i4 5, label %branch715
    i4 6, label %branch716
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="4">
<![CDATA[
branch716:0  %a_6_load = load i8* %a_6_addr, align 1

]]></Node>
<StgValue><ssdm name="a_6_load"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="4">
<![CDATA[
branch715:0  %a_5_load = load i8* %a_5_addr, align 1

]]></Node>
<StgValue><ssdm name="a_5_load"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="4">
<![CDATA[
branch714:0  %a_4_load = load i8* %a_4_addr, align 1

]]></Node>
<StgValue><ssdm name="a_4_load"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="4">
<![CDATA[
branch713:0  %a_3_load = load i8* %a_3_addr, align 1

]]></Node>
<StgValue><ssdm name="a_3_load"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="4">
<![CDATA[
branch712:0  %a_2_load = load i8* %a_2_addr, align 1

]]></Node>
<StgValue><ssdm name="a_2_load"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="4">
<![CDATA[
branch711:0  %a_1_load = load i8* %a_1_addr, align 1

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="4">
<![CDATA[
branch710:0  %a_0_load = load i8* %a_0_addr, align 1

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="4">
<![CDATA[
branch717:0  %a_7_load = load i8* %a_7_addr, align 1

]]></Node>
<StgValue><ssdm name="a_7_load"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="319" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="4">
<![CDATA[
branch716:0  %a_6_load = load i8* %a_6_addr, align 1

]]></Node>
<StgValue><ssdm name="a_6_load"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
branch716:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="4">
<![CDATA[
branch715:0  %a_5_load = load i8* %a_5_addr, align 1

]]></Node>
<StgValue><ssdm name="a_5_load"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
branch715:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="4">
<![CDATA[
branch714:0  %a_4_load = load i8* %a_4_addr, align 1

]]></Node>
<StgValue><ssdm name="a_4_load"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
branch714:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="4">
<![CDATA[
branch713:0  %a_3_load = load i8* %a_3_addr, align 1

]]></Node>
<StgValue><ssdm name="a_3_load"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
branch713:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="4">
<![CDATA[
branch712:0  %a_2_load = load i8* %a_2_addr, align 1

]]></Node>
<StgValue><ssdm name="a_2_load"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
branch712:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="4">
<![CDATA[
branch711:0  %a_1_load = load i8* %a_1_addr, align 1

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
branch711:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="4">
<![CDATA[
branch710:0  %a_0_load = load i8* %a_0_addr, align 1

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
branch710:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="4">
<![CDATA[
branch717:0  %a_7_load = load i8* %a_7_addr, align 1

]]></Node>
<StgValue><ssdm name="a_7_load"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
branch717:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_0_load = load i8* %b_0_addr, align 1

]]></Node>
<StgValue><ssdm name="b_0_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_0_0_0_phi = phi i8 [ %a_0_load, %branch710 ], [ %a_1_load, %branch711 ], [ %a_2_load, %branch712 ], [ %a_3_load, %branch713 ], [ %a_4_load, %branch714 ], [ %a_5_load, %branch715 ], [ %a_6_load, %branch716 ], [ %a_7_load, %branch717 ]

]]></Node>
<StgValue><ssdm name="a_load_0_0_0_phi"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_s = sext i8 %a_load_0_0_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_0_load = load i8* %b_0_addr, align 1

]]></Node>
<StgValue><ssdm name="b_0_load"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="8">
<![CDATA[
:3  %tmp_3 = sext i8 %b_0_load to i16

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_7 = mul i16 %tmp_s, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:5  switch i4 %i, label %branch707 [
    i4 0, label %branch700
    i4 1, label %branch701
    i4 2, label %branch702
    i4 3, label %branch703
    i4 4, label %branch704
    i4 5, label %branch705
    i4 6, label %branch706
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="4">
<![CDATA[
branch706:0  %a_6_load_1 = load i8* %a_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_1"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="4">
<![CDATA[
branch705:0  %a_5_load_1 = load i8* %a_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_1"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="4">
<![CDATA[
branch704:0  %a_4_load_1 = load i8* %a_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_1"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="4">
<![CDATA[
branch703:0  %a_3_load_1 = load i8* %a_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_1"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="4">
<![CDATA[
branch702:0  %a_2_load_1 = load i8* %a_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_1"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="4">
<![CDATA[
branch701:0  %a_1_load_1 = load i8* %a_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_1"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="4">
<![CDATA[
branch700:0  %a_0_load_1 = load i8* %a_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_1"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="4">
<![CDATA[
branch707:0  %a_7_load_1 = load i8* %a_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="350" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="4">
<![CDATA[
branch706:0  %a_6_load_1 = load i8* %a_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_1"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
branch706:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="4">
<![CDATA[
branch705:0  %a_5_load_1 = load i8* %a_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_1"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
branch705:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="4">
<![CDATA[
branch704:0  %a_4_load_1 = load i8* %a_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_1"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
branch704:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="4">
<![CDATA[
branch703:0  %a_3_load_1 = load i8* %a_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_1"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
branch703:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="4">
<![CDATA[
branch702:0  %a_2_load_1 = load i8* %a_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_1"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
branch702:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="4">
<![CDATA[
branch701:0  %a_1_load_1 = load i8* %a_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_1"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
branch701:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="4">
<![CDATA[
branch700:0  %a_0_load_1 = load i8* %a_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_1"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
branch700:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="4">
<![CDATA[
branch707:0  %a_7_load_1 = load i8* %a_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_1"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
branch707:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_0_load_1 = load i8* %b_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_0_0_1_phi = phi i8 [ %a_0_load_1, %branch700 ], [ %a_1_load_1, %branch701 ], [ %a_2_load_1, %branch702 ], [ %a_3_load_1, %branch703 ], [ %a_4_load_1, %branch704 ], [ %a_5_load_1, %branch705 ], [ %a_6_load_1, %branch706 ], [ %a_7_load_1, %branch707 ]

]]></Node>
<StgValue><ssdm name="a_load_0_0_1_phi"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_0_0_1 = sext i8 %a_load_0_0_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_0_0_1"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_0_load_1 = load i8* %b_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_1"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="8">
<![CDATA[
:3  %tmp_3_0_0_1 = sext i8 %b_0_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_0_1"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_7_0_0_1 = mul i16 %tmp_0_0_1, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_0_1"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:5  switch i4 %i, label %branch687 [
    i4 0, label %branch680
    i4 1, label %branch681
    i4 2, label %branch682
    i4 3, label %branch683
    i4 4, label %branch684
    i4 5, label %branch685
    i4 6, label %branch686
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="4">
<![CDATA[
branch686:0  %a_6_load_2 = load i8* %a_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_2"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="4">
<![CDATA[
branch685:0  %a_5_load_2 = load i8* %a_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_2"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="4">
<![CDATA[
branch684:0  %a_4_load_2 = load i8* %a_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_2"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="4">
<![CDATA[
branch683:0  %a_3_load_2 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_2"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="4">
<![CDATA[
branch682:0  %a_2_load_2 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_2"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="4">
<![CDATA[
branch681:0  %a_1_load_2 = load i8* %a_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_2"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="4">
<![CDATA[
branch680:0  %a_0_load_2 = load i8* %a_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_2"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="4">
<![CDATA[
branch687:0  %a_7_load_2 = load i8* %a_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="381" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="4">
<![CDATA[
branch686:0  %a_6_load_2 = load i8* %a_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_2"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
branch686:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="4">
<![CDATA[
branch685:0  %a_5_load_2 = load i8* %a_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_2"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
branch685:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="4">
<![CDATA[
branch684:0  %a_4_load_2 = load i8* %a_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_2"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
branch684:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="4">
<![CDATA[
branch683:0  %a_3_load_2 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_2"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
branch683:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="4">
<![CDATA[
branch682:0  %a_2_load_2 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_2"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
branch682:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="4">
<![CDATA[
branch681:0  %a_1_load_2 = load i8* %a_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_2"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
branch681:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="4">
<![CDATA[
branch680:0  %a_0_load_2 = load i8* %a_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_2"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
branch680:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="4">
<![CDATA[
branch687:0  %a_7_load_2 = load i8* %a_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_2"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
branch687:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_0_load_2 = load i8* %b_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_0_0_2_phi = phi i8 [ %a_0_load_2, %branch680 ], [ %a_1_load_2, %branch681 ], [ %a_2_load_2, %branch682 ], [ %a_3_load_2, %branch683 ], [ %a_4_load_2, %branch684 ], [ %a_5_load_2, %branch685 ], [ %a_6_load_2, %branch686 ], [ %a_7_load_2, %branch687 ]

]]></Node>
<StgValue><ssdm name="a_load_0_0_2_phi"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_0_0_2 = sext i8 %a_load_0_0_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_0_0_2"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_0_load_2 = load i8* %b_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_2"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="8">
<![CDATA[
:3  %tmp_3_0_0_2 = sext i8 %b_0_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_0_2"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_7_0_0_2 = mul i16 %tmp_3_0_0_2, %tmp_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_0_2"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:5  switch i4 %i, label %branch658 [
    i4 0, label %branch651
    i4 1, label %branch652
    i4 2, label %branch653
    i4 3, label %branch654
    i4 4, label %branch655
    i4 5, label %branch656
    i4 6, label %branch657
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="4">
<![CDATA[
branch657:0  %a_7_load_3 = load i8* %a_7_addr, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_3"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="4">
<![CDATA[
branch656:0  %a_6_load_3 = load i8* %a_6_addr, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_3"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="4">
<![CDATA[
branch655:0  %a_5_load_3 = load i8* %a_5_addr, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_3"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="4">
<![CDATA[
branch654:0  %a_4_load_3 = load i8* %a_4_addr, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_3"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="4">
<![CDATA[
branch653:0  %a_3_load_3 = load i8* %a_3_addr, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_3"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="4">
<![CDATA[
branch652:0  %a_2_load_3 = load i8* %a_2_addr, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_3"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="4">
<![CDATA[
branch651:0  %a_1_load_3 = load i8* %a_1_addr, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_3"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="4">
<![CDATA[
branch658:0  %a_8_load = load i8* %a_8_addr, align 1

]]></Node>
<StgValue><ssdm name="a_8_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="412" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="4">
<![CDATA[
branch657:0  %a_7_load_3 = load i8* %a_7_addr, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_3"/></StgValue>
</operation>

<operation id="413" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
branch657:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="4">
<![CDATA[
branch656:0  %a_6_load_3 = load i8* %a_6_addr, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_3"/></StgValue>
</operation>

<operation id="415" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
branch656:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="4">
<![CDATA[
branch655:0  %a_5_load_3 = load i8* %a_5_addr, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_3"/></StgValue>
</operation>

<operation id="417" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
branch655:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="4">
<![CDATA[
branch654:0  %a_4_load_3 = load i8* %a_4_addr, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_3"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
branch654:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="4">
<![CDATA[
branch653:0  %a_3_load_3 = load i8* %a_3_addr, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_3"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
branch653:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="4">
<![CDATA[
branch652:0  %a_2_load_3 = load i8* %a_2_addr, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_3"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
branch652:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="4">
<![CDATA[
branch651:0  %a_1_load_3 = load i8* %a_1_addr, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_3"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
branch651:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="4">
<![CDATA[
branch658:0  %a_8_load = load i8* %a_8_addr, align 1

]]></Node>
<StgValue><ssdm name="a_8_load"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
branch658:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_1_load = load i8* %b_1_addr, align 1

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="429" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_0_1_0_phi = phi i8 [ %a_1_load_3, %branch651 ], [ %a_2_load_3, %branch652 ], [ %a_3_load_3, %branch653 ], [ %a_4_load_3, %branch654 ], [ %a_5_load_3, %branch655 ], [ %a_6_load_3, %branch656 ], [ %a_7_load_3, %branch657 ], [ %a_8_load, %branch658 ]

]]></Node>
<StgValue><ssdm name="a_load_0_1_0_phi"/></StgValue>
</operation>

<operation id="430" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_0_1 = sext i8 %a_load_0_1_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="431" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_1_load = load i8* %b_1_addr, align 1

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>

<operation id="432" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="8">
<![CDATA[
:3  %tmp_3_0_1 = sext i8 %b_1_load to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_1"/></StgValue>
</operation>

<operation id="433" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_7_0_1 = mul i16 %tmp_0_1, %tmp_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_1"/></StgValue>
</operation>

<operation id="434" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:5  switch i4 %i, label %branch648 [
    i4 0, label %branch641
    i4 1, label %branch642
    i4 2, label %branch643
    i4 3, label %branch644
    i4 4, label %branch645
    i4 5, label %branch646
    i4 6, label %branch647
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="4">
<![CDATA[
branch647:0  %a_7_load_4 = load i8* %a_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_4"/></StgValue>
</operation>

<operation id="436" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="4">
<![CDATA[
branch646:0  %a_6_load_4 = load i8* %a_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_4"/></StgValue>
</operation>

<operation id="437" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="4">
<![CDATA[
branch645:0  %a_5_load_4 = load i8* %a_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_4"/></StgValue>
</operation>

<operation id="438" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="4">
<![CDATA[
branch644:0  %a_4_load_4 = load i8* %a_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_4"/></StgValue>
</operation>

<operation id="439" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="4">
<![CDATA[
branch643:0  %a_3_load_4 = load i8* %a_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_4"/></StgValue>
</operation>

<operation id="440" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="4">
<![CDATA[
branch642:0  %a_2_load_4 = load i8* %a_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_4"/></StgValue>
</operation>

<operation id="441" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="4">
<![CDATA[
branch641:0  %a_1_load_4 = load i8* %a_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_4"/></StgValue>
</operation>

<operation id="442" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="4">
<![CDATA[
branch648:0  %a_8_load_1 = load i8* %a_8_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="443" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="4">
<![CDATA[
branch647:0  %a_7_load_4 = load i8* %a_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_4"/></StgValue>
</operation>

<operation id="444" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
branch647:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="4">
<![CDATA[
branch646:0  %a_6_load_4 = load i8* %a_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_4"/></StgValue>
</operation>

<operation id="446" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
branch646:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="4">
<![CDATA[
branch645:0  %a_5_load_4 = load i8* %a_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_4"/></StgValue>
</operation>

<operation id="448" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
branch645:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="4">
<![CDATA[
branch644:0  %a_4_load_4 = load i8* %a_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_4"/></StgValue>
</operation>

<operation id="450" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
branch644:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="4">
<![CDATA[
branch643:0  %a_3_load_4 = load i8* %a_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_4"/></StgValue>
</operation>

<operation id="452" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
branch643:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="4">
<![CDATA[
branch642:0  %a_2_load_4 = load i8* %a_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_4"/></StgValue>
</operation>

<operation id="454" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
branch642:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="4">
<![CDATA[
branch641:0  %a_1_load_4 = load i8* %a_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_4"/></StgValue>
</operation>

<operation id="456" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
branch641:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="4">
<![CDATA[
branch648:0  %a_8_load_1 = load i8* %a_8_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_1"/></StgValue>
</operation>

<operation id="458" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
branch648:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_1_load_1 = load i8* %b_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="460" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_0_1_1_phi = phi i8 [ %a_1_load_4, %branch641 ], [ %a_2_load_4, %branch642 ], [ %a_3_load_4, %branch643 ], [ %a_4_load_4, %branch644 ], [ %a_5_load_4, %branch645 ], [ %a_6_load_4, %branch646 ], [ %a_7_load_4, %branch647 ], [ %a_8_load_1, %branch648 ]

]]></Node>
<StgValue><ssdm name="a_load_0_1_1_phi"/></StgValue>
</operation>

<operation id="461" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_0_1_1 = sext i8 %a_load_0_1_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_0_1_1"/></StgValue>
</operation>

<operation id="462" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_1_load_1 = load i8* %b_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_1"/></StgValue>
</operation>

<operation id="463" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="8">
<![CDATA[
:3  %tmp_3_0_1_1 = sext i8 %b_1_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_1_1"/></StgValue>
</operation>

<operation id="464" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_7_0_1_1 = mul i16 %tmp_0_1_1, %tmp_3_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_1_1"/></StgValue>
</operation>

<operation id="465" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:5  switch i4 %i, label %branch628 [
    i4 0, label %branch621
    i4 1, label %branch622
    i4 2, label %branch623
    i4 3, label %branch624
    i4 4, label %branch625
    i4 5, label %branch626
    i4 6, label %branch627
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="4">
<![CDATA[
branch627:0  %a_7_load_5 = load i8* %a_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_5"/></StgValue>
</operation>

<operation id="467" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="4">
<![CDATA[
branch626:0  %a_6_load_5 = load i8* %a_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_5"/></StgValue>
</operation>

<operation id="468" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="4">
<![CDATA[
branch625:0  %a_5_load_5 = load i8* %a_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_5"/></StgValue>
</operation>

<operation id="469" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="4">
<![CDATA[
branch624:0  %a_4_load_5 = load i8* %a_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_5"/></StgValue>
</operation>

<operation id="470" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="4">
<![CDATA[
branch623:0  %a_3_load_5 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_5"/></StgValue>
</operation>

<operation id="471" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="4">
<![CDATA[
branch622:0  %a_2_load_5 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_5"/></StgValue>
</operation>

<operation id="472" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="4">
<![CDATA[
branch621:0  %a_1_load_5 = load i8* %a_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_5"/></StgValue>
</operation>

<operation id="473" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="4">
<![CDATA[
branch628:0  %a_8_load_2 = load i8* %a_8_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="474" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="4">
<![CDATA[
branch627:0  %a_7_load_5 = load i8* %a_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_5"/></StgValue>
</operation>

<operation id="475" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
branch627:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="4">
<![CDATA[
branch626:0  %a_6_load_5 = load i8* %a_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_5"/></StgValue>
</operation>

<operation id="477" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
branch626:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="4">
<![CDATA[
branch625:0  %a_5_load_5 = load i8* %a_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_5"/></StgValue>
</operation>

<operation id="479" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
branch625:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="4">
<![CDATA[
branch624:0  %a_4_load_5 = load i8* %a_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_5"/></StgValue>
</operation>

<operation id="481" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
branch624:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="4">
<![CDATA[
branch623:0  %a_3_load_5 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_5"/></StgValue>
</operation>

<operation id="483" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
branch623:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="4">
<![CDATA[
branch622:0  %a_2_load_5 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_5"/></StgValue>
</operation>

<operation id="485" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
branch622:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="4">
<![CDATA[
branch621:0  %a_1_load_5 = load i8* %a_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_5"/></StgValue>
</operation>

<operation id="487" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
branch621:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="4">
<![CDATA[
branch628:0  %a_8_load_2 = load i8* %a_8_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_2"/></StgValue>
</operation>

<operation id="489" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
branch628:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_1_load_2 = load i8* %b_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="491" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_0_1_2_phi = phi i8 [ %a_1_load_5, %branch621 ], [ %a_2_load_5, %branch622 ], [ %a_3_load_5, %branch623 ], [ %a_4_load_5, %branch624 ], [ %a_5_load_5, %branch625 ], [ %a_6_load_5, %branch626 ], [ %a_7_load_5, %branch627 ], [ %a_8_load_2, %branch628 ]

]]></Node>
<StgValue><ssdm name="a_load_0_1_2_phi"/></StgValue>
</operation>

<operation id="492" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_0_1_2 = sext i8 %a_load_0_1_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_0_1_2"/></StgValue>
</operation>

<operation id="493" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_1_load_2 = load i8* %b_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_2"/></StgValue>
</operation>

<operation id="494" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="8">
<![CDATA[
:3  %tmp_3_0_1_2 = sext i8 %b_1_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_1_2"/></StgValue>
</operation>

<operation id="495" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_7_0_1_2 = mul i16 %tmp_3_0_1_2, %tmp_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_1_2"/></StgValue>
</operation>

<operation id="496" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:5  switch i4 %i, label %branch599 [
    i4 0, label %branch592
    i4 1, label %branch593
    i4 2, label %branch594
    i4 3, label %branch595
    i4 4, label %branch596
    i4 5, label %branch597
    i4 6, label %branch598
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="4">
<![CDATA[
branch598:0  %a_8_load_3 = load i8* %a_8_addr, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_3"/></StgValue>
</operation>

<operation id="498" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="4">
<![CDATA[
branch597:0  %a_7_load_6 = load i8* %a_7_addr, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_6"/></StgValue>
</operation>

<operation id="499" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="4">
<![CDATA[
branch596:0  %a_6_load_6 = load i8* %a_6_addr, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_6"/></StgValue>
</operation>

<operation id="500" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="4">
<![CDATA[
branch595:0  %a_5_load_6 = load i8* %a_5_addr, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_6"/></StgValue>
</operation>

<operation id="501" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="4">
<![CDATA[
branch594:0  %a_4_load_6 = load i8* %a_4_addr, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_6"/></StgValue>
</operation>

<operation id="502" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="4">
<![CDATA[
branch593:0  %a_3_load_6 = load i8* %a_3_addr, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_6"/></StgValue>
</operation>

<operation id="503" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="4">
<![CDATA[
branch592:0  %a_2_load_6 = load i8* %a_2_addr, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_6"/></StgValue>
</operation>

<operation id="504" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="4">
<![CDATA[
branch599:0  %a_9_load = load i8* %a_9_addr, align 1

]]></Node>
<StgValue><ssdm name="a_9_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="505" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="4">
<![CDATA[
branch598:0  %a_8_load_3 = load i8* %a_8_addr, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_3"/></StgValue>
</operation>

<operation id="506" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
branch598:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="4">
<![CDATA[
branch597:0  %a_7_load_6 = load i8* %a_7_addr, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_6"/></StgValue>
</operation>

<operation id="508" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
branch597:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="4">
<![CDATA[
branch596:0  %a_6_load_6 = load i8* %a_6_addr, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_6"/></StgValue>
</operation>

<operation id="510" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
branch596:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="4">
<![CDATA[
branch595:0  %a_5_load_6 = load i8* %a_5_addr, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_6"/></StgValue>
</operation>

<operation id="512" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
branch595:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="513" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="4">
<![CDATA[
branch594:0  %a_4_load_6 = load i8* %a_4_addr, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_6"/></StgValue>
</operation>

<operation id="514" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
branch594:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="4">
<![CDATA[
branch593:0  %a_3_load_6 = load i8* %a_3_addr, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_6"/></StgValue>
</operation>

<operation id="516" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
branch593:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="4">
<![CDATA[
branch592:0  %a_2_load_6 = load i8* %a_2_addr, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_6"/></StgValue>
</operation>

<operation id="518" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
branch592:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="4">
<![CDATA[
branch599:0  %a_9_load = load i8* %a_9_addr, align 1

]]></Node>
<StgValue><ssdm name="a_9_load"/></StgValue>
</operation>

<operation id="520" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
branch599:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_2_load = load i8* %b_2_addr, align 1

]]></Node>
<StgValue><ssdm name="b_2_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="522" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_0_2_0_phi = phi i8 [ %a_2_load_6, %branch592 ], [ %a_3_load_6, %branch593 ], [ %a_4_load_6, %branch594 ], [ %a_5_load_6, %branch595 ], [ %a_6_load_6, %branch596 ], [ %a_7_load_6, %branch597 ], [ %a_8_load_3, %branch598 ], [ %a_9_load, %branch599 ]

]]></Node>
<StgValue><ssdm name="a_load_0_2_0_phi"/></StgValue>
</operation>

<operation id="523" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_0_2 = sext i8 %a_load_0_2_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="524" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_2_load = load i8* %b_2_addr, align 1

]]></Node>
<StgValue><ssdm name="b_2_load"/></StgValue>
</operation>

<operation id="525" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="8">
<![CDATA[
:3  %tmp_3_0_2 = sext i8 %b_2_load to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_2"/></StgValue>
</operation>

<operation id="526" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_7_0_2 = mul i16 %tmp_0_2, %tmp_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_2"/></StgValue>
</operation>

<operation id="527" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:5  switch i4 %i, label %branch589 [
    i4 0, label %branch582
    i4 1, label %branch583
    i4 2, label %branch584
    i4 3, label %branch585
    i4 4, label %branch586
    i4 5, label %branch587
    i4 6, label %branch588
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="4">
<![CDATA[
branch588:0  %a_8_load_4 = load i8* %a_8_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_4"/></StgValue>
</operation>

<operation id="529" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="4">
<![CDATA[
branch587:0  %a_7_load_7 = load i8* %a_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_7"/></StgValue>
</operation>

<operation id="530" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="4">
<![CDATA[
branch586:0  %a_6_load_7 = load i8* %a_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_7"/></StgValue>
</operation>

<operation id="531" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="4">
<![CDATA[
branch585:0  %a_5_load_7 = load i8* %a_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_7"/></StgValue>
</operation>

<operation id="532" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="4">
<![CDATA[
branch584:0  %a_4_load_7 = load i8* %a_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_7"/></StgValue>
</operation>

<operation id="533" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="4">
<![CDATA[
branch583:0  %a_3_load_7 = load i8* %a_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_7"/></StgValue>
</operation>

<operation id="534" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="4">
<![CDATA[
branch582:0  %a_2_load_7 = load i8* %a_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_7"/></StgValue>
</operation>

<operation id="535" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="4">
<![CDATA[
branch589:0  %a_9_load_1 = load i8* %a_9_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="536" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="4">
<![CDATA[
branch588:0  %a_8_load_4 = load i8* %a_8_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_4"/></StgValue>
</operation>

<operation id="537" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
branch588:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="4">
<![CDATA[
branch587:0  %a_7_load_7 = load i8* %a_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_7"/></StgValue>
</operation>

<operation id="539" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
branch587:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="4">
<![CDATA[
branch586:0  %a_6_load_7 = load i8* %a_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_7"/></StgValue>
</operation>

<operation id="541" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
branch586:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="542" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="4">
<![CDATA[
branch585:0  %a_5_load_7 = load i8* %a_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_7"/></StgValue>
</operation>

<operation id="543" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
branch585:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="4">
<![CDATA[
branch584:0  %a_4_load_7 = load i8* %a_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_7"/></StgValue>
</operation>

<operation id="545" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
branch584:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="4">
<![CDATA[
branch583:0  %a_3_load_7 = load i8* %a_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_7"/></StgValue>
</operation>

<operation id="547" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
branch583:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="4">
<![CDATA[
branch582:0  %a_2_load_7 = load i8* %a_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_7"/></StgValue>
</operation>

<operation id="549" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
branch582:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="4">
<![CDATA[
branch589:0  %a_9_load_1 = load i8* %a_9_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_1"/></StgValue>
</operation>

<operation id="551" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
branch589:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_2_load_1 = load i8* %b_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="553" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_0_2_1_phi = phi i8 [ %a_2_load_7, %branch582 ], [ %a_3_load_7, %branch583 ], [ %a_4_load_7, %branch584 ], [ %a_5_load_7, %branch585 ], [ %a_6_load_7, %branch586 ], [ %a_7_load_7, %branch587 ], [ %a_8_load_4, %branch588 ], [ %a_9_load_1, %branch589 ]

]]></Node>
<StgValue><ssdm name="a_load_0_2_1_phi"/></StgValue>
</operation>

<operation id="554" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_0_2_1 = sext i8 %a_load_0_2_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_0_2_1"/></StgValue>
</operation>

<operation id="555" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_2_load_1 = load i8* %b_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_1"/></StgValue>
</operation>

<operation id="556" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="8">
<![CDATA[
:3  %tmp_3_0_2_1 = sext i8 %b_2_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_2_1"/></StgValue>
</operation>

<operation id="557" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_7_0_2_1 = mul i16 %tmp_0_2_1, %tmp_3_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_2_1"/></StgValue>
</operation>

<operation id="558" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:5  switch i4 %i, label %branch569 [
    i4 0, label %branch562
    i4 1, label %branch563
    i4 2, label %branch564
    i4 3, label %branch565
    i4 4, label %branch566
    i4 5, label %branch567
    i4 6, label %branch568
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="4">
<![CDATA[
branch568:0  %a_8_load_5 = load i8* %a_8_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_5"/></StgValue>
</operation>

<operation id="560" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="4">
<![CDATA[
branch567:0  %a_7_load_8 = load i8* %a_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_8"/></StgValue>
</operation>

<operation id="561" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="4">
<![CDATA[
branch566:0  %a_6_load_8 = load i8* %a_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_8"/></StgValue>
</operation>

<operation id="562" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="4">
<![CDATA[
branch565:0  %a_5_load_8 = load i8* %a_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_8"/></StgValue>
</operation>

<operation id="563" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="4">
<![CDATA[
branch564:0  %a_4_load_8 = load i8* %a_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_8"/></StgValue>
</operation>

<operation id="564" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="4">
<![CDATA[
branch563:0  %a_3_load_8 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_8"/></StgValue>
</operation>

<operation id="565" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="4">
<![CDATA[
branch562:0  %a_2_load_8 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_8"/></StgValue>
</operation>

<operation id="566" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="4">
<![CDATA[
branch569:0  %a_9_load_2 = load i8* %a_9_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="567" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="4">
<![CDATA[
branch568:0  %a_8_load_5 = load i8* %a_8_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_5"/></StgValue>
</operation>

<operation id="568" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
branch568:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="4">
<![CDATA[
branch567:0  %a_7_load_8 = load i8* %a_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_8"/></StgValue>
</operation>

<operation id="570" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
branch567:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="4">
<![CDATA[
branch566:0  %a_6_load_8 = load i8* %a_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_8"/></StgValue>
</operation>

<operation id="572" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
branch566:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="4">
<![CDATA[
branch565:0  %a_5_load_8 = load i8* %a_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_8"/></StgValue>
</operation>

<operation id="574" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
branch565:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="4">
<![CDATA[
branch564:0  %a_4_load_8 = load i8* %a_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_8"/></StgValue>
</operation>

<operation id="576" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
branch564:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="4">
<![CDATA[
branch563:0  %a_3_load_8 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_8"/></StgValue>
</operation>

<operation id="578" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
branch563:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="4">
<![CDATA[
branch562:0  %a_2_load_8 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_8"/></StgValue>
</operation>

<operation id="580" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
branch562:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="581" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="4">
<![CDATA[
branch569:0  %a_9_load_2 = load i8* %a_9_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_2"/></StgValue>
</operation>

<operation id="582" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
branch569:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_2_load_2 = load i8* %b_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_2"/></StgValue>
</operation>

<operation id="584" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp7 = add i16 %tmp_7_0_2, %tmp_7_0_2_1

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="585" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %tmp8 = add i16 %tmp_7_0_1_2, %tmp_7_0_1_1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="586" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_0_2_2_phi = phi i8 [ %a_2_load_8, %branch562 ], [ %a_3_load_8, %branch563 ], [ %a_4_load_8, %branch564 ], [ %a_5_load_8, %branch565 ], [ %a_6_load_8, %branch566 ], [ %a_7_load_8, %branch567 ], [ %a_8_load_5, %branch568 ], [ %a_9_load_2, %branch569 ]

]]></Node>
<StgValue><ssdm name="a_load_0_2_2_phi"/></StgValue>
</operation>

<operation id="587" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_0_2_2 = sext i8 %a_load_0_2_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_0_2_2"/></StgValue>
</operation>

<operation id="588" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="2">
<![CDATA[
:2  %b_2_load_2 = load i8* %b_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_2"/></StgValue>
</operation>

<operation id="589" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="8">
<![CDATA[
:3  %tmp_3_0_2_2 = sext i8 %b_2_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_2_2"/></StgValue>
</operation>

<operation id="590" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_7_0_2_2 = mul i16 %tmp_0_2_2, %tmp_3_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_2_2"/></StgValue>
</operation>

<operation id="591" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp1 = add i16 %tmp_7_0_0_2, %tmp_7_0_2_2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="592" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp = add i16 %tmp_7_0_0_1, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="593" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp2 = add i16 %tmp1, %tmp_7_0_1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="594" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %tmp9 = add i16 %tmp2, %tmp

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="595" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp6 = add i16 %tmp8, %tmp7

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="596" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %sum_2_0_2_2 = add i16 %tmp9, %tmp6

]]></Node>
<StgValue><ssdm name="sum_2_0_2_2"/></StgValue>
</operation>

<operation id="597" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="3" op_0_bw="4">
<![CDATA[
:13  %tmp_1 = trunc i4 %i to i3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="598" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
:14  switch i3 %tmp_1, label %branch63261 [
    i3 0, label %branch56254
    i3 1, label %branch57255
    i3 2, label %branch58256
    i3 3, label %branch59257
    i3 -4, label %branch60258
    i3 -3, label %branch61259
    i3 -2, label %branch62260
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch62260:0  store i16 %sum_2_0_2_2, i16* %res_6_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
branch62260:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch61259:0  store i16 %sum_2_0_2_2, i16* %res_5_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
branch61259:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="603" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch60258:0  store i16 %sum_2_0_2_2, i16* %res_4_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
branch60258:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch59257:0  store i16 %sum_2_0_2_2, i16* %res_3_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
branch59257:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch58256:0  store i16 %sum_2_0_2_2, i16* %res_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="608" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
branch58256:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="609" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch57255:0  store i16 %sum_2_0_2_2, i16* %res_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="610" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
branch57255:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch56254:0  store i16 %sum_2_0_2_2, i16* %res_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
branch56254:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch63261:0  store i16 %sum_2_0_2_2, i16* %res_7_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
branch63261:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 %i, label %branch697 [
    i4 0, label %branch690
    i4 1, label %branch691
    i4 2, label %branch692
    i4 3, label %branch693
    i4 4, label %branch694
    i4 5, label %branch695
    i4 6, label %branch696
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="4">
<![CDATA[
branch696:0  %a_6_load_9 = load i8* %a_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_9"/></StgValue>
</operation>

<operation id="617" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="4">
<![CDATA[
branch695:0  %a_5_load_9 = load i8* %a_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_9"/></StgValue>
</operation>

<operation id="618" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="4">
<![CDATA[
branch694:0  %a_4_load_9 = load i8* %a_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_9"/></StgValue>
</operation>

<operation id="619" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="4">
<![CDATA[
branch693:0  %a_3_load_9 = load i8* %a_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_9"/></StgValue>
</operation>

<operation id="620" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="4">
<![CDATA[
branch692:0  %a_2_load_9 = load i8* %a_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_9"/></StgValue>
</operation>

<operation id="621" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="4">
<![CDATA[
branch691:0  %a_1_load_6 = load i8* %a_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_6"/></StgValue>
</operation>

<operation id="622" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="4">
<![CDATA[
branch690:0  %a_0_load_3 = load i8* %a_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_3"/></StgValue>
</operation>

<operation id="623" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="4">
<![CDATA[
branch697:0  %a_7_load_9 = load i8* %a_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_9"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="624" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="4">
<![CDATA[
branch696:0  %a_6_load_9 = load i8* %a_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_9"/></StgValue>
</operation>

<operation id="625" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
branch696:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="4">
<![CDATA[
branch695:0  %a_5_load_9 = load i8* %a_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_9"/></StgValue>
</operation>

<operation id="627" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
branch695:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="628" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="4">
<![CDATA[
branch694:0  %a_4_load_9 = load i8* %a_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_9"/></StgValue>
</operation>

<operation id="629" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
branch694:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="630" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="4">
<![CDATA[
branch693:0  %a_3_load_9 = load i8* %a_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_9"/></StgValue>
</operation>

<operation id="631" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
branch693:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="632" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="4">
<![CDATA[
branch692:0  %a_2_load_9 = load i8* %a_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_9"/></StgValue>
</operation>

<operation id="633" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
branch692:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="634" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="4">
<![CDATA[
branch691:0  %a_1_load_6 = load i8* %a_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_6"/></StgValue>
</operation>

<operation id="635" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
branch691:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="4">
<![CDATA[
branch690:0  %a_0_load_3 = load i8* %a_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_3"/></StgValue>
</operation>

<operation id="637" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
branch690:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="638" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="4">
<![CDATA[
branch697:0  %a_7_load_9 = load i8* %a_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_9"/></StgValue>
</operation>

<operation id="639" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
branch697:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_1_0_0_phi = phi i8 [ %a_0_load_3, %branch690 ], [ %a_1_load_6, %branch691 ], [ %a_2_load_9, %branch692 ], [ %a_3_load_9, %branch693 ], [ %a_4_load_9, %branch694 ], [ %a_5_load_9, %branch695 ], [ %a_6_load_9, %branch696 ], [ %a_7_load_9, %branch697 ]

]]></Node>
<StgValue><ssdm name="a_load_1_0_0_phi"/></StgValue>
</operation>

<operation id="641" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_1_2 = sext i8 %a_load_1_0_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="642" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_1 = mul i16 %tmp_1_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="643" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch677 [
    i4 0, label %branch670
    i4 1, label %branch671
    i4 2, label %branch672
    i4 3, label %branch673
    i4 4, label %branch674
    i4 5, label %branch675
    i4 6, label %branch676
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="4">
<![CDATA[
branch676:0  %a_6_load_10 = load i8* %a_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_10"/></StgValue>
</operation>

<operation id="645" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="4">
<![CDATA[
branch675:0  %a_5_load_10 = load i8* %a_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_10"/></StgValue>
</operation>

<operation id="646" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="4">
<![CDATA[
branch674:0  %a_4_load_10 = load i8* %a_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_10"/></StgValue>
</operation>

<operation id="647" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="4">
<![CDATA[
branch673:0  %a_3_load_10 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_10"/></StgValue>
</operation>

<operation id="648" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="4">
<![CDATA[
branch672:0  %a_2_load_10 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_10"/></StgValue>
</operation>

<operation id="649" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="4">
<![CDATA[
branch671:0  %a_1_load_7 = load i8* %a_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_7"/></StgValue>
</operation>

<operation id="650" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="4">
<![CDATA[
branch670:0  %a_0_load_4 = load i8* %a_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_4"/></StgValue>
</operation>

<operation id="651" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="4">
<![CDATA[
branch677:0  %a_7_load_10 = load i8* %a_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_10"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="652" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="4">
<![CDATA[
branch676:0  %a_6_load_10 = load i8* %a_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_10"/></StgValue>
</operation>

<operation id="653" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
branch676:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="4">
<![CDATA[
branch675:0  %a_5_load_10 = load i8* %a_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_10"/></StgValue>
</operation>

<operation id="655" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
branch675:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="4">
<![CDATA[
branch674:0  %a_4_load_10 = load i8* %a_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_10"/></StgValue>
</operation>

<operation id="657" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
branch674:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="658" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="4">
<![CDATA[
branch673:0  %a_3_load_10 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_10"/></StgValue>
</operation>

<operation id="659" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
branch673:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="660" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="4">
<![CDATA[
branch672:0  %a_2_load_10 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_10"/></StgValue>
</operation>

<operation id="661" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
branch672:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="662" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="4">
<![CDATA[
branch671:0  %a_1_load_7 = load i8* %a_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_7"/></StgValue>
</operation>

<operation id="663" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
branch671:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="664" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="4">
<![CDATA[
branch670:0  %a_0_load_4 = load i8* %a_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_4"/></StgValue>
</operation>

<operation id="665" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
branch670:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="666" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="4">
<![CDATA[
branch677:0  %a_7_load_10 = load i8* %a_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_10"/></StgValue>
</operation>

<operation id="667" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
branch677:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="668" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_1_0_1_phi = phi i8 [ %a_0_load_4, %branch670 ], [ %a_1_load_7, %branch671 ], [ %a_2_load_10, %branch672 ], [ %a_3_load_10, %branch673 ], [ %a_4_load_10, %branch674 ], [ %a_5_load_10, %branch675 ], [ %a_6_load_10, %branch676 ], [ %a_7_load_10, %branch677 ]

]]></Node>
<StgValue><ssdm name="a_load_1_0_1_phi"/></StgValue>
</operation>

<operation id="669" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_1_0_1 = sext i8 %a_load_1_0_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="670" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_1_0_1 = mul i16 %tmp_1_0_1, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_0_1"/></StgValue>
</operation>

<operation id="671" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch537 [
    i4 0, label %branch530
    i4 1, label %branch531
    i4 2, label %branch532
    i4 3, label %branch533
    i4 4, label %branch534
    i4 5, label %branch535
    i4 6, label %branch536
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="672" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="4">
<![CDATA[
branch536:0  %a_6_load_11 = load i8* %a_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_11"/></StgValue>
</operation>

<operation id="673" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="4">
<![CDATA[
branch535:0  %a_5_load_11 = load i8* %a_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_11"/></StgValue>
</operation>

<operation id="674" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="4">
<![CDATA[
branch534:0  %a_4_load_11 = load i8* %a_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_11"/></StgValue>
</operation>

<operation id="675" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="4">
<![CDATA[
branch533:0  %a_3_load_11 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_11"/></StgValue>
</operation>

<operation id="676" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="4">
<![CDATA[
branch532:0  %a_2_load_11 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_11"/></StgValue>
</operation>

<operation id="677" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="4">
<![CDATA[
branch531:0  %a_1_load_8 = load i8* %a_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_8"/></StgValue>
</operation>

<operation id="678" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="4">
<![CDATA[
branch530:0  %a_0_load_5 = load i8* %a_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_5"/></StgValue>
</operation>

<operation id="679" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="4">
<![CDATA[
branch537:0  %a_7_load_11 = load i8* %a_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_11"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="680" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="4">
<![CDATA[
branch536:0  %a_6_load_11 = load i8* %a_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_11"/></StgValue>
</operation>

<operation id="681" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0">
<![CDATA[
branch536:1  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="682" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="4">
<![CDATA[
branch535:0  %a_5_load_11 = load i8* %a_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_11"/></StgValue>
</operation>

<operation id="683" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0">
<![CDATA[
branch535:1  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="684" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="4">
<![CDATA[
branch534:0  %a_4_load_11 = load i8* %a_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_11"/></StgValue>
</operation>

<operation id="685" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
branch534:1  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="686" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="4">
<![CDATA[
branch533:0  %a_3_load_11 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_11"/></StgValue>
</operation>

<operation id="687" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
branch533:1  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="688" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="4">
<![CDATA[
branch532:0  %a_2_load_11 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_11"/></StgValue>
</operation>

<operation id="689" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0">
<![CDATA[
branch532:1  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="4">
<![CDATA[
branch531:0  %a_1_load_8 = load i8* %a_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_8"/></StgValue>
</operation>

<operation id="691" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
branch531:1  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="4">
<![CDATA[
branch530:0  %a_0_load_5 = load i8* %a_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_5"/></StgValue>
</operation>

<operation id="693" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0">
<![CDATA[
branch530:1  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="694" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="4">
<![CDATA[
branch537:0  %a_7_load_11 = load i8* %a_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_11"/></StgValue>
</operation>

<operation id="695" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
branch537:1  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_1_0_2_phi = phi i8 [ %a_0_load_5, %branch530 ], [ %a_1_load_8, %branch531 ], [ %a_2_load_11, %branch532 ], [ %a_3_load_11, %branch533 ], [ %a_4_load_11, %branch534 ], [ %a_5_load_11, %branch535 ], [ %a_6_load_11, %branch536 ], [ %a_7_load_11, %branch537 ]

]]></Node>
<StgValue><ssdm name="a_load_1_0_2_phi"/></StgValue>
</operation>

<operation id="697" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_1_0_2 = sext i8 %a_load_1_0_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="698" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_1_0_2 = mul i16 %tmp_1_0_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_0_2"/></StgValue>
</operation>

<operation id="699" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch638 [
    i4 0, label %branch631
    i4 1, label %branch632
    i4 2, label %branch633
    i4 3, label %branch634
    i4 4, label %branch635
    i4 5, label %branch636
    i4 6, label %branch637
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="700" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="4">
<![CDATA[
branch637:0  %a_7_load_12 = load i8* %a_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_12"/></StgValue>
</operation>

<operation id="701" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="4">
<![CDATA[
branch636:0  %a_6_load_12 = load i8* %a_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_12"/></StgValue>
</operation>

<operation id="702" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="4">
<![CDATA[
branch635:0  %a_5_load_12 = load i8* %a_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_12"/></StgValue>
</operation>

<operation id="703" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="4">
<![CDATA[
branch634:0  %a_4_load_12 = load i8* %a_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_12"/></StgValue>
</operation>

<operation id="704" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="4">
<![CDATA[
branch633:0  %a_3_load_12 = load i8* %a_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_12"/></StgValue>
</operation>

<operation id="705" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="4">
<![CDATA[
branch632:0  %a_2_load_12 = load i8* %a_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_12"/></StgValue>
</operation>

<operation id="706" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="8" op_0_bw="4">
<![CDATA[
branch631:0  %a_1_load_9 = load i8* %a_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_9"/></StgValue>
</operation>

<operation id="707" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="4">
<![CDATA[
branch638:0  %a_8_load_6 = load i8* %a_8_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_6"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="708" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="4">
<![CDATA[
branch637:0  %a_7_load_12 = load i8* %a_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_12"/></StgValue>
</operation>

<operation id="709" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
branch637:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="710" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="4">
<![CDATA[
branch636:0  %a_6_load_12 = load i8* %a_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_12"/></StgValue>
</operation>

<operation id="711" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
branch636:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="712" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="4">
<![CDATA[
branch635:0  %a_5_load_12 = load i8* %a_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_12"/></StgValue>
</operation>

<operation id="713" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
branch635:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="4">
<![CDATA[
branch634:0  %a_4_load_12 = load i8* %a_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_12"/></StgValue>
</operation>

<operation id="715" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
branch634:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="716" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="4">
<![CDATA[
branch633:0  %a_3_load_12 = load i8* %a_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_12"/></StgValue>
</operation>

<operation id="717" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
branch633:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="718" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="4">
<![CDATA[
branch632:0  %a_2_load_12 = load i8* %a_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_12"/></StgValue>
</operation>

<operation id="719" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0">
<![CDATA[
branch632:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="8" op_0_bw="4">
<![CDATA[
branch631:0  %a_1_load_9 = load i8* %a_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_9"/></StgValue>
</operation>

<operation id="721" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
branch631:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="722" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="4">
<![CDATA[
branch638:0  %a_8_load_6 = load i8* %a_8_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_6"/></StgValue>
</operation>

<operation id="723" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
branch638:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_1_1_0_phi = phi i8 [ %a_1_load_9, %branch631 ], [ %a_2_load_12, %branch632 ], [ %a_3_load_12, %branch633 ], [ %a_4_load_12, %branch634 ], [ %a_5_load_12, %branch635 ], [ %a_6_load_12, %branch636 ], [ %a_7_load_12, %branch637 ], [ %a_8_load_6, %branch638 ]

]]></Node>
<StgValue><ssdm name="a_load_1_1_0_phi"/></StgValue>
</operation>

<operation id="725" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_1_1 = sext i8 %a_load_1_1_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="726" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_1_1 = mul i16 %tmp_1_1, %tmp_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_1"/></StgValue>
</operation>

<operation id="727" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch618 [
    i4 0, label %branch611
    i4 1, label %branch612
    i4 2, label %branch613
    i4 3, label %branch614
    i4 4, label %branch615
    i4 5, label %branch616
    i4 6, label %branch617
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="728" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="4">
<![CDATA[
branch617:0  %a_7_load_13 = load i8* %a_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_13"/></StgValue>
</operation>

<operation id="729" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="4">
<![CDATA[
branch616:0  %a_6_load_13 = load i8* %a_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_13"/></StgValue>
</operation>

<operation id="730" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="4">
<![CDATA[
branch615:0  %a_5_load_13 = load i8* %a_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_13"/></StgValue>
</operation>

<operation id="731" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="4">
<![CDATA[
branch614:0  %a_4_load_13 = load i8* %a_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_13"/></StgValue>
</operation>

<operation id="732" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="4">
<![CDATA[
branch613:0  %a_3_load_13 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_13"/></StgValue>
</operation>

<operation id="733" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="4">
<![CDATA[
branch612:0  %a_2_load_13 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_13"/></StgValue>
</operation>

<operation id="734" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="4">
<![CDATA[
branch611:0  %a_1_load_10 = load i8* %a_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_10"/></StgValue>
</operation>

<operation id="735" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="4">
<![CDATA[
branch618:0  %a_8_load_7 = load i8* %a_8_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_7"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="736" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="4">
<![CDATA[
branch617:0  %a_7_load_13 = load i8* %a_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_13"/></StgValue>
</operation>

<operation id="737" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0">
<![CDATA[
branch617:1  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="738" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="4">
<![CDATA[
branch616:0  %a_6_load_13 = load i8* %a_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_13"/></StgValue>
</operation>

<operation id="739" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0">
<![CDATA[
branch616:1  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="740" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="4">
<![CDATA[
branch615:0  %a_5_load_13 = load i8* %a_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_13"/></StgValue>
</operation>

<operation id="741" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0">
<![CDATA[
branch615:1  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="742" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="4">
<![CDATA[
branch614:0  %a_4_load_13 = load i8* %a_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_13"/></StgValue>
</operation>

<operation id="743" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0">
<![CDATA[
branch614:1  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="744" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="4">
<![CDATA[
branch613:0  %a_3_load_13 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_13"/></StgValue>
</operation>

<operation id="745" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0">
<![CDATA[
branch613:1  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="746" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="4">
<![CDATA[
branch612:0  %a_2_load_13 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_13"/></StgValue>
</operation>

<operation id="747" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0">
<![CDATA[
branch612:1  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="748" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="4">
<![CDATA[
branch611:0  %a_1_load_10 = load i8* %a_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_10"/></StgValue>
</operation>

<operation id="749" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0">
<![CDATA[
branch611:1  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="750" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="4">
<![CDATA[
branch618:0  %a_8_load_7 = load i8* %a_8_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_7"/></StgValue>
</operation>

<operation id="751" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0">
<![CDATA[
branch618:1  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="752" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_1_1_1_phi = phi i8 [ %a_1_load_10, %branch611 ], [ %a_2_load_13, %branch612 ], [ %a_3_load_13, %branch613 ], [ %a_4_load_13, %branch614 ], [ %a_5_load_13, %branch615 ], [ %a_6_load_13, %branch616 ], [ %a_7_load_13, %branch617 ], [ %a_8_load_7, %branch618 ]

]]></Node>
<StgValue><ssdm name="a_load_1_1_1_phi"/></StgValue>
</operation>

<operation id="753" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_1_1_1 = sext i8 %a_load_1_1_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="754" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_1_1_1 = mul i16 %tmp_1_1_1, %tmp_3_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_1_1"/></StgValue>
</operation>

<operation id="755" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch508 [
    i4 0, label %branch501
    i4 1, label %branch502
    i4 2, label %branch503
    i4 3, label %branch504
    i4 4, label %branch505
    i4 5, label %branch506
    i4 6, label %branch507
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="8" op_0_bw="4">
<![CDATA[
branch507:0  %a_7_load_14 = load i8* %a_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_14"/></StgValue>
</operation>

<operation id="757" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="8" op_0_bw="4">
<![CDATA[
branch506:0  %a_6_load_14 = load i8* %a_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_14"/></StgValue>
</operation>

<operation id="758" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="4">
<![CDATA[
branch505:0  %a_5_load_14 = load i8* %a_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_14"/></StgValue>
</operation>

<operation id="759" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="8" op_0_bw="4">
<![CDATA[
branch504:0  %a_4_load_14 = load i8* %a_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_14"/></StgValue>
</operation>

<operation id="760" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="4">
<![CDATA[
branch503:0  %a_3_load_14 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_14"/></StgValue>
</operation>

<operation id="761" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="4">
<![CDATA[
branch502:0  %a_2_load_14 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_14"/></StgValue>
</operation>

<operation id="762" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="4">
<![CDATA[
branch501:0  %a_1_load_11 = load i8* %a_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_11"/></StgValue>
</operation>

<operation id="763" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="8" op_0_bw="4">
<![CDATA[
branch508:0  %a_8_load_8 = load i8* %a_8_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_8"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="764" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="8" op_0_bw="4">
<![CDATA[
branch507:0  %a_7_load_14 = load i8* %a_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_14"/></StgValue>
</operation>

<operation id="765" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
branch507:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="766" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="8" op_0_bw="4">
<![CDATA[
branch506:0  %a_6_load_14 = load i8* %a_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_14"/></StgValue>
</operation>

<operation id="767" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0">
<![CDATA[
branch506:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="768" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="4">
<![CDATA[
branch505:0  %a_5_load_14 = load i8* %a_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_14"/></StgValue>
</operation>

<operation id="769" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0">
<![CDATA[
branch505:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="770" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="8" op_0_bw="4">
<![CDATA[
branch504:0  %a_4_load_14 = load i8* %a_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_14"/></StgValue>
</operation>

<operation id="771" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0">
<![CDATA[
branch504:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="772" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="4">
<![CDATA[
branch503:0  %a_3_load_14 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_14"/></StgValue>
</operation>

<operation id="773" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
branch503:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="774" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="4">
<![CDATA[
branch502:0  %a_2_load_14 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_14"/></StgValue>
</operation>

<operation id="775" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0">
<![CDATA[
branch502:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="776" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="4">
<![CDATA[
branch501:0  %a_1_load_11 = load i8* %a_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_11"/></StgValue>
</operation>

<operation id="777" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0">
<![CDATA[
branch501:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="778" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="8" op_0_bw="4">
<![CDATA[
branch508:0  %a_8_load_8 = load i8* %a_8_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_8"/></StgValue>
</operation>

<operation id="779" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0">
<![CDATA[
branch508:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="780" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_1_1_2_phi = phi i8 [ %a_1_load_11, %branch501 ], [ %a_2_load_14, %branch502 ], [ %a_3_load_14, %branch503 ], [ %a_4_load_14, %branch504 ], [ %a_5_load_14, %branch505 ], [ %a_6_load_14, %branch506 ], [ %a_7_load_14, %branch507 ], [ %a_8_load_8, %branch508 ]

]]></Node>
<StgValue><ssdm name="a_load_1_1_2_phi"/></StgValue>
</operation>

<operation id="781" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_1_1_2 = sext i8 %a_load_1_1_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="782" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_1_1_2 = mul i16 %tmp_1_1_2, %tmp_3_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_1_2"/></StgValue>
</operation>

<operation id="783" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch579 [
    i4 0, label %branch572
    i4 1, label %branch573
    i4 2, label %branch574
    i4 3, label %branch575
    i4 4, label %branch576
    i4 5, label %branch577
    i4 6, label %branch578
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="784" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="4">
<![CDATA[
branch578:0  %a_8_load_9 = load i8* %a_8_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_9"/></StgValue>
</operation>

<operation id="785" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="4">
<![CDATA[
branch577:0  %a_7_load_15 = load i8* %a_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_15"/></StgValue>
</operation>

<operation id="786" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="4">
<![CDATA[
branch576:0  %a_6_load_15 = load i8* %a_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_15"/></StgValue>
</operation>

<operation id="787" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="4">
<![CDATA[
branch575:0  %a_5_load_15 = load i8* %a_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_15"/></StgValue>
</operation>

<operation id="788" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="8" op_0_bw="4">
<![CDATA[
branch574:0  %a_4_load_15 = load i8* %a_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_15"/></StgValue>
</operation>

<operation id="789" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="8" op_0_bw="4">
<![CDATA[
branch573:0  %a_3_load_15 = load i8* %a_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_15"/></StgValue>
</operation>

<operation id="790" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="4">
<![CDATA[
branch572:0  %a_2_load_15 = load i8* %a_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_15"/></StgValue>
</operation>

<operation id="791" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="4">
<![CDATA[
branch579:0  %a_9_load_3 = load i8* %a_9_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="792" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="4">
<![CDATA[
branch578:0  %a_8_load_9 = load i8* %a_8_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_9"/></StgValue>
</operation>

<operation id="793" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0">
<![CDATA[
branch578:1  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="794" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="4">
<![CDATA[
branch577:0  %a_7_load_15 = load i8* %a_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_15"/></StgValue>
</operation>

<operation id="795" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0">
<![CDATA[
branch577:1  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="796" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="4">
<![CDATA[
branch576:0  %a_6_load_15 = load i8* %a_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_15"/></StgValue>
</operation>

<operation id="797" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0">
<![CDATA[
branch576:1  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="798" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="4">
<![CDATA[
branch575:0  %a_5_load_15 = load i8* %a_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_15"/></StgValue>
</operation>

<operation id="799" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0">
<![CDATA[
branch575:1  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="800" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="8" op_0_bw="4">
<![CDATA[
branch574:0  %a_4_load_15 = load i8* %a_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_15"/></StgValue>
</operation>

<operation id="801" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0">
<![CDATA[
branch574:1  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="802" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="8" op_0_bw="4">
<![CDATA[
branch573:0  %a_3_load_15 = load i8* %a_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_15"/></StgValue>
</operation>

<operation id="803" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
branch573:1  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="804" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="4">
<![CDATA[
branch572:0  %a_2_load_15 = load i8* %a_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_15"/></StgValue>
</operation>

<operation id="805" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0">
<![CDATA[
branch572:1  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="806" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="4">
<![CDATA[
branch579:0  %a_9_load_3 = load i8* %a_9_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_3"/></StgValue>
</operation>

<operation id="807" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0">
<![CDATA[
branch579:1  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="808" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_1_2_0_phi = phi i8 [ %a_2_load_15, %branch572 ], [ %a_3_load_15, %branch573 ], [ %a_4_load_15, %branch574 ], [ %a_5_load_15, %branch575 ], [ %a_6_load_15, %branch576 ], [ %a_7_load_15, %branch577 ], [ %a_8_load_9, %branch578 ], [ %a_9_load_3, %branch579 ]

]]></Node>
<StgValue><ssdm name="a_load_1_2_0_phi"/></StgValue>
</operation>

<operation id="809" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_1_2_3 = sext i8 %a_load_1_2_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_1_2_3"/></StgValue>
</operation>

<operation id="810" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_1_2 = mul i16 %tmp_1_2_3, %tmp_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_2"/></StgValue>
</operation>

<operation id="811" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch559 [
    i4 0, label %branch552
    i4 1, label %branch553
    i4 2, label %branch554
    i4 3, label %branch555
    i4 4, label %branch556
    i4 5, label %branch557
    i4 6, label %branch558
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="812" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="4">
<![CDATA[
branch558:0  %a_8_load_10 = load i8* %a_8_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_10"/></StgValue>
</operation>

<operation id="813" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="8" op_0_bw="4">
<![CDATA[
branch557:0  %a_7_load_16 = load i8* %a_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_16"/></StgValue>
</operation>

<operation id="814" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="4">
<![CDATA[
branch556:0  %a_6_load_16 = load i8* %a_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_16"/></StgValue>
</operation>

<operation id="815" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="8" op_0_bw="4">
<![CDATA[
branch555:0  %a_5_load_16 = load i8* %a_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_16"/></StgValue>
</operation>

<operation id="816" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="4">
<![CDATA[
branch554:0  %a_4_load_16 = load i8* %a_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_16"/></StgValue>
</operation>

<operation id="817" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="4">
<![CDATA[
branch553:0  %a_3_load_16 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_16"/></StgValue>
</operation>

<operation id="818" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="4">
<![CDATA[
branch552:0  %a_2_load_16 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_16"/></StgValue>
</operation>

<operation id="819" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="8" op_0_bw="4">
<![CDATA[
branch559:0  %a_9_load_4 = load i8* %a_9_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="820" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="4">
<![CDATA[
branch558:0  %a_8_load_10 = load i8* %a_8_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_10"/></StgValue>
</operation>

<operation id="821" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0">
<![CDATA[
branch558:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="822" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="8" op_0_bw="4">
<![CDATA[
branch557:0  %a_7_load_16 = load i8* %a_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_16"/></StgValue>
</operation>

<operation id="823" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0">
<![CDATA[
branch557:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="824" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="4">
<![CDATA[
branch556:0  %a_6_load_16 = load i8* %a_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_16"/></StgValue>
</operation>

<operation id="825" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0">
<![CDATA[
branch556:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="826" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="8" op_0_bw="4">
<![CDATA[
branch555:0  %a_5_load_16 = load i8* %a_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_16"/></StgValue>
</operation>

<operation id="827" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0">
<![CDATA[
branch555:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="828" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="4">
<![CDATA[
branch554:0  %a_4_load_16 = load i8* %a_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_16"/></StgValue>
</operation>

<operation id="829" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0">
<![CDATA[
branch554:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="830" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="4">
<![CDATA[
branch553:0  %a_3_load_16 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_16"/></StgValue>
</operation>

<operation id="831" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0">
<![CDATA[
branch553:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="832" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="4">
<![CDATA[
branch552:0  %a_2_load_16 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_16"/></StgValue>
</operation>

<operation id="833" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0">
<![CDATA[
branch552:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="834" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="8" op_0_bw="4">
<![CDATA[
branch559:0  %a_9_load_4 = load i8* %a_9_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_4"/></StgValue>
</operation>

<operation id="835" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0">
<![CDATA[
branch559:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="836" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_1_2_1_phi = phi i8 [ %a_2_load_16, %branch552 ], [ %a_3_load_16, %branch553 ], [ %a_4_load_16, %branch554 ], [ %a_5_load_16, %branch555 ], [ %a_6_load_16, %branch556 ], [ %a_7_load_16, %branch557 ], [ %a_8_load_10, %branch558 ], [ %a_9_load_4, %branch559 ]

]]></Node>
<StgValue><ssdm name="a_load_1_2_1_phi"/></StgValue>
</operation>

<operation id="837" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_1_2_1 = sext i8 %a_load_1_2_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>

<operation id="838" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_1_2_1 = mul i16 %tmp_1_2_1, %tmp_3_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_2_1"/></StgValue>
</operation>

<operation id="839" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch479 [
    i4 0, label %branch472
    i4 1, label %branch473
    i4 2, label %branch474
    i4 3, label %branch475
    i4 4, label %branch476
    i4 5, label %branch477
    i4 6, label %branch478
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="840" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="4">
<![CDATA[
branch478:0  %a_8_load_11 = load i8* %a_8_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_11"/></StgValue>
</operation>

<operation id="841" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="8" op_0_bw="4">
<![CDATA[
branch477:0  %a_7_load_17 = load i8* %a_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_17"/></StgValue>
</operation>

<operation id="842" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="8" op_0_bw="4">
<![CDATA[
branch476:0  %a_6_load_17 = load i8* %a_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_17"/></StgValue>
</operation>

<operation id="843" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="8" op_0_bw="4">
<![CDATA[
branch475:0  %a_5_load_17 = load i8* %a_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_17"/></StgValue>
</operation>

<operation id="844" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="8" op_0_bw="4">
<![CDATA[
branch474:0  %a_4_load_17 = load i8* %a_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_17"/></StgValue>
</operation>

<operation id="845" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="4">
<![CDATA[
branch473:0  %a_3_load_17 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_17"/></StgValue>
</operation>

<operation id="846" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="8" op_0_bw="4">
<![CDATA[
branch472:0  %a_2_load_17 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_17"/></StgValue>
</operation>

<operation id="847" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="4">
<![CDATA[
branch479:0  %a_9_load_5 = load i8* %a_9_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_5"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="848" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="4">
<![CDATA[
branch478:0  %a_8_load_11 = load i8* %a_8_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_11"/></StgValue>
</operation>

<operation id="849" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0">
<![CDATA[
branch478:1  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="850" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="8" op_0_bw="4">
<![CDATA[
branch477:0  %a_7_load_17 = load i8* %a_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_17"/></StgValue>
</operation>

<operation id="851" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0">
<![CDATA[
branch477:1  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="852" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="8" op_0_bw="4">
<![CDATA[
branch476:0  %a_6_load_17 = load i8* %a_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_17"/></StgValue>
</operation>

<operation id="853" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0">
<![CDATA[
branch476:1  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="854" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="8" op_0_bw="4">
<![CDATA[
branch475:0  %a_5_load_17 = load i8* %a_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_17"/></StgValue>
</operation>

<operation id="855" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0">
<![CDATA[
branch475:1  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="856" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="8" op_0_bw="4">
<![CDATA[
branch474:0  %a_4_load_17 = load i8* %a_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_17"/></StgValue>
</operation>

<operation id="857" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0">
<![CDATA[
branch474:1  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="858" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="4">
<![CDATA[
branch473:0  %a_3_load_17 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_17"/></StgValue>
</operation>

<operation id="859" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0">
<![CDATA[
branch473:1  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="860" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="8" op_0_bw="4">
<![CDATA[
branch472:0  %a_2_load_17 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_17"/></StgValue>
</operation>

<operation id="861" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0">
<![CDATA[
branch472:1  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="862" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="4">
<![CDATA[
branch479:0  %a_9_load_5 = load i8* %a_9_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_5"/></StgValue>
</operation>

<operation id="863" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="0">
<![CDATA[
branch479:1  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="864" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_1_2_2_phi = phi i8 [ %a_2_load_17, %branch472 ], [ %a_3_load_17, %branch473 ], [ %a_4_load_17, %branch474 ], [ %a_5_load_17, %branch475 ], [ %a_6_load_17, %branch476 ], [ %a_7_load_17, %branch477 ], [ %a_8_load_11, %branch478 ], [ %a_9_load_5, %branch479 ]

]]></Node>
<StgValue><ssdm name="a_load_1_2_2_phi"/></StgValue>
</operation>

<operation id="865" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_1_2_2 = sext i8 %a_load_1_2_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>

<operation id="866" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_1_2_2 = mul i16 %tmp_1_2_2, %tmp_3_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_2_2"/></StgValue>
</operation>

<operation id="867" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp3 = add i16 %tmp_7_1_2, %tmp_7_1_2_1

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="868" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp4 = add i16 %tmp_7_1_1_2, %tmp_7_1_1_1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="869" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp11 = add i16 %tmp_7_1_0_2, %tmp_7_1_2_2

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="870" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp12 = add i16 %tmp11, %tmp_7_1_1

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="871" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp5 = add i16 %tmp4, %tmp3

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="872" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %tmp10 = add i16 %tmp_7_1_0_1, %tmp_7_1

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="873" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp13 = add i16 %tmp12, %tmp10

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="874" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %sum_2_1_2_2 = add i16 %tmp13, %tmp5

]]></Node>
<StgValue><ssdm name="sum_2_1_2_2"/></StgValue>
</operation>

<operation id="875" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
:11  switch i3 %tmp_1, label %branch55236 [
    i3 0, label %branch48229
    i3 1, label %branch49230
    i3 2, label %branch50231
    i3 3, label %branch51232
    i3 -4, label %branch52233
    i3 -3, label %branch53234
    i3 -2, label %branch54235
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="876" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch54235:0  store i16 %sum_2_1_2_2, i16* %res_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="877" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0">
<![CDATA[
branch54235:1  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="878" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch53234:0  store i16 %sum_2_1_2_2, i16* %res_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="879" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="0">
<![CDATA[
branch53234:1  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="880" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch52233:0  store i16 %sum_2_1_2_2, i16* %res_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="881" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0">
<![CDATA[
branch52233:1  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="882" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch51232:0  store i16 %sum_2_1_2_2, i16* %res_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="883" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0">
<![CDATA[
branch51232:1  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="884" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch50231:0  store i16 %sum_2_1_2_2, i16* %res_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="885" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0">
<![CDATA[
branch50231:1  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="886" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch49230:0  store i16 %sum_2_1_2_2, i16* %res_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="887" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0">
<![CDATA[
branch49230:1  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="888" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch48229:0  store i16 %sum_2_1_2_2, i16* %res_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="889" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0">
<![CDATA[
branch48229:1  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="890" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch55236:0  store i16 %sum_2_1_2_2, i16* %res_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="891" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0">
<![CDATA[
branch55236:1  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="892" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 %i, label %branch667 [
    i4 0, label %branch660
    i4 1, label %branch661
    i4 2, label %branch662
    i4 3, label %branch663
    i4 4, label %branch664
    i4 5, label %branch665
    i4 6, label %branch666
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="893" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="8" op_0_bw="4">
<![CDATA[
branch666:0  %a_6_load_18 = load i8* %a_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_18"/></StgValue>
</operation>

<operation id="894" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="8" op_0_bw="4">
<![CDATA[
branch665:0  %a_5_load_18 = load i8* %a_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_18"/></StgValue>
</operation>

<operation id="895" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="8" op_0_bw="4">
<![CDATA[
branch664:0  %a_4_load_18 = load i8* %a_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_18"/></StgValue>
</operation>

<operation id="896" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="4">
<![CDATA[
branch663:0  %a_3_load_18 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_18"/></StgValue>
</operation>

<operation id="897" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="4">
<![CDATA[
branch662:0  %a_2_load_18 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_18"/></StgValue>
</operation>

<operation id="898" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="8" op_0_bw="4">
<![CDATA[
branch661:0  %a_1_load_12 = load i8* %a_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_12"/></StgValue>
</operation>

<operation id="899" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="8" op_0_bw="4">
<![CDATA[
branch660:0  %a_0_load_6 = load i8* %a_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_6"/></StgValue>
</operation>

<operation id="900" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="8" op_0_bw="4">
<![CDATA[
branch667:0  %a_7_load_18 = load i8* %a_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_18"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="901" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="8" op_0_bw="4">
<![CDATA[
branch666:0  %a_6_load_18 = load i8* %a_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_18"/></StgValue>
</operation>

<operation id="902" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0">
<![CDATA[
branch666:1  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="903" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="8" op_0_bw="4">
<![CDATA[
branch665:0  %a_5_load_18 = load i8* %a_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_18"/></StgValue>
</operation>

<operation id="904" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0">
<![CDATA[
branch665:1  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="905" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="8" op_0_bw="4">
<![CDATA[
branch664:0  %a_4_load_18 = load i8* %a_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_18"/></StgValue>
</operation>

<operation id="906" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0">
<![CDATA[
branch664:1  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="907" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="4">
<![CDATA[
branch663:0  %a_3_load_18 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_18"/></StgValue>
</operation>

<operation id="908" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0">
<![CDATA[
branch663:1  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="909" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="4">
<![CDATA[
branch662:0  %a_2_load_18 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_18"/></StgValue>
</operation>

<operation id="910" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0">
<![CDATA[
branch662:1  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="911" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="8" op_0_bw="4">
<![CDATA[
branch661:0  %a_1_load_12 = load i8* %a_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_12"/></StgValue>
</operation>

<operation id="912" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0">
<![CDATA[
branch661:1  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="913" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="8" op_0_bw="4">
<![CDATA[
branch660:0  %a_0_load_6 = load i8* %a_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_6"/></StgValue>
</operation>

<operation id="914" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0">
<![CDATA[
branch660:1  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="915" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="8" op_0_bw="4">
<![CDATA[
branch667:0  %a_7_load_18 = load i8* %a_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_18"/></StgValue>
</operation>

<operation id="916" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0">
<![CDATA[
branch667:1  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="917" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_2_0_0_phi = phi i8 [ %a_0_load_6, %branch660 ], [ %a_1_load_12, %branch661 ], [ %a_2_load_18, %branch662 ], [ %a_3_load_18, %branch663 ], [ %a_4_load_18, %branch664 ], [ %a_5_load_18, %branch665 ], [ %a_6_load_18, %branch666 ], [ %a_7_load_18, %branch667 ]

]]></Node>
<StgValue><ssdm name="a_load_2_0_0_phi"/></StgValue>
</operation>

<operation id="918" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_2 = sext i8 %a_load_2_0_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="919" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_2 = mul i16 %tmp_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="920" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch527 [
    i4 0, label %branch520
    i4 1, label %branch521
    i4 2, label %branch522
    i4 3, label %branch523
    i4 4, label %branch524
    i4 5, label %branch525
    i4 6, label %branch526
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="921" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="4">
<![CDATA[
branch526:0  %a_6_load_19 = load i8* %a_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_19"/></StgValue>
</operation>

<operation id="922" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="4">
<![CDATA[
branch525:0  %a_5_load_19 = load i8* %a_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_19"/></StgValue>
</operation>

<operation id="923" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="4">
<![CDATA[
branch524:0  %a_4_load_19 = load i8* %a_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_19"/></StgValue>
</operation>

<operation id="924" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="4">
<![CDATA[
branch523:0  %a_3_load_19 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_19"/></StgValue>
</operation>

<operation id="925" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="4">
<![CDATA[
branch522:0  %a_2_load_19 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_19"/></StgValue>
</operation>

<operation id="926" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="4">
<![CDATA[
branch521:0  %a_1_load_13 = load i8* %a_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_13"/></StgValue>
</operation>

<operation id="927" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="4">
<![CDATA[
branch520:0  %a_0_load_7 = load i8* %a_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_7"/></StgValue>
</operation>

<operation id="928" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="8" op_0_bw="4">
<![CDATA[
branch527:0  %a_7_load_19 = load i8* %a_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_19"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="929" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="4">
<![CDATA[
branch526:0  %a_6_load_19 = load i8* %a_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_19"/></StgValue>
</operation>

<operation id="930" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0">
<![CDATA[
branch526:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="931" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="4">
<![CDATA[
branch525:0  %a_5_load_19 = load i8* %a_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_19"/></StgValue>
</operation>

<operation id="932" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0">
<![CDATA[
branch525:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="933" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="4">
<![CDATA[
branch524:0  %a_4_load_19 = load i8* %a_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_19"/></StgValue>
</operation>

<operation id="934" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0">
<![CDATA[
branch524:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="935" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="4">
<![CDATA[
branch523:0  %a_3_load_19 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_19"/></StgValue>
</operation>

<operation id="936" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0">
<![CDATA[
branch523:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="937" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="4">
<![CDATA[
branch522:0  %a_2_load_19 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_19"/></StgValue>
</operation>

<operation id="938" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0">
<![CDATA[
branch522:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="939" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="4">
<![CDATA[
branch521:0  %a_1_load_13 = load i8* %a_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_13"/></StgValue>
</operation>

<operation id="940" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0">
<![CDATA[
branch521:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="941" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="4">
<![CDATA[
branch520:0  %a_0_load_7 = load i8* %a_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_7"/></StgValue>
</operation>

<operation id="942" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0">
<![CDATA[
branch520:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="943" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="8" op_0_bw="4">
<![CDATA[
branch527:0  %a_7_load_19 = load i8* %a_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_19"/></StgValue>
</operation>

<operation id="944" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0">
<![CDATA[
branch527:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="945" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_2_0_1_phi = phi i8 [ %a_0_load_7, %branch520 ], [ %a_1_load_13, %branch521 ], [ %a_2_load_19, %branch522 ], [ %a_3_load_19, %branch523 ], [ %a_4_load_19, %branch524 ], [ %a_5_load_19, %branch525 ], [ %a_6_load_19, %branch526 ], [ %a_7_load_19, %branch527 ]

]]></Node>
<StgValue><ssdm name="a_load_2_0_1_phi"/></StgValue>
</operation>

<operation id="946" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_2_0_1 = sext i8 %a_load_2_0_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_2_0_1"/></StgValue>
</operation>

<operation id="947" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_2_0_1 = mul i16 %tmp_2_0_1, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_0_1"/></StgValue>
</operation>

<operation id="948" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch447 [
    i4 0, label %branch440
    i4 1, label %branch441
    i4 2, label %branch442
    i4 3, label %branch443
    i4 4, label %branch444
    i4 5, label %branch445
    i4 6, label %branch446
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="949" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="8" op_0_bw="4">
<![CDATA[
branch446:0  %a_6_load_20 = load i8* %a_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_20"/></StgValue>
</operation>

<operation id="950" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="4">
<![CDATA[
branch445:0  %a_5_load_20 = load i8* %a_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_20"/></StgValue>
</operation>

<operation id="951" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="4">
<![CDATA[
branch444:0  %a_4_load_20 = load i8* %a_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_20"/></StgValue>
</operation>

<operation id="952" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="4">
<![CDATA[
branch443:0  %a_3_load_20 = load i8* %a_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_20"/></StgValue>
</operation>

<operation id="953" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="4">
<![CDATA[
branch442:0  %a_2_load_20 = load i8* %a_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_20"/></StgValue>
</operation>

<operation id="954" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="8" op_0_bw="4">
<![CDATA[
branch441:0  %a_1_load_14 = load i8* %a_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_14"/></StgValue>
</operation>

<operation id="955" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="4">
<![CDATA[
branch440:0  %a_0_load_8 = load i8* %a_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_8"/></StgValue>
</operation>

<operation id="956" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="8" op_0_bw="4">
<![CDATA[
branch447:0  %a_7_load_20 = load i8* %a_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_20"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="957" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="8" op_0_bw="4">
<![CDATA[
branch446:0  %a_6_load_20 = load i8* %a_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_20"/></StgValue>
</operation>

<operation id="958" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0">
<![CDATA[
branch446:1  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="959" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="4">
<![CDATA[
branch445:0  %a_5_load_20 = load i8* %a_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_20"/></StgValue>
</operation>

<operation id="960" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0">
<![CDATA[
branch445:1  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="961" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="4">
<![CDATA[
branch444:0  %a_4_load_20 = load i8* %a_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_20"/></StgValue>
</operation>

<operation id="962" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0">
<![CDATA[
branch444:1  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="963" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="4">
<![CDATA[
branch443:0  %a_3_load_20 = load i8* %a_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_20"/></StgValue>
</operation>

<operation id="964" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0">
<![CDATA[
branch443:1  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="965" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="4">
<![CDATA[
branch442:0  %a_2_load_20 = load i8* %a_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_20"/></StgValue>
</operation>

<operation id="966" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0">
<![CDATA[
branch442:1  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="967" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="8" op_0_bw="4">
<![CDATA[
branch441:0  %a_1_load_14 = load i8* %a_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_14"/></StgValue>
</operation>

<operation id="968" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0">
<![CDATA[
branch441:1  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="969" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="4">
<![CDATA[
branch440:0  %a_0_load_8 = load i8* %a_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_8"/></StgValue>
</operation>

<operation id="970" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="0">
<![CDATA[
branch440:1  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="971" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="8" op_0_bw="4">
<![CDATA[
branch447:0  %a_7_load_20 = load i8* %a_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_20"/></StgValue>
</operation>

<operation id="972" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0">
<![CDATA[
branch447:1  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="973" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_2_0_2_phi = phi i8 [ %a_0_load_8, %branch440 ], [ %a_1_load_14, %branch441 ], [ %a_2_load_20, %branch442 ], [ %a_3_load_20, %branch443 ], [ %a_4_load_20, %branch444 ], [ %a_5_load_20, %branch445 ], [ %a_6_load_20, %branch446 ], [ %a_7_load_20, %branch447 ]

]]></Node>
<StgValue><ssdm name="a_load_2_0_2_phi"/></StgValue>
</operation>

<operation id="974" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_2_0_2 = sext i8 %a_load_2_0_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_2_0_2"/></StgValue>
</operation>

<operation id="975" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_2_0_2 = mul i16 %tmp_2_0_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_0_2"/></StgValue>
</operation>

<operation id="976" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch608 [
    i4 0, label %branch601
    i4 1, label %branch602
    i4 2, label %branch603
    i4 3, label %branch604
    i4 4, label %branch605
    i4 5, label %branch606
    i4 6, label %branch607
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="977" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="4">
<![CDATA[
branch607:0  %a_7_load_21 = load i8* %a_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_21"/></StgValue>
</operation>

<operation id="978" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="4">
<![CDATA[
branch606:0  %a_6_load_21 = load i8* %a_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_21"/></StgValue>
</operation>

<operation id="979" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="8" op_0_bw="4">
<![CDATA[
branch605:0  %a_5_load_21 = load i8* %a_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_21"/></StgValue>
</operation>

<operation id="980" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="8" op_0_bw="4">
<![CDATA[
branch604:0  %a_4_load_21 = load i8* %a_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_21"/></StgValue>
</operation>

<operation id="981" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="8" op_0_bw="4">
<![CDATA[
branch603:0  %a_3_load_21 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_21"/></StgValue>
</operation>

<operation id="982" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="8" op_0_bw="4">
<![CDATA[
branch602:0  %a_2_load_21 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_21"/></StgValue>
</operation>

<operation id="983" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="4">
<![CDATA[
branch601:0  %a_1_load_15 = load i8* %a_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_15"/></StgValue>
</operation>

<operation id="984" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="8" op_0_bw="4">
<![CDATA[
branch608:0  %a_8_load_12 = load i8* %a_8_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_12"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="985" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="4">
<![CDATA[
branch607:0  %a_7_load_21 = load i8* %a_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_21"/></StgValue>
</operation>

<operation id="986" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="0">
<![CDATA[
branch607:1  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="987" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="4">
<![CDATA[
branch606:0  %a_6_load_21 = load i8* %a_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_21"/></StgValue>
</operation>

<operation id="988" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="0">
<![CDATA[
branch606:1  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="989" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="8" op_0_bw="4">
<![CDATA[
branch605:0  %a_5_load_21 = load i8* %a_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_21"/></StgValue>
</operation>

<operation id="990" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0">
<![CDATA[
branch605:1  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="991" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="8" op_0_bw="4">
<![CDATA[
branch604:0  %a_4_load_21 = load i8* %a_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_21"/></StgValue>
</operation>

<operation id="992" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="0">
<![CDATA[
branch604:1  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="993" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="8" op_0_bw="4">
<![CDATA[
branch603:0  %a_3_load_21 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_21"/></StgValue>
</operation>

<operation id="994" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0">
<![CDATA[
branch603:1  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="995" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="8" op_0_bw="4">
<![CDATA[
branch602:0  %a_2_load_21 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_21"/></StgValue>
</operation>

<operation id="996" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="0">
<![CDATA[
branch602:1  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="997" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="4">
<![CDATA[
branch601:0  %a_1_load_15 = load i8* %a_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_15"/></StgValue>
</operation>

<operation id="998" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="0">
<![CDATA[
branch601:1  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="999" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="8" op_0_bw="4">
<![CDATA[
branch608:0  %a_8_load_12 = load i8* %a_8_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_12"/></StgValue>
</operation>

<operation id="1000" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="0">
<![CDATA[
branch608:1  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1001" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_2_1_0_phi = phi i8 [ %a_1_load_15, %branch601 ], [ %a_2_load_21, %branch602 ], [ %a_3_load_21, %branch603 ], [ %a_4_load_21, %branch604 ], [ %a_5_load_21, %branch605 ], [ %a_6_load_21, %branch606 ], [ %a_7_load_21, %branch607 ], [ %a_8_load_12, %branch608 ]

]]></Node>
<StgValue><ssdm name="a_load_2_1_0_phi"/></StgValue>
</operation>

<operation id="1002" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_2_1 = sext i8 %a_load_2_1_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="1003" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_2_1 = mul i16 %tmp_2_1, %tmp_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_1"/></StgValue>
</operation>

<operation id="1004" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch498 [
    i4 0, label %branch491
    i4 1, label %branch492
    i4 2, label %branch493
    i4 3, label %branch494
    i4 4, label %branch495
    i4 5, label %branch496
    i4 6, label %branch497
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1005" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="4">
<![CDATA[
branch497:0  %a_7_load_22 = load i8* %a_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_22"/></StgValue>
</operation>

<operation id="1006" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="4">
<![CDATA[
branch496:0  %a_6_load_22 = load i8* %a_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_22"/></StgValue>
</operation>

<operation id="1007" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="8" op_0_bw="4">
<![CDATA[
branch495:0  %a_5_load_22 = load i8* %a_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_22"/></StgValue>
</operation>

<operation id="1008" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="8" op_0_bw="4">
<![CDATA[
branch494:0  %a_4_load_22 = load i8* %a_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_22"/></StgValue>
</operation>

<operation id="1009" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="8" op_0_bw="4">
<![CDATA[
branch493:0  %a_3_load_22 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_22"/></StgValue>
</operation>

<operation id="1010" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="8" op_0_bw="4">
<![CDATA[
branch492:0  %a_2_load_22 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_22"/></StgValue>
</operation>

<operation id="1011" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="8" op_0_bw="4">
<![CDATA[
branch491:0  %a_1_load_16 = load i8* %a_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_16"/></StgValue>
</operation>

<operation id="1012" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="8" op_0_bw="4">
<![CDATA[
branch498:0  %a_8_load_13 = load i8* %a_8_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_13"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1013" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="4">
<![CDATA[
branch497:0  %a_7_load_22 = load i8* %a_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_22"/></StgValue>
</operation>

<operation id="1014" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="0">
<![CDATA[
branch497:1  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1015" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="4">
<![CDATA[
branch496:0  %a_6_load_22 = load i8* %a_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_22"/></StgValue>
</operation>

<operation id="1016" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="0">
<![CDATA[
branch496:1  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1017" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="8" op_0_bw="4">
<![CDATA[
branch495:0  %a_5_load_22 = load i8* %a_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_22"/></StgValue>
</operation>

<operation id="1018" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0">
<![CDATA[
branch495:1  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1019" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="8" op_0_bw="4">
<![CDATA[
branch494:0  %a_4_load_22 = load i8* %a_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_22"/></StgValue>
</operation>

<operation id="1020" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="0">
<![CDATA[
branch494:1  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1021" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="8" op_0_bw="4">
<![CDATA[
branch493:0  %a_3_load_22 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_22"/></StgValue>
</operation>

<operation id="1022" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0">
<![CDATA[
branch493:1  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1023" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="8" op_0_bw="4">
<![CDATA[
branch492:0  %a_2_load_22 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_22"/></StgValue>
</operation>

<operation id="1024" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="0">
<![CDATA[
branch492:1  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1025" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="8" op_0_bw="4">
<![CDATA[
branch491:0  %a_1_load_16 = load i8* %a_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_16"/></StgValue>
</operation>

<operation id="1026" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0">
<![CDATA[
branch491:1  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1027" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="8" op_0_bw="4">
<![CDATA[
branch498:0  %a_8_load_13 = load i8* %a_8_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_13"/></StgValue>
</operation>

<operation id="1028" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0">
<![CDATA[
branch498:1  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1029" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_2_1_1_phi = phi i8 [ %a_1_load_16, %branch491 ], [ %a_2_load_22, %branch492 ], [ %a_3_load_22, %branch493 ], [ %a_4_load_22, %branch494 ], [ %a_5_load_22, %branch495 ], [ %a_6_load_22, %branch496 ], [ %a_7_load_22, %branch497 ], [ %a_8_load_13, %branch498 ]

]]></Node>
<StgValue><ssdm name="a_load_2_1_1_phi"/></StgValue>
</operation>

<operation id="1030" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_2_1_1 = sext i8 %a_load_2_1_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_2_1_1"/></StgValue>
</operation>

<operation id="1031" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_2_1_1 = mul i16 %tmp_2_1_1, %tmp_3_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_1_1"/></StgValue>
</operation>

<operation id="1032" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch418 [
    i4 0, label %branch411
    i4 1, label %branch412
    i4 2, label %branch413
    i4 3, label %branch414
    i4 4, label %branch415
    i4 5, label %branch416
    i4 6, label %branch417
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1033" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="8" op_0_bw="4">
<![CDATA[
branch417:0  %a_7_load_23 = load i8* %a_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_23"/></StgValue>
</operation>

<operation id="1034" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="8" op_0_bw="4">
<![CDATA[
branch416:0  %a_6_load_23 = load i8* %a_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_23"/></StgValue>
</operation>

<operation id="1035" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="8" op_0_bw="4">
<![CDATA[
branch415:0  %a_5_load_23 = load i8* %a_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_23"/></StgValue>
</operation>

<operation id="1036" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="8" op_0_bw="4">
<![CDATA[
branch414:0  %a_4_load_23 = load i8* %a_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_23"/></StgValue>
</operation>

<operation id="1037" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="8" op_0_bw="4">
<![CDATA[
branch413:0  %a_3_load_23 = load i8* %a_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_23"/></StgValue>
</operation>

<operation id="1038" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="8" op_0_bw="4">
<![CDATA[
branch412:0  %a_2_load_23 = load i8* %a_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_23"/></StgValue>
</operation>

<operation id="1039" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="8" op_0_bw="4">
<![CDATA[
branch411:0  %a_1_load_17 = load i8* %a_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_17"/></StgValue>
</operation>

<operation id="1040" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="8" op_0_bw="4">
<![CDATA[
branch418:0  %a_8_load_14 = load i8* %a_8_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_14"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1041" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="8" op_0_bw="4">
<![CDATA[
branch417:0  %a_7_load_23 = load i8* %a_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_23"/></StgValue>
</operation>

<operation id="1042" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="0">
<![CDATA[
branch417:1  br label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1043" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="8" op_0_bw="4">
<![CDATA[
branch416:0  %a_6_load_23 = load i8* %a_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_23"/></StgValue>
</operation>

<operation id="1044" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="0">
<![CDATA[
branch416:1  br label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1045" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="8" op_0_bw="4">
<![CDATA[
branch415:0  %a_5_load_23 = load i8* %a_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_23"/></StgValue>
</operation>

<operation id="1046" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0">
<![CDATA[
branch415:1  br label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1047" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="8" op_0_bw="4">
<![CDATA[
branch414:0  %a_4_load_23 = load i8* %a_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_23"/></StgValue>
</operation>

<operation id="1048" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0">
<![CDATA[
branch414:1  br label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1049" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="8" op_0_bw="4">
<![CDATA[
branch413:0  %a_3_load_23 = load i8* %a_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_23"/></StgValue>
</operation>

<operation id="1050" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0">
<![CDATA[
branch413:1  br label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1051" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="8" op_0_bw="4">
<![CDATA[
branch412:0  %a_2_load_23 = load i8* %a_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_23"/></StgValue>
</operation>

<operation id="1052" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="0">
<![CDATA[
branch412:1  br label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1053" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="8" op_0_bw="4">
<![CDATA[
branch411:0  %a_1_load_17 = load i8* %a_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_17"/></StgValue>
</operation>

<operation id="1054" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="0">
<![CDATA[
branch411:1  br label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1055" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="8" op_0_bw="4">
<![CDATA[
branch418:0  %a_8_load_14 = load i8* %a_8_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_14"/></StgValue>
</operation>

<operation id="1056" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0">
<![CDATA[
branch418:1  br label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1057" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_2_1_2_phi = phi i8 [ %a_1_load_17, %branch411 ], [ %a_2_load_23, %branch412 ], [ %a_3_load_23, %branch413 ], [ %a_4_load_23, %branch414 ], [ %a_5_load_23, %branch415 ], [ %a_6_load_23, %branch416 ], [ %a_7_load_23, %branch417 ], [ %a_8_load_14, %branch418 ]

]]></Node>
<StgValue><ssdm name="a_load_2_1_2_phi"/></StgValue>
</operation>

<operation id="1058" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_2_1_2 = sext i8 %a_load_2_1_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_2_1_2"/></StgValue>
</operation>

<operation id="1059" st_id="40" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_2_1_2 = mul i16 %tmp_2_1_2, %tmp_3_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_1_2"/></StgValue>
</operation>

<operation id="1060" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch549 [
    i4 0, label %branch542
    i4 1, label %branch543
    i4 2, label %branch544
    i4 3, label %branch545
    i4 4, label %branch546
    i4 5, label %branch547
    i4 6, label %branch548
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1061" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="8" op_0_bw="4">
<![CDATA[
branch548:0  %a_8_load_15 = load i8* %a_8_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_15"/></StgValue>
</operation>

<operation id="1062" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="8" op_0_bw="4">
<![CDATA[
branch547:0  %a_7_load_24 = load i8* %a_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_24"/></StgValue>
</operation>

<operation id="1063" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="8" op_0_bw="4">
<![CDATA[
branch546:0  %a_6_load_24 = load i8* %a_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_24"/></StgValue>
</operation>

<operation id="1064" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="8" op_0_bw="4">
<![CDATA[
branch545:0  %a_5_load_24 = load i8* %a_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_24"/></StgValue>
</operation>

<operation id="1065" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="8" op_0_bw="4">
<![CDATA[
branch544:0  %a_4_load_24 = load i8* %a_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_24"/></StgValue>
</operation>

<operation id="1066" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="8" op_0_bw="4">
<![CDATA[
branch543:0  %a_3_load_24 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_24"/></StgValue>
</operation>

<operation id="1067" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="8" op_0_bw="4">
<![CDATA[
branch542:0  %a_2_load_24 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_24"/></StgValue>
</operation>

<operation id="1068" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="8" op_0_bw="4">
<![CDATA[
branch549:0  %a_9_load_6 = load i8* %a_9_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1069" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="8" op_0_bw="4">
<![CDATA[
branch548:0  %a_8_load_15 = load i8* %a_8_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_15"/></StgValue>
</operation>

<operation id="1070" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="0">
<![CDATA[
branch548:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1071" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="8" op_0_bw="4">
<![CDATA[
branch547:0  %a_7_load_24 = load i8* %a_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_24"/></StgValue>
</operation>

<operation id="1072" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="0">
<![CDATA[
branch547:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1073" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="8" op_0_bw="4">
<![CDATA[
branch546:0  %a_6_load_24 = load i8* %a_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_24"/></StgValue>
</operation>

<operation id="1074" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="0">
<![CDATA[
branch546:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1075" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="8" op_0_bw="4">
<![CDATA[
branch545:0  %a_5_load_24 = load i8* %a_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_24"/></StgValue>
</operation>

<operation id="1076" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="0">
<![CDATA[
branch545:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1077" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="8" op_0_bw="4">
<![CDATA[
branch544:0  %a_4_load_24 = load i8* %a_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_24"/></StgValue>
</operation>

<operation id="1078" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="0">
<![CDATA[
branch544:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1079" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="8" op_0_bw="4">
<![CDATA[
branch543:0  %a_3_load_24 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_24"/></StgValue>
</operation>

<operation id="1080" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="0">
<![CDATA[
branch543:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1081" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="8" op_0_bw="4">
<![CDATA[
branch542:0  %a_2_load_24 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_24"/></StgValue>
</operation>

<operation id="1082" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="0">
<![CDATA[
branch542:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1083" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="8" op_0_bw="4">
<![CDATA[
branch549:0  %a_9_load_6 = load i8* %a_9_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_6"/></StgValue>
</operation>

<operation id="1084" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="0">
<![CDATA[
branch549:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1085" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_2_2_0_phi = phi i8 [ %a_2_load_24, %branch542 ], [ %a_3_load_24, %branch543 ], [ %a_4_load_24, %branch544 ], [ %a_5_load_24, %branch545 ], [ %a_6_load_24, %branch546 ], [ %a_7_load_24, %branch547 ], [ %a_8_load_15, %branch548 ], [ %a_9_load_6, %branch549 ]

]]></Node>
<StgValue><ssdm name="a_load_2_2_0_phi"/></StgValue>
</operation>

<operation id="1086" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_2_2 = sext i8 %a_load_2_2_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="1087" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_2_2 = mul i16 %tmp_2_2, %tmp_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_2"/></StgValue>
</operation>

<operation id="1088" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch469 [
    i4 0, label %branch462
    i4 1, label %branch463
    i4 2, label %branch464
    i4 3, label %branch465
    i4 4, label %branch466
    i4 5, label %branch467
    i4 6, label %branch468
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1089" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="4">
<![CDATA[
branch468:0  %a_8_load_16 = load i8* %a_8_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_16"/></StgValue>
</operation>

<operation id="1090" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="8" op_0_bw="4">
<![CDATA[
branch467:0  %a_7_load_25 = load i8* %a_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_25"/></StgValue>
</operation>

<operation id="1091" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="4">
<![CDATA[
branch466:0  %a_6_load_25 = load i8* %a_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_25"/></StgValue>
</operation>

<operation id="1092" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="8" op_0_bw="4">
<![CDATA[
branch465:0  %a_5_load_25 = load i8* %a_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_25"/></StgValue>
</operation>

<operation id="1093" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="8" op_0_bw="4">
<![CDATA[
branch464:0  %a_4_load_25 = load i8* %a_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_25"/></StgValue>
</operation>

<operation id="1094" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="8" op_0_bw="4">
<![CDATA[
branch463:0  %a_3_load_25 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_25"/></StgValue>
</operation>

<operation id="1095" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="8" op_0_bw="4">
<![CDATA[
branch462:0  %a_2_load_25 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_25"/></StgValue>
</operation>

<operation id="1096" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="4">
<![CDATA[
branch469:0  %a_9_load_7 = load i8* %a_9_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_7"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1097" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="4">
<![CDATA[
branch468:0  %a_8_load_16 = load i8* %a_8_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_16"/></StgValue>
</operation>

<operation id="1098" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="0">
<![CDATA[
branch468:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1099" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="8" op_0_bw="4">
<![CDATA[
branch467:0  %a_7_load_25 = load i8* %a_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_25"/></StgValue>
</operation>

<operation id="1100" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="0">
<![CDATA[
branch467:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1101" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="4">
<![CDATA[
branch466:0  %a_6_load_25 = load i8* %a_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_25"/></StgValue>
</operation>

<operation id="1102" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0">
<![CDATA[
branch466:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1103" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="8" op_0_bw="4">
<![CDATA[
branch465:0  %a_5_load_25 = load i8* %a_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_25"/></StgValue>
</operation>

<operation id="1104" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0">
<![CDATA[
branch465:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1105" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="8" op_0_bw="4">
<![CDATA[
branch464:0  %a_4_load_25 = load i8* %a_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_25"/></StgValue>
</operation>

<operation id="1106" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="0">
<![CDATA[
branch464:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1107" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="8" op_0_bw="4">
<![CDATA[
branch463:0  %a_3_load_25 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_25"/></StgValue>
</operation>

<operation id="1108" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="0">
<![CDATA[
branch463:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1109" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="8" op_0_bw="4">
<![CDATA[
branch462:0  %a_2_load_25 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_25"/></StgValue>
</operation>

<operation id="1110" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0">
<![CDATA[
branch462:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1111" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="4">
<![CDATA[
branch469:0  %a_9_load_7 = load i8* %a_9_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_7"/></StgValue>
</operation>

<operation id="1112" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="0">
<![CDATA[
branch469:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1113" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_2_2_1_phi = phi i8 [ %a_2_load_25, %branch462 ], [ %a_3_load_25, %branch463 ], [ %a_4_load_25, %branch464 ], [ %a_5_load_25, %branch465 ], [ %a_6_load_25, %branch466 ], [ %a_7_load_25, %branch467 ], [ %a_8_load_16, %branch468 ], [ %a_9_load_7, %branch469 ]

]]></Node>
<StgValue><ssdm name="a_load_2_2_1_phi"/></StgValue>
</operation>

<operation id="1114" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_2_2_1 = sext i8 %a_load_2_2_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_2_2_1"/></StgValue>
</operation>

<operation id="1115" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_2_2_1 = mul i16 %tmp_2_2_1, %tmp_3_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_2_1"/></StgValue>
</operation>

<operation id="1116" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch389 [
    i4 0, label %branch382
    i4 1, label %branch383
    i4 2, label %branch384
    i4 3, label %branch385
    i4 4, label %branch386
    i4 5, label %branch387
    i4 6, label %branch388
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1117" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="4">
<![CDATA[
branch388:0  %a_8_load_17 = load i8* %a_8_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_17"/></StgValue>
</operation>

<operation id="1118" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="8" op_0_bw="4">
<![CDATA[
branch387:0  %a_7_load_26 = load i8* %a_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_26"/></StgValue>
</operation>

<operation id="1119" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="8" op_0_bw="4">
<![CDATA[
branch386:0  %a_6_load_26 = load i8* %a_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_26"/></StgValue>
</operation>

<operation id="1120" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="8" op_0_bw="4">
<![CDATA[
branch385:0  %a_5_load_26 = load i8* %a_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_26"/></StgValue>
</operation>

<operation id="1121" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="4">
<![CDATA[
branch384:0  %a_4_load_26 = load i8* %a_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_26"/></StgValue>
</operation>

<operation id="1122" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="8" op_0_bw="4">
<![CDATA[
branch383:0  %a_3_load_26 = load i8* %a_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_26"/></StgValue>
</operation>

<operation id="1123" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="8" op_0_bw="4">
<![CDATA[
branch382:0  %a_2_load_26 = load i8* %a_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_26"/></StgValue>
</operation>

<operation id="1124" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="8" op_0_bw="4">
<![CDATA[
branch389:0  %a_9_load_8 = load i8* %a_9_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_8"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1125" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="4">
<![CDATA[
branch388:0  %a_8_load_17 = load i8* %a_8_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_17"/></StgValue>
</operation>

<operation id="1126" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="0">
<![CDATA[
branch388:1  br label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1127" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="8" op_0_bw="4">
<![CDATA[
branch387:0  %a_7_load_26 = load i8* %a_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_26"/></StgValue>
</operation>

<operation id="1128" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="0">
<![CDATA[
branch387:1  br label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1129" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="8" op_0_bw="4">
<![CDATA[
branch386:0  %a_6_load_26 = load i8* %a_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_26"/></StgValue>
</operation>

<operation id="1130" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="0">
<![CDATA[
branch386:1  br label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1131" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="8" op_0_bw="4">
<![CDATA[
branch385:0  %a_5_load_26 = load i8* %a_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_26"/></StgValue>
</operation>

<operation id="1132" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="0">
<![CDATA[
branch385:1  br label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1133" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="4">
<![CDATA[
branch384:0  %a_4_load_26 = load i8* %a_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_26"/></StgValue>
</operation>

<operation id="1134" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="0">
<![CDATA[
branch384:1  br label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1135" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="8" op_0_bw="4">
<![CDATA[
branch383:0  %a_3_load_26 = load i8* %a_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_26"/></StgValue>
</operation>

<operation id="1136" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="0">
<![CDATA[
branch383:1  br label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1137" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="8" op_0_bw="4">
<![CDATA[
branch382:0  %a_2_load_26 = load i8* %a_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_26"/></StgValue>
</operation>

<operation id="1138" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="0">
<![CDATA[
branch382:1  br label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1139" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="8" op_0_bw="4">
<![CDATA[
branch389:0  %a_9_load_8 = load i8* %a_9_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_8"/></StgValue>
</operation>

<operation id="1140" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="0">
<![CDATA[
branch389:1  br label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1141" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_2_2_2_phi = phi i8 [ %a_2_load_26, %branch382 ], [ %a_3_load_26, %branch383 ], [ %a_4_load_26, %branch384 ], [ %a_5_load_26, %branch385 ], [ %a_6_load_26, %branch386 ], [ %a_7_load_26, %branch387 ], [ %a_8_load_17, %branch388 ], [ %a_9_load_8, %branch389 ]

]]></Node>
<StgValue><ssdm name="a_load_2_2_2_phi"/></StgValue>
</operation>

<operation id="1142" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_2_2_2 = sext i8 %a_load_2_2_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_2_2_2"/></StgValue>
</operation>

<operation id="1143" st_id="44" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_2_2_2 = mul i16 %tmp_2_2_2, %tmp_3_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_2_2"/></StgValue>
</operation>

<operation id="1144" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp14 = add i16 %tmp_7_2_2, %tmp_7_2_2_1

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="1145" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp15 = add i16 %tmp_7_2_1_2, %tmp_7_2_1_1

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="1146" st_id="44" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp18 = add i16 %tmp_7_2_0_2, %tmp_7_2_2_2

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="1147" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp19 = add i16 %tmp18, %tmp_7_2_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1148" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp16 = add i16 %tmp15, %tmp14

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="1149" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %tmp17 = add i16 %tmp_7_2_0_1, %tmp_7_2

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="1150" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp20 = add i16 %tmp19, %tmp17

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="1151" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %sum_2_2_2_2 = add i16 %tmp20, %tmp16

]]></Node>
<StgValue><ssdm name="sum_2_2_2_2"/></StgValue>
</operation>

<operation id="1152" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
:11  switch i3 %tmp_1, label %branch47219 [
    i3 0, label %branch40212
    i3 1, label %branch41213
    i3 2, label %branch42214
    i3 3, label %branch43215
    i3 -4, label %branch44216
    i3 -3, label %branch45217
    i3 -2, label %branch46218
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1153" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch46218:0  store i16 %sum_2_2_2_2, i16* %res_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1154" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="0">
<![CDATA[
branch46218:1  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1155" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch45217:0  store i16 %sum_2_2_2_2, i16* %res_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1156" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="0">
<![CDATA[
branch45217:1  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1157" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch44216:0  store i16 %sum_2_2_2_2, i16* %res_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1158" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="0">
<![CDATA[
branch44216:1  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1159" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch43215:0  store i16 %sum_2_2_2_2, i16* %res_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1160" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="0">
<![CDATA[
branch43215:1  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1161" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch42214:0  store i16 %sum_2_2_2_2, i16* %res_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1162" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="0">
<![CDATA[
branch42214:1  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1163" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch41213:0  store i16 %sum_2_2_2_2, i16* %res_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1164" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="0">
<![CDATA[
branch41213:1  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1165" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch40212:0  store i16 %sum_2_2_2_2, i16* %res_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1166" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="0">
<![CDATA[
branch40212:1  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1167" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch47219:0  store i16 %sum_2_2_2_2, i16* %res_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1168" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="0">
<![CDATA[
branch47219:1  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1169" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 %i, label %branch517 [
    i4 0, label %branch510
    i4 1, label %branch511
    i4 2, label %branch512
    i4 3, label %branch513
    i4 4, label %branch514
    i4 5, label %branch515
    i4 6, label %branch516
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1170" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="4">
<![CDATA[
branch516:0  %a_6_load_27 = load i8* %a_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_27"/></StgValue>
</operation>

<operation id="1171" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="8" op_0_bw="4">
<![CDATA[
branch515:0  %a_5_load_27 = load i8* %a_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_27"/></StgValue>
</operation>

<operation id="1172" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="8" op_0_bw="4">
<![CDATA[
branch514:0  %a_4_load_27 = load i8* %a_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_27"/></StgValue>
</operation>

<operation id="1173" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="8" op_0_bw="4">
<![CDATA[
branch513:0  %a_3_load_27 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_27"/></StgValue>
</operation>

<operation id="1174" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="8" op_0_bw="4">
<![CDATA[
branch512:0  %a_2_load_27 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_27"/></StgValue>
</operation>

<operation id="1175" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="8" op_0_bw="4">
<![CDATA[
branch511:0  %a_1_load_18 = load i8* %a_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_18"/></StgValue>
</operation>

<operation id="1176" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="8" op_0_bw="4">
<![CDATA[
branch510:0  %a_0_load_9 = load i8* %a_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_9"/></StgValue>
</operation>

<operation id="1177" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="8" op_0_bw="4">
<![CDATA[
branch517:0  %a_7_load_27 = load i8* %a_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_27"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1178" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="4">
<![CDATA[
branch516:0  %a_6_load_27 = load i8* %a_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_27"/></StgValue>
</operation>

<operation id="1179" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="0">
<![CDATA[
branch516:1  br label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1180" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="8" op_0_bw="4">
<![CDATA[
branch515:0  %a_5_load_27 = load i8* %a_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_27"/></StgValue>
</operation>

<operation id="1181" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="0">
<![CDATA[
branch515:1  br label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1182" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="8" op_0_bw="4">
<![CDATA[
branch514:0  %a_4_load_27 = load i8* %a_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_27"/></StgValue>
</operation>

<operation id="1183" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="0">
<![CDATA[
branch514:1  br label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1184" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="8" op_0_bw="4">
<![CDATA[
branch513:0  %a_3_load_27 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_27"/></StgValue>
</operation>

<operation id="1185" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="0">
<![CDATA[
branch513:1  br label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1186" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="8" op_0_bw="4">
<![CDATA[
branch512:0  %a_2_load_27 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_27"/></StgValue>
</operation>

<operation id="1187" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="0">
<![CDATA[
branch512:1  br label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1188" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="8" op_0_bw="4">
<![CDATA[
branch511:0  %a_1_load_18 = load i8* %a_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_18"/></StgValue>
</operation>

<operation id="1189" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="0">
<![CDATA[
branch511:1  br label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1190" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="8" op_0_bw="4">
<![CDATA[
branch510:0  %a_0_load_9 = load i8* %a_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_9"/></StgValue>
</operation>

<operation id="1191" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="0">
<![CDATA[
branch510:1  br label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1192" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="8" op_0_bw="4">
<![CDATA[
branch517:0  %a_7_load_27 = load i8* %a_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_27"/></StgValue>
</operation>

<operation id="1193" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="0">
<![CDATA[
branch517:1  br label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1194" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_3_0_0_phi = phi i8 [ %a_0_load_9, %branch510 ], [ %a_1_load_18, %branch511 ], [ %a_2_load_27, %branch512 ], [ %a_3_load_27, %branch513 ], [ %a_4_load_27, %branch514 ], [ %a_5_load_27, %branch515 ], [ %a_6_load_27, %branch516 ], [ %a_7_load_27, %branch517 ]

]]></Node>
<StgValue><ssdm name="a_load_3_0_0_phi"/></StgValue>
</operation>

<operation id="1195" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_3_4 = sext i8 %a_load_3_0_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="1196" st_id="47" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_3 = mul i16 %tmp_3_4, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="1197" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch437 [
    i4 0, label %branch430
    i4 1, label %branch431
    i4 2, label %branch432
    i4 3, label %branch433
    i4 4, label %branch434
    i4 5, label %branch435
    i4 6, label %branch436
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1198" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="8" op_0_bw="4">
<![CDATA[
branch436:0  %a_6_load_28 = load i8* %a_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_28"/></StgValue>
</operation>

<operation id="1199" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="8" op_0_bw="4">
<![CDATA[
branch435:0  %a_5_load_28 = load i8* %a_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_28"/></StgValue>
</operation>

<operation id="1200" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="8" op_0_bw="4">
<![CDATA[
branch434:0  %a_4_load_28 = load i8* %a_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_28"/></StgValue>
</operation>

<operation id="1201" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="8" op_0_bw="4">
<![CDATA[
branch433:0  %a_3_load_28 = load i8* %a_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_28"/></StgValue>
</operation>

<operation id="1202" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="8" op_0_bw="4">
<![CDATA[
branch432:0  %a_2_load_28 = load i8* %a_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_28"/></StgValue>
</operation>

<operation id="1203" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="8" op_0_bw="4">
<![CDATA[
branch431:0  %a_1_load_19 = load i8* %a_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_19"/></StgValue>
</operation>

<operation id="1204" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="4">
<![CDATA[
branch430:0  %a_0_load_10 = load i8* %a_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_10"/></StgValue>
</operation>

<operation id="1205" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="8" op_0_bw="4">
<![CDATA[
branch437:0  %a_7_load_28 = load i8* %a_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_28"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1206" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="8" op_0_bw="4">
<![CDATA[
branch436:0  %a_6_load_28 = load i8* %a_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_28"/></StgValue>
</operation>

<operation id="1207" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="0">
<![CDATA[
branch436:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1208" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="8" op_0_bw="4">
<![CDATA[
branch435:0  %a_5_load_28 = load i8* %a_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_28"/></StgValue>
</operation>

<operation id="1209" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="0">
<![CDATA[
branch435:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1210" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="8" op_0_bw="4">
<![CDATA[
branch434:0  %a_4_load_28 = load i8* %a_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_28"/></StgValue>
</operation>

<operation id="1211" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="0">
<![CDATA[
branch434:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1212" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="8" op_0_bw="4">
<![CDATA[
branch433:0  %a_3_load_28 = load i8* %a_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_28"/></StgValue>
</operation>

<operation id="1213" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="0">
<![CDATA[
branch433:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1214" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="8" op_0_bw="4">
<![CDATA[
branch432:0  %a_2_load_28 = load i8* %a_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_28"/></StgValue>
</operation>

<operation id="1215" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="0">
<![CDATA[
branch432:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1216" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="8" op_0_bw="4">
<![CDATA[
branch431:0  %a_1_load_19 = load i8* %a_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_19"/></StgValue>
</operation>

<operation id="1217" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="0">
<![CDATA[
branch431:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1218" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="4">
<![CDATA[
branch430:0  %a_0_load_10 = load i8* %a_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_10"/></StgValue>
</operation>

<operation id="1219" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="0">
<![CDATA[
branch430:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1220" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="8" op_0_bw="4">
<![CDATA[
branch437:0  %a_7_load_28 = load i8* %a_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_28"/></StgValue>
</operation>

<operation id="1221" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="0">
<![CDATA[
branch437:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1222" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_3_0_1_phi = phi i8 [ %a_0_load_10, %branch430 ], [ %a_1_load_19, %branch431 ], [ %a_2_load_28, %branch432 ], [ %a_3_load_28, %branch433 ], [ %a_4_load_28, %branch434 ], [ %a_5_load_28, %branch435 ], [ %a_6_load_28, %branch436 ], [ %a_7_load_28, %branch437 ]

]]></Node>
<StgValue><ssdm name="a_load_3_0_1_phi"/></StgValue>
</operation>

<operation id="1223" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_3_0_1_5 = sext i8 %a_load_3_0_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_1_5"/></StgValue>
</operation>

<operation id="1224" st_id="48" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_3_0_1 = mul i16 %tmp_3_0_1_5, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_0_1"/></StgValue>
</operation>

<operation id="1225" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch357 [
    i4 0, label %branch350
    i4 1, label %branch351
    i4 2, label %branch352
    i4 3, label %branch353
    i4 4, label %branch354
    i4 5, label %branch355
    i4 6, label %branch356
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1226" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="8" op_0_bw="4">
<![CDATA[
branch356:0  %a_6_load_29 = load i8* %a_6_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_29"/></StgValue>
</operation>

<operation id="1227" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="8" op_0_bw="4">
<![CDATA[
branch355:0  %a_5_load_29 = load i8* %a_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_29"/></StgValue>
</operation>

<operation id="1228" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="8" op_0_bw="4">
<![CDATA[
branch354:0  %a_4_load_29 = load i8* %a_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_29"/></StgValue>
</operation>

<operation id="1229" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="8" op_0_bw="4">
<![CDATA[
branch353:0  %a_3_load_29 = load i8* %a_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_29"/></StgValue>
</operation>

<operation id="1230" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="8" op_0_bw="4">
<![CDATA[
branch352:0  %a_2_load_29 = load i8* %a_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_29"/></StgValue>
</operation>

<operation id="1231" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="8" op_0_bw="4">
<![CDATA[
branch351:0  %a_1_load_20 = load i8* %a_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_20"/></StgValue>
</operation>

<operation id="1232" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="8" op_0_bw="4">
<![CDATA[
branch350:0  %a_0_load_11 = load i8* %a_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_11"/></StgValue>
</operation>

<operation id="1233" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="8" op_0_bw="4">
<![CDATA[
branch357:0  %a_7_load_29 = load i8* %a_7_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_29"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1234" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="8" op_0_bw="4">
<![CDATA[
branch356:0  %a_6_load_29 = load i8* %a_6_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_29"/></StgValue>
</operation>

<operation id="1235" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="0">
<![CDATA[
branch356:1  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1236" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="8" op_0_bw="4">
<![CDATA[
branch355:0  %a_5_load_29 = load i8* %a_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_29"/></StgValue>
</operation>

<operation id="1237" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="0">
<![CDATA[
branch355:1  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1238" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="8" op_0_bw="4">
<![CDATA[
branch354:0  %a_4_load_29 = load i8* %a_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_29"/></StgValue>
</operation>

<operation id="1239" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="0">
<![CDATA[
branch354:1  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1240" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="8" op_0_bw="4">
<![CDATA[
branch353:0  %a_3_load_29 = load i8* %a_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_29"/></StgValue>
</operation>

<operation id="1241" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="0">
<![CDATA[
branch353:1  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1242" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="8" op_0_bw="4">
<![CDATA[
branch352:0  %a_2_load_29 = load i8* %a_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_29"/></StgValue>
</operation>

<operation id="1243" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="0">
<![CDATA[
branch352:1  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1244" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="8" op_0_bw="4">
<![CDATA[
branch351:0  %a_1_load_20 = load i8* %a_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_20"/></StgValue>
</operation>

<operation id="1245" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="0">
<![CDATA[
branch351:1  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1246" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="8" op_0_bw="4">
<![CDATA[
branch350:0  %a_0_load_11 = load i8* %a_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_11"/></StgValue>
</operation>

<operation id="1247" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="0">
<![CDATA[
branch350:1  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1248" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="8" op_0_bw="4">
<![CDATA[
branch357:0  %a_7_load_29 = load i8* %a_7_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_29"/></StgValue>
</operation>

<operation id="1249" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="0">
<![CDATA[
branch357:1  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1250" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_3_0_2_phi = phi i8 [ %a_0_load_11, %branch350 ], [ %a_1_load_20, %branch351 ], [ %a_2_load_29, %branch352 ], [ %a_3_load_29, %branch353 ], [ %a_4_load_29, %branch354 ], [ %a_5_load_29, %branch355 ], [ %a_6_load_29, %branch356 ], [ %a_7_load_29, %branch357 ]

]]></Node>
<StgValue><ssdm name="a_load_3_0_2_phi"/></StgValue>
</operation>

<operation id="1251" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_3_0_2_6 = sext i8 %a_load_3_0_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_2_6"/></StgValue>
</operation>

<operation id="1252" st_id="49" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_3_0_2 = mul i16 %tmp_3_0_2_6, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_0_2"/></StgValue>
</operation>

<operation id="1253" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch488 [
    i4 0, label %branch481
    i4 1, label %branch482
    i4 2, label %branch483
    i4 3, label %branch484
    i4 4, label %branch485
    i4 5, label %branch486
    i4 6, label %branch487
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1254" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="8" op_0_bw="4">
<![CDATA[
branch487:0  %a_7_load_30 = load i8* %a_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_30"/></StgValue>
</operation>

<operation id="1255" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="8" op_0_bw="4">
<![CDATA[
branch486:0  %a_6_load_30 = load i8* %a_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_30"/></StgValue>
</operation>

<operation id="1256" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="8" op_0_bw="4">
<![CDATA[
branch485:0  %a_5_load_30 = load i8* %a_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_30"/></StgValue>
</operation>

<operation id="1257" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="8" op_0_bw="4">
<![CDATA[
branch484:0  %a_4_load_30 = load i8* %a_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_30"/></StgValue>
</operation>

<operation id="1258" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="8" op_0_bw="4">
<![CDATA[
branch483:0  %a_3_load_30 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_30"/></StgValue>
</operation>

<operation id="1259" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="4">
<![CDATA[
branch482:0  %a_2_load_30 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_30"/></StgValue>
</operation>

<operation id="1260" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="8" op_0_bw="4">
<![CDATA[
branch481:0  %a_1_load_21 = load i8* %a_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_21"/></StgValue>
</operation>

<operation id="1261" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="8" op_0_bw="4">
<![CDATA[
branch488:0  %a_8_load_18 = load i8* %a_8_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_18"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1262" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="8" op_0_bw="4">
<![CDATA[
branch487:0  %a_7_load_30 = load i8* %a_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_30"/></StgValue>
</operation>

<operation id="1263" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="0">
<![CDATA[
branch487:1  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1264" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="8" op_0_bw="4">
<![CDATA[
branch486:0  %a_6_load_30 = load i8* %a_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_30"/></StgValue>
</operation>

<operation id="1265" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="0">
<![CDATA[
branch486:1  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1266" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="8" op_0_bw="4">
<![CDATA[
branch485:0  %a_5_load_30 = load i8* %a_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_30"/></StgValue>
</operation>

<operation id="1267" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="0">
<![CDATA[
branch485:1  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1268" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="8" op_0_bw="4">
<![CDATA[
branch484:0  %a_4_load_30 = load i8* %a_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_30"/></StgValue>
</operation>

<operation id="1269" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="0">
<![CDATA[
branch484:1  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1270" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="8" op_0_bw="4">
<![CDATA[
branch483:0  %a_3_load_30 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_30"/></StgValue>
</operation>

<operation id="1271" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="0">
<![CDATA[
branch483:1  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1272" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="4">
<![CDATA[
branch482:0  %a_2_load_30 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_30"/></StgValue>
</operation>

<operation id="1273" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="0">
<![CDATA[
branch482:1  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1274" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="8" op_0_bw="4">
<![CDATA[
branch481:0  %a_1_load_21 = load i8* %a_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_21"/></StgValue>
</operation>

<operation id="1275" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="0">
<![CDATA[
branch481:1  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1276" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="8" op_0_bw="4">
<![CDATA[
branch488:0  %a_8_load_18 = load i8* %a_8_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_18"/></StgValue>
</operation>

<operation id="1277" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="0">
<![CDATA[
branch488:1  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1278" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_3_1_0_phi = phi i8 [ %a_1_load_21, %branch481 ], [ %a_2_load_30, %branch482 ], [ %a_3_load_30, %branch483 ], [ %a_4_load_30, %branch484 ], [ %a_5_load_30, %branch485 ], [ %a_6_load_30, %branch486 ], [ %a_7_load_30, %branch487 ], [ %a_8_load_18, %branch488 ]

]]></Node>
<StgValue><ssdm name="a_load_3_1_0_phi"/></StgValue>
</operation>

<operation id="1279" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_3_1 = sext i8 %a_load_3_1_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="1280" st_id="50" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_3_1 = mul i16 %tmp_3_1, %tmp_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_1"/></StgValue>
</operation>

<operation id="1281" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch408 [
    i4 0, label %branch401
    i4 1, label %branch402
    i4 2, label %branch403
    i4 3, label %branch404
    i4 4, label %branch405
    i4 5, label %branch406
    i4 6, label %branch407
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1282" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="8" op_0_bw="4">
<![CDATA[
branch407:0  %a_7_load_31 = load i8* %a_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_31"/></StgValue>
</operation>

<operation id="1283" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="8" op_0_bw="4">
<![CDATA[
branch406:0  %a_6_load_31 = load i8* %a_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_31"/></StgValue>
</operation>

<operation id="1284" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="8" op_0_bw="4">
<![CDATA[
branch405:0  %a_5_load_31 = load i8* %a_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_31"/></StgValue>
</operation>

<operation id="1285" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="8" op_0_bw="4">
<![CDATA[
branch404:0  %a_4_load_31 = load i8* %a_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_31"/></StgValue>
</operation>

<operation id="1286" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="8" op_0_bw="4">
<![CDATA[
branch403:0  %a_3_load_31 = load i8* %a_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_31"/></StgValue>
</operation>

<operation id="1287" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="8" op_0_bw="4">
<![CDATA[
branch402:0  %a_2_load_31 = load i8* %a_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_31"/></StgValue>
</operation>

<operation id="1288" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="8" op_0_bw="4">
<![CDATA[
branch401:0  %a_1_load_22 = load i8* %a_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_22"/></StgValue>
</operation>

<operation id="1289" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="8" op_0_bw="4">
<![CDATA[
branch408:0  %a_8_load_19 = load i8* %a_8_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_19"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1290" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="8" op_0_bw="4">
<![CDATA[
branch407:0  %a_7_load_31 = load i8* %a_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_31"/></StgValue>
</operation>

<operation id="1291" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="0">
<![CDATA[
branch407:1  br label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1292" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="8" op_0_bw="4">
<![CDATA[
branch406:0  %a_6_load_31 = load i8* %a_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_31"/></StgValue>
</operation>

<operation id="1293" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="0">
<![CDATA[
branch406:1  br label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1294" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="8" op_0_bw="4">
<![CDATA[
branch405:0  %a_5_load_31 = load i8* %a_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_31"/></StgValue>
</operation>

<operation id="1295" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="0">
<![CDATA[
branch405:1  br label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1296" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="8" op_0_bw="4">
<![CDATA[
branch404:0  %a_4_load_31 = load i8* %a_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_31"/></StgValue>
</operation>

<operation id="1297" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="0">
<![CDATA[
branch404:1  br label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1298" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="8" op_0_bw="4">
<![CDATA[
branch403:0  %a_3_load_31 = load i8* %a_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_31"/></StgValue>
</operation>

<operation id="1299" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0">
<![CDATA[
branch403:1  br label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1300" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="8" op_0_bw="4">
<![CDATA[
branch402:0  %a_2_load_31 = load i8* %a_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_31"/></StgValue>
</operation>

<operation id="1301" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="0">
<![CDATA[
branch402:1  br label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1302" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="8" op_0_bw="4">
<![CDATA[
branch401:0  %a_1_load_22 = load i8* %a_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_22"/></StgValue>
</operation>

<operation id="1303" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="0">
<![CDATA[
branch401:1  br label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1304" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="8" op_0_bw="4">
<![CDATA[
branch408:0  %a_8_load_19 = load i8* %a_8_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_19"/></StgValue>
</operation>

<operation id="1305" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="0">
<![CDATA[
branch408:1  br label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1306" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_3_1_1_phi = phi i8 [ %a_1_load_22, %branch401 ], [ %a_2_load_31, %branch402 ], [ %a_3_load_31, %branch403 ], [ %a_4_load_31, %branch404 ], [ %a_5_load_31, %branch405 ], [ %a_6_load_31, %branch406 ], [ %a_7_load_31, %branch407 ], [ %a_8_load_19, %branch408 ]

]]></Node>
<StgValue><ssdm name="a_load_3_1_1_phi"/></StgValue>
</operation>

<operation id="1307" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_3_1_1 = sext i8 %a_load_3_1_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_3_1_1"/></StgValue>
</operation>

<operation id="1308" st_id="51" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_3_1_1 = mul i16 %tmp_3_1_1, %tmp_3_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_1_1"/></StgValue>
</operation>

<operation id="1309" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch328 [
    i4 0, label %branch321
    i4 1, label %branch322
    i4 2, label %branch323
    i4 3, label %branch324
    i4 4, label %branch325
    i4 5, label %branch326
    i4 6, label %branch327
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1310" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="8" op_0_bw="4">
<![CDATA[
branch327:0  %a_7_load_32 = load i8* %a_7_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_32"/></StgValue>
</operation>

<operation id="1311" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="8" op_0_bw="4">
<![CDATA[
branch326:0  %a_6_load_32 = load i8* %a_6_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_32"/></StgValue>
</operation>

<operation id="1312" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="8" op_0_bw="4">
<![CDATA[
branch325:0  %a_5_load_32 = load i8* %a_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_32"/></StgValue>
</operation>

<operation id="1313" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="8" op_0_bw="4">
<![CDATA[
branch324:0  %a_4_load_32 = load i8* %a_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_32"/></StgValue>
</operation>

<operation id="1314" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="8" op_0_bw="4">
<![CDATA[
branch323:0  %a_3_load_32 = load i8* %a_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_32"/></StgValue>
</operation>

<operation id="1315" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="8" op_0_bw="4">
<![CDATA[
branch322:0  %a_2_load_32 = load i8* %a_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_32"/></StgValue>
</operation>

<operation id="1316" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="8" op_0_bw="4">
<![CDATA[
branch321:0  %a_1_load_23 = load i8* %a_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_23"/></StgValue>
</operation>

<operation id="1317" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="8" op_0_bw="4">
<![CDATA[
branch328:0  %a_8_load_20 = load i8* %a_8_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_20"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1318" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="8" op_0_bw="4">
<![CDATA[
branch327:0  %a_7_load_32 = load i8* %a_7_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_32"/></StgValue>
</operation>

<operation id="1319" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="0">
<![CDATA[
branch327:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1320" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="8" op_0_bw="4">
<![CDATA[
branch326:0  %a_6_load_32 = load i8* %a_6_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_32"/></StgValue>
</operation>

<operation id="1321" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="0">
<![CDATA[
branch326:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1322" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="8" op_0_bw="4">
<![CDATA[
branch325:0  %a_5_load_32 = load i8* %a_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_32"/></StgValue>
</operation>

<operation id="1323" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0">
<![CDATA[
branch325:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1324" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="8" op_0_bw="4">
<![CDATA[
branch324:0  %a_4_load_32 = load i8* %a_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_32"/></StgValue>
</operation>

<operation id="1325" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="0">
<![CDATA[
branch324:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1326" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="8" op_0_bw="4">
<![CDATA[
branch323:0  %a_3_load_32 = load i8* %a_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_32"/></StgValue>
</operation>

<operation id="1327" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="0">
<![CDATA[
branch323:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1328" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="8" op_0_bw="4">
<![CDATA[
branch322:0  %a_2_load_32 = load i8* %a_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_32"/></StgValue>
</operation>

<operation id="1329" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0">
<![CDATA[
branch322:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1330" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="8" op_0_bw="4">
<![CDATA[
branch321:0  %a_1_load_23 = load i8* %a_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_23"/></StgValue>
</operation>

<operation id="1331" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0">
<![CDATA[
branch321:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1332" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="8" op_0_bw="4">
<![CDATA[
branch328:0  %a_8_load_20 = load i8* %a_8_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_20"/></StgValue>
</operation>

<operation id="1333" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0">
<![CDATA[
branch328:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1334" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_3_1_2_phi = phi i8 [ %a_1_load_23, %branch321 ], [ %a_2_load_32, %branch322 ], [ %a_3_load_32, %branch323 ], [ %a_4_load_32, %branch324 ], [ %a_5_load_32, %branch325 ], [ %a_6_load_32, %branch326 ], [ %a_7_load_32, %branch327 ], [ %a_8_load_20, %branch328 ]

]]></Node>
<StgValue><ssdm name="a_load_3_1_2_phi"/></StgValue>
</operation>

<operation id="1335" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_3_1_2 = sext i8 %a_load_3_1_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_3_1_2"/></StgValue>
</operation>

<operation id="1336" st_id="52" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_3_1_2 = mul i16 %tmp_3_1_2, %tmp_3_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_1_2"/></StgValue>
</operation>

<operation id="1337" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch459 [
    i4 0, label %branch452
    i4 1, label %branch453
    i4 2, label %branch454
    i4 3, label %branch455
    i4 4, label %branch456
    i4 5, label %branch457
    i4 6, label %branch458
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1338" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="8" op_0_bw="4">
<![CDATA[
branch458:0  %a_8_load_21 = load i8* %a_8_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_21"/></StgValue>
</operation>

<operation id="1339" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="8" op_0_bw="4">
<![CDATA[
branch457:0  %a_7_load_33 = load i8* %a_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_33"/></StgValue>
</operation>

<operation id="1340" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="8" op_0_bw="4">
<![CDATA[
branch456:0  %a_6_load_33 = load i8* %a_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_33"/></StgValue>
</operation>

<operation id="1341" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="8" op_0_bw="4">
<![CDATA[
branch455:0  %a_5_load_33 = load i8* %a_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_33"/></StgValue>
</operation>

<operation id="1342" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="8" op_0_bw="4">
<![CDATA[
branch454:0  %a_4_load_33 = load i8* %a_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_33"/></StgValue>
</operation>

<operation id="1343" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="8" op_0_bw="4">
<![CDATA[
branch453:0  %a_3_load_33 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_33"/></StgValue>
</operation>

<operation id="1344" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="8" op_0_bw="4">
<![CDATA[
branch452:0  %a_2_load_33 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_33"/></StgValue>
</operation>

<operation id="1345" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="8" op_0_bw="4">
<![CDATA[
branch459:0  %a_9_load_9 = load i8* %a_9_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_9"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1346" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="8" op_0_bw="4">
<![CDATA[
branch458:0  %a_8_load_21 = load i8* %a_8_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_21"/></StgValue>
</operation>

<operation id="1347" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="0">
<![CDATA[
branch458:1  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1348" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="8" op_0_bw="4">
<![CDATA[
branch457:0  %a_7_load_33 = load i8* %a_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_33"/></StgValue>
</operation>

<operation id="1349" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="0">
<![CDATA[
branch457:1  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1350" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="8" op_0_bw="4">
<![CDATA[
branch456:0  %a_6_load_33 = load i8* %a_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_33"/></StgValue>
</operation>

<operation id="1351" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="0">
<![CDATA[
branch456:1  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1352" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="8" op_0_bw="4">
<![CDATA[
branch455:0  %a_5_load_33 = load i8* %a_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_33"/></StgValue>
</operation>

<operation id="1353" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="0">
<![CDATA[
branch455:1  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1354" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="8" op_0_bw="4">
<![CDATA[
branch454:0  %a_4_load_33 = load i8* %a_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_33"/></StgValue>
</operation>

<operation id="1355" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="0">
<![CDATA[
branch454:1  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1356" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="8" op_0_bw="4">
<![CDATA[
branch453:0  %a_3_load_33 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_33"/></StgValue>
</operation>

<operation id="1357" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="0">
<![CDATA[
branch453:1  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1358" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="8" op_0_bw="4">
<![CDATA[
branch452:0  %a_2_load_33 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_33"/></StgValue>
</operation>

<operation id="1359" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="0">
<![CDATA[
branch452:1  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1360" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="8" op_0_bw="4">
<![CDATA[
branch459:0  %a_9_load_9 = load i8* %a_9_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_9"/></StgValue>
</operation>

<operation id="1361" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="0">
<![CDATA[
branch459:1  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1362" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_3_2_0_phi = phi i8 [ %a_2_load_33, %branch452 ], [ %a_3_load_33, %branch453 ], [ %a_4_load_33, %branch454 ], [ %a_5_load_33, %branch455 ], [ %a_6_load_33, %branch456 ], [ %a_7_load_33, %branch457 ], [ %a_8_load_21, %branch458 ], [ %a_9_load_9, %branch459 ]

]]></Node>
<StgValue><ssdm name="a_load_3_2_0_phi"/></StgValue>
</operation>

<operation id="1363" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_3_2 = sext i8 %a_load_3_2_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="1364" st_id="53" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_3_2 = mul i16 %tmp_3_2, %tmp_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_2"/></StgValue>
</operation>

<operation id="1365" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch379 [
    i4 0, label %branch372
    i4 1, label %branch373
    i4 2, label %branch374
    i4 3, label %branch375
    i4 4, label %branch376
    i4 5, label %branch377
    i4 6, label %branch378
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1366" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="8" op_0_bw="4">
<![CDATA[
branch378:0  %a_8_load_22 = load i8* %a_8_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_22"/></StgValue>
</operation>

<operation id="1367" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="8" op_0_bw="4">
<![CDATA[
branch377:0  %a_7_load_34 = load i8* %a_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_34"/></StgValue>
</operation>

<operation id="1368" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="8" op_0_bw="4">
<![CDATA[
branch376:0  %a_6_load_34 = load i8* %a_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_34"/></StgValue>
</operation>

<operation id="1369" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="8" op_0_bw="4">
<![CDATA[
branch375:0  %a_5_load_34 = load i8* %a_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_34"/></StgValue>
</operation>

<operation id="1370" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="8" op_0_bw="4">
<![CDATA[
branch374:0  %a_4_load_34 = load i8* %a_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_34"/></StgValue>
</operation>

<operation id="1371" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="8" op_0_bw="4">
<![CDATA[
branch373:0  %a_3_load_34 = load i8* %a_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_34"/></StgValue>
</operation>

<operation id="1372" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="8" op_0_bw="4">
<![CDATA[
branch372:0  %a_2_load_34 = load i8* %a_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_34"/></StgValue>
</operation>

<operation id="1373" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="8" op_0_bw="4">
<![CDATA[
branch379:0  %a_9_load_10 = load i8* %a_9_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_10"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1374" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="8" op_0_bw="4">
<![CDATA[
branch378:0  %a_8_load_22 = load i8* %a_8_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_22"/></StgValue>
</operation>

<operation id="1375" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="0">
<![CDATA[
branch378:1  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1376" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="8" op_0_bw="4">
<![CDATA[
branch377:0  %a_7_load_34 = load i8* %a_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_34"/></StgValue>
</operation>

<operation id="1377" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="0">
<![CDATA[
branch377:1  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1378" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="8" op_0_bw="4">
<![CDATA[
branch376:0  %a_6_load_34 = load i8* %a_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_34"/></StgValue>
</operation>

<operation id="1379" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="0">
<![CDATA[
branch376:1  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1380" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="8" op_0_bw="4">
<![CDATA[
branch375:0  %a_5_load_34 = load i8* %a_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_34"/></StgValue>
</operation>

<operation id="1381" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="0">
<![CDATA[
branch375:1  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1382" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="8" op_0_bw="4">
<![CDATA[
branch374:0  %a_4_load_34 = load i8* %a_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_34"/></StgValue>
</operation>

<operation id="1383" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="0">
<![CDATA[
branch374:1  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1384" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="8" op_0_bw="4">
<![CDATA[
branch373:0  %a_3_load_34 = load i8* %a_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_34"/></StgValue>
</operation>

<operation id="1385" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="0">
<![CDATA[
branch373:1  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1386" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="8" op_0_bw="4">
<![CDATA[
branch372:0  %a_2_load_34 = load i8* %a_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_34"/></StgValue>
</operation>

<operation id="1387" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="0">
<![CDATA[
branch372:1  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1388" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="8" op_0_bw="4">
<![CDATA[
branch379:0  %a_9_load_10 = load i8* %a_9_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_10"/></StgValue>
</operation>

<operation id="1389" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="0">
<![CDATA[
branch379:1  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1390" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_3_2_1_phi = phi i8 [ %a_2_load_34, %branch372 ], [ %a_3_load_34, %branch373 ], [ %a_4_load_34, %branch374 ], [ %a_5_load_34, %branch375 ], [ %a_6_load_34, %branch376 ], [ %a_7_load_34, %branch377 ], [ %a_8_load_22, %branch378 ], [ %a_9_load_10, %branch379 ]

]]></Node>
<StgValue><ssdm name="a_load_3_2_1_phi"/></StgValue>
</operation>

<operation id="1391" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_3_2_1 = sext i8 %a_load_3_2_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_3_2_1"/></StgValue>
</operation>

<operation id="1392" st_id="54" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_3_2_1 = mul i16 %tmp_3_2_1, %tmp_3_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_2_1"/></StgValue>
</operation>

<operation id="1393" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch299 [
    i4 0, label %branch292
    i4 1, label %branch293
    i4 2, label %branch294
    i4 3, label %branch295
    i4 4, label %branch296
    i4 5, label %branch297
    i4 6, label %branch298
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1394" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="8" op_0_bw="4">
<![CDATA[
branch298:0  %a_8_load_23 = load i8* %a_8_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_23"/></StgValue>
</operation>

<operation id="1395" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="8" op_0_bw="4">
<![CDATA[
branch297:0  %a_7_load_35 = load i8* %a_7_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_35"/></StgValue>
</operation>

<operation id="1396" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="8" op_0_bw="4">
<![CDATA[
branch296:0  %a_6_load_35 = load i8* %a_6_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_35"/></StgValue>
</operation>

<operation id="1397" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="8" op_0_bw="4">
<![CDATA[
branch295:0  %a_5_load_35 = load i8* %a_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_35"/></StgValue>
</operation>

<operation id="1398" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="8" op_0_bw="4">
<![CDATA[
branch294:0  %a_4_load_35 = load i8* %a_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_35"/></StgValue>
</operation>

<operation id="1399" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="8" op_0_bw="4">
<![CDATA[
branch293:0  %a_3_load_35 = load i8* %a_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_35"/></StgValue>
</operation>

<operation id="1400" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="8" op_0_bw="4">
<![CDATA[
branch292:0  %a_2_load_35 = load i8* %a_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_35"/></StgValue>
</operation>

<operation id="1401" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="8" op_0_bw="4">
<![CDATA[
branch299:0  %a_9_load_11 = load i8* %a_9_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_11"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1402" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="8" op_0_bw="4">
<![CDATA[
branch298:0  %a_8_load_23 = load i8* %a_8_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_23"/></StgValue>
</operation>

<operation id="1403" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="0">
<![CDATA[
branch298:1  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1404" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="8" op_0_bw="4">
<![CDATA[
branch297:0  %a_7_load_35 = load i8* %a_7_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_35"/></StgValue>
</operation>

<operation id="1405" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="0">
<![CDATA[
branch297:1  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1406" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="8" op_0_bw="4">
<![CDATA[
branch296:0  %a_6_load_35 = load i8* %a_6_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_35"/></StgValue>
</operation>

<operation id="1407" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="0">
<![CDATA[
branch296:1  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1408" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="8" op_0_bw="4">
<![CDATA[
branch295:0  %a_5_load_35 = load i8* %a_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_35"/></StgValue>
</operation>

<operation id="1409" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="0">
<![CDATA[
branch295:1  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1410" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="8" op_0_bw="4">
<![CDATA[
branch294:0  %a_4_load_35 = load i8* %a_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_35"/></StgValue>
</operation>

<operation id="1411" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="0">
<![CDATA[
branch294:1  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1412" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="8" op_0_bw="4">
<![CDATA[
branch293:0  %a_3_load_35 = load i8* %a_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_35"/></StgValue>
</operation>

<operation id="1413" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="0">
<![CDATA[
branch293:1  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1414" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="8" op_0_bw="4">
<![CDATA[
branch292:0  %a_2_load_35 = load i8* %a_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_35"/></StgValue>
</operation>

<operation id="1415" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="0">
<![CDATA[
branch292:1  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1416" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="8" op_0_bw="4">
<![CDATA[
branch299:0  %a_9_load_11 = load i8* %a_9_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_11"/></StgValue>
</operation>

<operation id="1417" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="0" op_0_bw="0">
<![CDATA[
branch299:1  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1418" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_3_2_2_phi = phi i8 [ %a_2_load_35, %branch292 ], [ %a_3_load_35, %branch293 ], [ %a_4_load_35, %branch294 ], [ %a_5_load_35, %branch295 ], [ %a_6_load_35, %branch296 ], [ %a_7_load_35, %branch297 ], [ %a_8_load_23, %branch298 ], [ %a_9_load_11, %branch299 ]

]]></Node>
<StgValue><ssdm name="a_load_3_2_2_phi"/></StgValue>
</operation>

<operation id="1419" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_3_2_2 = sext i8 %a_load_3_2_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_3_2_2"/></StgValue>
</operation>

<operation id="1420" st_id="56" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_3_2_2 = mul i16 %tmp_3_2_2, %tmp_3_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_2_2"/></StgValue>
</operation>

<operation id="1421" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp21 = add i16 %tmp_7_3_2, %tmp_7_3_2_1

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="1422" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp22 = add i16 %tmp_7_3_1_2, %tmp_7_3_1_1

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="1423" st_id="56" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp25 = add i16 %tmp_7_3_0_2, %tmp_7_3_2_2

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="1424" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp26 = add i16 %tmp25, %tmp_7_3_1

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1425" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp23 = add i16 %tmp22, %tmp21

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="1426" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %tmp24 = add i16 %tmp_7_3_0_1, %tmp_7_3

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="1427" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp27 = add i16 %tmp26, %tmp24

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="1428" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %sum_2_3_2_2 = add i16 %tmp27, %tmp23

]]></Node>
<StgValue><ssdm name="sum_2_3_2_2"/></StgValue>
</operation>

<operation id="1429" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
:11  switch i3 %tmp_1, label %branch39192 [
    i3 0, label %branch32185
    i3 1, label %branch33186
    i3 2, label %branch34187
    i3 3, label %branch35188
    i3 -4, label %branch36189
    i3 -3, label %branch37190
    i3 -2, label %branch38191
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1430" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch38191:0  store i16 %sum_2_3_2_2, i16* %res_6_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1431" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="0">
<![CDATA[
branch38191:1  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1432" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch37190:0  store i16 %sum_2_3_2_2, i16* %res_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1433" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="0">
<![CDATA[
branch37190:1  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1434" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch36189:0  store i16 %sum_2_3_2_2, i16* %res_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1435" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="0">
<![CDATA[
branch36189:1  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1436" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch35188:0  store i16 %sum_2_3_2_2, i16* %res_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1437" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="0">
<![CDATA[
branch35188:1  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1438" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch34187:0  store i16 %sum_2_3_2_2, i16* %res_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1439" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="0" op_0_bw="0">
<![CDATA[
branch34187:1  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1440" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch33186:0  store i16 %sum_2_3_2_2, i16* %res_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1441" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="0">
<![CDATA[
branch33186:1  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1442" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch32185:0  store i16 %sum_2_3_2_2, i16* %res_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1443" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="0">
<![CDATA[
branch32185:1  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1444" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch39192:0  store i16 %sum_2_3_2_2, i16* %res_7_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1445" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="0">
<![CDATA[
branch39192:1  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1446" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 %i, label %branch427 [
    i4 0, label %branch420
    i4 1, label %branch421
    i4 2, label %branch422
    i4 3, label %branch423
    i4 4, label %branch424
    i4 5, label %branch425
    i4 6, label %branch426
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1447" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="8" op_0_bw="4">
<![CDATA[
branch426:0  %a_6_load_36 = load i8* %a_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_36"/></StgValue>
</operation>

<operation id="1448" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="8" op_0_bw="4">
<![CDATA[
branch425:0  %a_5_load_36 = load i8* %a_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_36"/></StgValue>
</operation>

<operation id="1449" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="8" op_0_bw="4">
<![CDATA[
branch424:0  %a_4_load_36 = load i8* %a_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_36"/></StgValue>
</operation>

<operation id="1450" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="8" op_0_bw="4">
<![CDATA[
branch423:0  %a_3_load_36 = load i8* %a_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_36"/></StgValue>
</operation>

<operation id="1451" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="8" op_0_bw="4">
<![CDATA[
branch422:0  %a_2_load_36 = load i8* %a_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_36"/></StgValue>
</operation>

<operation id="1452" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="8" op_0_bw="4">
<![CDATA[
branch421:0  %a_1_load_24 = load i8* %a_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_24"/></StgValue>
</operation>

<operation id="1453" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="8" op_0_bw="4">
<![CDATA[
branch420:0  %a_0_load_12 = load i8* %a_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_12"/></StgValue>
</operation>

<operation id="1454" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="8" op_0_bw="4">
<![CDATA[
branch427:0  %a_7_load_36 = load i8* %a_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_36"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1455" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="8" op_0_bw="4">
<![CDATA[
branch426:0  %a_6_load_36 = load i8* %a_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_36"/></StgValue>
</operation>

<operation id="1456" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="0" op_0_bw="0">
<![CDATA[
branch426:1  br label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1457" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="8" op_0_bw="4">
<![CDATA[
branch425:0  %a_5_load_36 = load i8* %a_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_36"/></StgValue>
</operation>

<operation id="1458" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="0">
<![CDATA[
branch425:1  br label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1459" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="8" op_0_bw="4">
<![CDATA[
branch424:0  %a_4_load_36 = load i8* %a_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_36"/></StgValue>
</operation>

<operation id="1460" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="0">
<![CDATA[
branch424:1  br label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1461" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="8" op_0_bw="4">
<![CDATA[
branch423:0  %a_3_load_36 = load i8* %a_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_36"/></StgValue>
</operation>

<operation id="1462" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="0">
<![CDATA[
branch423:1  br label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1463" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="8" op_0_bw="4">
<![CDATA[
branch422:0  %a_2_load_36 = load i8* %a_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_36"/></StgValue>
</operation>

<operation id="1464" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="0" op_0_bw="0">
<![CDATA[
branch422:1  br label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1465" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="8" op_0_bw="4">
<![CDATA[
branch421:0  %a_1_load_24 = load i8* %a_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_24"/></StgValue>
</operation>

<operation id="1466" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="0">
<![CDATA[
branch421:1  br label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1467" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="8" op_0_bw="4">
<![CDATA[
branch420:0  %a_0_load_12 = load i8* %a_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_12"/></StgValue>
</operation>

<operation id="1468" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="0">
<![CDATA[
branch420:1  br label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1469" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="8" op_0_bw="4">
<![CDATA[
branch427:0  %a_7_load_36 = load i8* %a_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_36"/></StgValue>
</operation>

<operation id="1470" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="0" op_0_bw="0">
<![CDATA[
branch427:1  br label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1471" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_4_0_0_phi = phi i8 [ %a_0_load_12, %branch420 ], [ %a_1_load_24, %branch421 ], [ %a_2_load_36, %branch422 ], [ %a_3_load_36, %branch423 ], [ %a_4_load_36, %branch424 ], [ %a_5_load_36, %branch425 ], [ %a_6_load_36, %branch426 ], [ %a_7_load_36, %branch427 ]

]]></Node>
<StgValue><ssdm name="a_load_4_0_0_phi"/></StgValue>
</operation>

<operation id="1472" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_4 = sext i8 %a_load_4_0_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1473" st_id="59" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_4 = mul i16 %tmp_4, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_4"/></StgValue>
</operation>

<operation id="1474" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch347 [
    i4 0, label %branch340
    i4 1, label %branch341
    i4 2, label %branch342
    i4 3, label %branch343
    i4 4, label %branch344
    i4 5, label %branch345
    i4 6, label %branch346
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1475" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="8" op_0_bw="4">
<![CDATA[
branch346:0  %a_6_load_37 = load i8* %a_6_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_37"/></StgValue>
</operation>

<operation id="1476" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="8" op_0_bw="4">
<![CDATA[
branch345:0  %a_5_load_37 = load i8* %a_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_37"/></StgValue>
</operation>

<operation id="1477" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="8" op_0_bw="4">
<![CDATA[
branch344:0  %a_4_load_37 = load i8* %a_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_37"/></StgValue>
</operation>

<operation id="1478" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="8" op_0_bw="4">
<![CDATA[
branch343:0  %a_3_load_37 = load i8* %a_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_37"/></StgValue>
</operation>

<operation id="1479" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="8" op_0_bw="4">
<![CDATA[
branch342:0  %a_2_load_37 = load i8* %a_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_37"/></StgValue>
</operation>

<operation id="1480" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="8" op_0_bw="4">
<![CDATA[
branch341:0  %a_1_load_25 = load i8* %a_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_25"/></StgValue>
</operation>

<operation id="1481" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="8" op_0_bw="4">
<![CDATA[
branch340:0  %a_0_load_13 = load i8* %a_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_13"/></StgValue>
</operation>

<operation id="1482" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="8" op_0_bw="4">
<![CDATA[
branch347:0  %a_7_load_37 = load i8* %a_7_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_37"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1483" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="8" op_0_bw="4">
<![CDATA[
branch346:0  %a_6_load_37 = load i8* %a_6_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_37"/></StgValue>
</operation>

<operation id="1484" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="0" op_0_bw="0">
<![CDATA[
branch346:1  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1485" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="8" op_0_bw="4">
<![CDATA[
branch345:0  %a_5_load_37 = load i8* %a_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_37"/></StgValue>
</operation>

<operation id="1486" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="0" op_0_bw="0">
<![CDATA[
branch345:1  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1487" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="8" op_0_bw="4">
<![CDATA[
branch344:0  %a_4_load_37 = load i8* %a_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_37"/></StgValue>
</operation>

<operation id="1488" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="0" op_0_bw="0">
<![CDATA[
branch344:1  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1489" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="8" op_0_bw="4">
<![CDATA[
branch343:0  %a_3_load_37 = load i8* %a_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_37"/></StgValue>
</operation>

<operation id="1490" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="0">
<![CDATA[
branch343:1  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1491" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="8" op_0_bw="4">
<![CDATA[
branch342:0  %a_2_load_37 = load i8* %a_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_37"/></StgValue>
</operation>

<operation id="1492" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="0">
<![CDATA[
branch342:1  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1493" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="8" op_0_bw="4">
<![CDATA[
branch341:0  %a_1_load_25 = load i8* %a_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_25"/></StgValue>
</operation>

<operation id="1494" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="0" op_0_bw="0">
<![CDATA[
branch341:1  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1495" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="8" op_0_bw="4">
<![CDATA[
branch340:0  %a_0_load_13 = load i8* %a_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_13"/></StgValue>
</operation>

<operation id="1496" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="0">
<![CDATA[
branch340:1  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1497" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="8" op_0_bw="4">
<![CDATA[
branch347:0  %a_7_load_37 = load i8* %a_7_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_37"/></StgValue>
</operation>

<operation id="1498" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="0" op_0_bw="0">
<![CDATA[
branch347:1  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1499" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_4_0_1_phi = phi i8 [ %a_0_load_13, %branch340 ], [ %a_1_load_25, %branch341 ], [ %a_2_load_37, %branch342 ], [ %a_3_load_37, %branch343 ], [ %a_4_load_37, %branch344 ], [ %a_5_load_37, %branch345 ], [ %a_6_load_37, %branch346 ], [ %a_7_load_37, %branch347 ]

]]></Node>
<StgValue><ssdm name="a_load_4_0_1_phi"/></StgValue>
</operation>

<operation id="1500" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_4_0_1 = sext i8 %a_load_4_0_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_4_0_1"/></StgValue>
</operation>

<operation id="1501" st_id="60" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_4_0_1 = mul i16 %tmp_4_0_1, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_0_1"/></StgValue>
</operation>

<operation id="1502" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch267 [
    i4 0, label %branch260
    i4 1, label %branch261
    i4 2, label %branch262
    i4 3, label %branch263
    i4 4, label %branch264
    i4 5, label %branch265
    i4 6, label %branch266
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1503" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="8" op_0_bw="4">
<![CDATA[
branch266:0  %a_6_load_38 = load i8* %a_6_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_38"/></StgValue>
</operation>

<operation id="1504" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="8" op_0_bw="4">
<![CDATA[
branch265:0  %a_5_load_38 = load i8* %a_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_38"/></StgValue>
</operation>

<operation id="1505" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="8" op_0_bw="4">
<![CDATA[
branch264:0  %a_4_load_38 = load i8* %a_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_38"/></StgValue>
</operation>

<operation id="1506" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="8" op_0_bw="4">
<![CDATA[
branch263:0  %a_3_load_38 = load i8* %a_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_38"/></StgValue>
</operation>

<operation id="1507" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="8" op_0_bw="4">
<![CDATA[
branch262:0  %a_2_load_38 = load i8* %a_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_38"/></StgValue>
</operation>

<operation id="1508" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="8" op_0_bw="4">
<![CDATA[
branch261:0  %a_1_load_26 = load i8* %a_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_26"/></StgValue>
</operation>

<operation id="1509" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="8" op_0_bw="4">
<![CDATA[
branch260:0  %a_0_load_14 = load i8* %a_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_14"/></StgValue>
</operation>

<operation id="1510" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="8" op_0_bw="4">
<![CDATA[
branch267:0  %a_7_load_38 = load i8* %a_7_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_38"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1511" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="8" op_0_bw="4">
<![CDATA[
branch266:0  %a_6_load_38 = load i8* %a_6_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_38"/></StgValue>
</operation>

<operation id="1512" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="0" op_0_bw="0">
<![CDATA[
branch266:1  br label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1513" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="8" op_0_bw="4">
<![CDATA[
branch265:0  %a_5_load_38 = load i8* %a_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_38"/></StgValue>
</operation>

<operation id="1514" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="0" op_0_bw="0">
<![CDATA[
branch265:1  br label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1515" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="8" op_0_bw="4">
<![CDATA[
branch264:0  %a_4_load_38 = load i8* %a_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_38"/></StgValue>
</operation>

<operation id="1516" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="0">
<![CDATA[
branch264:1  br label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1517" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="8" op_0_bw="4">
<![CDATA[
branch263:0  %a_3_load_38 = load i8* %a_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_38"/></StgValue>
</operation>

<operation id="1518" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="0" op_0_bw="0">
<![CDATA[
branch263:1  br label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1519" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="8" op_0_bw="4">
<![CDATA[
branch262:0  %a_2_load_38 = load i8* %a_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_38"/></StgValue>
</operation>

<operation id="1520" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="0" op_0_bw="0">
<![CDATA[
branch262:1  br label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1521" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="8" op_0_bw="4">
<![CDATA[
branch261:0  %a_1_load_26 = load i8* %a_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_26"/></StgValue>
</operation>

<operation id="1522" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="0" op_0_bw="0">
<![CDATA[
branch261:1  br label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1523" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="8" op_0_bw="4">
<![CDATA[
branch260:0  %a_0_load_14 = load i8* %a_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_14"/></StgValue>
</operation>

<operation id="1524" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="0" op_0_bw="0">
<![CDATA[
branch260:1  br label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1525" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="8" op_0_bw="4">
<![CDATA[
branch267:0  %a_7_load_38 = load i8* %a_7_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_38"/></StgValue>
</operation>

<operation id="1526" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="0" op_0_bw="0">
<![CDATA[
branch267:1  br label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1527" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_4_0_2_phi = phi i8 [ %a_0_load_14, %branch260 ], [ %a_1_load_26, %branch261 ], [ %a_2_load_38, %branch262 ], [ %a_3_load_38, %branch263 ], [ %a_4_load_38, %branch264 ], [ %a_5_load_38, %branch265 ], [ %a_6_load_38, %branch266 ], [ %a_7_load_38, %branch267 ]

]]></Node>
<StgValue><ssdm name="a_load_4_0_2_phi"/></StgValue>
</operation>

<operation id="1528" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_4_0_2 = sext i8 %a_load_4_0_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_4_0_2"/></StgValue>
</operation>

<operation id="1529" st_id="61" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_4_0_2 = mul i16 %tmp_4_0_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_0_2"/></StgValue>
</operation>

<operation id="1530" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch398 [
    i4 0, label %branch391
    i4 1, label %branch392
    i4 2, label %branch393
    i4 3, label %branch394
    i4 4, label %branch395
    i4 5, label %branch396
    i4 6, label %branch397
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1531" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="8" op_0_bw="4">
<![CDATA[
branch397:0  %a_7_load_39 = load i8* %a_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_39"/></StgValue>
</operation>

<operation id="1532" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="8" op_0_bw="4">
<![CDATA[
branch396:0  %a_6_load_39 = load i8* %a_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_39"/></StgValue>
</operation>

<operation id="1533" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="8" op_0_bw="4">
<![CDATA[
branch395:0  %a_5_load_39 = load i8* %a_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_39"/></StgValue>
</operation>

<operation id="1534" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="8" op_0_bw="4">
<![CDATA[
branch394:0  %a_4_load_39 = load i8* %a_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_39"/></StgValue>
</operation>

<operation id="1535" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="8" op_0_bw="4">
<![CDATA[
branch393:0  %a_3_load_39 = load i8* %a_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_39"/></StgValue>
</operation>

<operation id="1536" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="8" op_0_bw="4">
<![CDATA[
branch392:0  %a_2_load_39 = load i8* %a_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_39"/></StgValue>
</operation>

<operation id="1537" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="8" op_0_bw="4">
<![CDATA[
branch391:0  %a_1_load_27 = load i8* %a_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_27"/></StgValue>
</operation>

<operation id="1538" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="8" op_0_bw="4">
<![CDATA[
branch398:0  %a_8_load_24 = load i8* %a_8_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_24"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1539" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="8" op_0_bw="4">
<![CDATA[
branch397:0  %a_7_load_39 = load i8* %a_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_39"/></StgValue>
</operation>

<operation id="1540" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="0" op_0_bw="0">
<![CDATA[
branch397:1  br label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1541" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="8" op_0_bw="4">
<![CDATA[
branch396:0  %a_6_load_39 = load i8* %a_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_39"/></StgValue>
</operation>

<operation id="1542" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="0" op_0_bw="0">
<![CDATA[
branch396:1  br label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1543" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="8" op_0_bw="4">
<![CDATA[
branch395:0  %a_5_load_39 = load i8* %a_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_39"/></StgValue>
</operation>

<operation id="1544" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="0">
<![CDATA[
branch395:1  br label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1545" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="8" op_0_bw="4">
<![CDATA[
branch394:0  %a_4_load_39 = load i8* %a_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_39"/></StgValue>
</operation>

<operation id="1546" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="0" op_0_bw="0">
<![CDATA[
branch394:1  br label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1547" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="8" op_0_bw="4">
<![CDATA[
branch393:0  %a_3_load_39 = load i8* %a_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_39"/></StgValue>
</operation>

<operation id="1548" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="0">
<![CDATA[
branch393:1  br label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1549" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="8" op_0_bw="4">
<![CDATA[
branch392:0  %a_2_load_39 = load i8* %a_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_39"/></StgValue>
</operation>

<operation id="1550" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="0" op_0_bw="0">
<![CDATA[
branch392:1  br label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1551" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="8" op_0_bw="4">
<![CDATA[
branch391:0  %a_1_load_27 = load i8* %a_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_27"/></StgValue>
</operation>

<operation id="1552" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="0">
<![CDATA[
branch391:1  br label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1553" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="8" op_0_bw="4">
<![CDATA[
branch398:0  %a_8_load_24 = load i8* %a_8_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_24"/></StgValue>
</operation>

<operation id="1554" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="0">
<![CDATA[
branch398:1  br label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1555" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_4_1_0_phi = phi i8 [ %a_1_load_27, %branch391 ], [ %a_2_load_39, %branch392 ], [ %a_3_load_39, %branch393 ], [ %a_4_load_39, %branch394 ], [ %a_5_load_39, %branch395 ], [ %a_6_load_39, %branch396 ], [ %a_7_load_39, %branch397 ], [ %a_8_load_24, %branch398 ]

]]></Node>
<StgValue><ssdm name="a_load_4_1_0_phi"/></StgValue>
</operation>

<operation id="1556" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_4_1 = sext i8 %a_load_4_1_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="1557" st_id="62" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_4_1 = mul i16 %tmp_4_1, %tmp_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_1"/></StgValue>
</operation>

<operation id="1558" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch318 [
    i4 0, label %branch311
    i4 1, label %branch312
    i4 2, label %branch313
    i4 3, label %branch314
    i4 4, label %branch315
    i4 5, label %branch316
    i4 6, label %branch317
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1559" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="8" op_0_bw="4">
<![CDATA[
branch317:0  %a_7_load_40 = load i8* %a_7_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_40"/></StgValue>
</operation>

<operation id="1560" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="8" op_0_bw="4">
<![CDATA[
branch316:0  %a_6_load_40 = load i8* %a_6_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_40"/></StgValue>
</operation>

<operation id="1561" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="8" op_0_bw="4">
<![CDATA[
branch315:0  %a_5_load_40 = load i8* %a_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_40"/></StgValue>
</operation>

<operation id="1562" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="8" op_0_bw="4">
<![CDATA[
branch314:0  %a_4_load_40 = load i8* %a_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_40"/></StgValue>
</operation>

<operation id="1563" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="8" op_0_bw="4">
<![CDATA[
branch313:0  %a_3_load_40 = load i8* %a_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_40"/></StgValue>
</operation>

<operation id="1564" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="8" op_0_bw="4">
<![CDATA[
branch312:0  %a_2_load_40 = load i8* %a_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_40"/></StgValue>
</operation>

<operation id="1565" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="8" op_0_bw="4">
<![CDATA[
branch311:0  %a_1_load_28 = load i8* %a_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_28"/></StgValue>
</operation>

<operation id="1566" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="8" op_0_bw="4">
<![CDATA[
branch318:0  %a_8_load_25 = load i8* %a_8_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_25"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1567" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="8" op_0_bw="4">
<![CDATA[
branch317:0  %a_7_load_40 = load i8* %a_7_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_40"/></StgValue>
</operation>

<operation id="1568" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="0" op_0_bw="0">
<![CDATA[
branch317:1  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1569" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="8" op_0_bw="4">
<![CDATA[
branch316:0  %a_6_load_40 = load i8* %a_6_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_40"/></StgValue>
</operation>

<operation id="1570" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="0" op_0_bw="0">
<![CDATA[
branch316:1  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1571" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="8" op_0_bw="4">
<![CDATA[
branch315:0  %a_5_load_40 = load i8* %a_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_40"/></StgValue>
</operation>

<operation id="1572" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="0" op_0_bw="0">
<![CDATA[
branch315:1  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1573" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="8" op_0_bw="4">
<![CDATA[
branch314:0  %a_4_load_40 = load i8* %a_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_40"/></StgValue>
</operation>

<operation id="1574" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="0">
<![CDATA[
branch314:1  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1575" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="8" op_0_bw="4">
<![CDATA[
branch313:0  %a_3_load_40 = load i8* %a_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_40"/></StgValue>
</operation>

<operation id="1576" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="0" op_0_bw="0">
<![CDATA[
branch313:1  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1577" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="8" op_0_bw="4">
<![CDATA[
branch312:0  %a_2_load_40 = load i8* %a_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_40"/></StgValue>
</operation>

<operation id="1578" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="0">
<![CDATA[
branch312:1  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1579" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="8" op_0_bw="4">
<![CDATA[
branch311:0  %a_1_load_28 = load i8* %a_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_28"/></StgValue>
</operation>

<operation id="1580" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="0" op_0_bw="0">
<![CDATA[
branch311:1  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1581" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="8" op_0_bw="4">
<![CDATA[
branch318:0  %a_8_load_25 = load i8* %a_8_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_25"/></StgValue>
</operation>

<operation id="1582" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="0" op_0_bw="0">
<![CDATA[
branch318:1  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1583" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_4_1_1_phi = phi i8 [ %a_1_load_28, %branch311 ], [ %a_2_load_40, %branch312 ], [ %a_3_load_40, %branch313 ], [ %a_4_load_40, %branch314 ], [ %a_5_load_40, %branch315 ], [ %a_6_load_40, %branch316 ], [ %a_7_load_40, %branch317 ], [ %a_8_load_25, %branch318 ]

]]></Node>
<StgValue><ssdm name="a_load_4_1_1_phi"/></StgValue>
</operation>

<operation id="1584" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_4_1_1 = sext i8 %a_load_4_1_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_4_1_1"/></StgValue>
</operation>

<operation id="1585" st_id="63" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_4_1_1 = mul i16 %tmp_4_1_1, %tmp_3_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_1_1"/></StgValue>
</operation>

<operation id="1586" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch238 [
    i4 0, label %branch231
    i4 1, label %branch232
    i4 2, label %branch233
    i4 3, label %branch234
    i4 4, label %branch235
    i4 5, label %branch236
    i4 6, label %branch237
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1587" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="8" op_0_bw="4">
<![CDATA[
branch237:0  %a_7_load_41 = load i8* %a_7_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_41"/></StgValue>
</operation>

<operation id="1588" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="8" op_0_bw="4">
<![CDATA[
branch236:0  %a_6_load_41 = load i8* %a_6_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_41"/></StgValue>
</operation>

<operation id="1589" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="8" op_0_bw="4">
<![CDATA[
branch235:0  %a_5_load_41 = load i8* %a_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_41"/></StgValue>
</operation>

<operation id="1590" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="8" op_0_bw="4">
<![CDATA[
branch234:0  %a_4_load_41 = load i8* %a_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_41"/></StgValue>
</operation>

<operation id="1591" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="8" op_0_bw="4">
<![CDATA[
branch233:0  %a_3_load_41 = load i8* %a_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_41"/></StgValue>
</operation>

<operation id="1592" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="8" op_0_bw="4">
<![CDATA[
branch232:0  %a_2_load_41 = load i8* %a_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_41"/></StgValue>
</operation>

<operation id="1593" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="8" op_0_bw="4">
<![CDATA[
branch231:0  %a_1_load_29 = load i8* %a_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_29"/></StgValue>
</operation>

<operation id="1594" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="8" op_0_bw="4">
<![CDATA[
branch238:0  %a_8_load_26 = load i8* %a_8_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_26"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1595" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="8" op_0_bw="4">
<![CDATA[
branch237:0  %a_7_load_41 = load i8* %a_7_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_41"/></StgValue>
</operation>

<operation id="1596" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="0">
<![CDATA[
branch237:1  br label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1597" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="8" op_0_bw="4">
<![CDATA[
branch236:0  %a_6_load_41 = load i8* %a_6_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_41"/></StgValue>
</operation>

<operation id="1598" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="0" op_0_bw="0">
<![CDATA[
branch236:1  br label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1599" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="8" op_0_bw="4">
<![CDATA[
branch235:0  %a_5_load_41 = load i8* %a_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_41"/></StgValue>
</operation>

<operation id="1600" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="0" op_0_bw="0">
<![CDATA[
branch235:1  br label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1601" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="8" op_0_bw="4">
<![CDATA[
branch234:0  %a_4_load_41 = load i8* %a_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_41"/></StgValue>
</operation>

<operation id="1602" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="0" op_0_bw="0">
<![CDATA[
branch234:1  br label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1603" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="8" op_0_bw="4">
<![CDATA[
branch233:0  %a_3_load_41 = load i8* %a_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_41"/></StgValue>
</operation>

<operation id="1604" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="0">
<![CDATA[
branch233:1  br label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1605" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="8" op_0_bw="4">
<![CDATA[
branch232:0  %a_2_load_41 = load i8* %a_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_41"/></StgValue>
</operation>

<operation id="1606" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="0" op_0_bw="0">
<![CDATA[
branch232:1  br label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1607" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="8" op_0_bw="4">
<![CDATA[
branch231:0  %a_1_load_29 = load i8* %a_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_29"/></StgValue>
</operation>

<operation id="1608" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="0">
<![CDATA[
branch231:1  br label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1609" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="8" op_0_bw="4">
<![CDATA[
branch238:0  %a_8_load_26 = load i8* %a_8_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_26"/></StgValue>
</operation>

<operation id="1610" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="0" op_0_bw="0">
<![CDATA[
branch238:1  br label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1611" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_4_1_2_phi = phi i8 [ %a_1_load_29, %branch231 ], [ %a_2_load_41, %branch232 ], [ %a_3_load_41, %branch233 ], [ %a_4_load_41, %branch234 ], [ %a_5_load_41, %branch235 ], [ %a_6_load_41, %branch236 ], [ %a_7_load_41, %branch237 ], [ %a_8_load_26, %branch238 ]

]]></Node>
<StgValue><ssdm name="a_load_4_1_2_phi"/></StgValue>
</operation>

<operation id="1612" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_4_1_2 = sext i8 %a_load_4_1_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_4_1_2"/></StgValue>
</operation>

<operation id="1613" st_id="64" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_4_1_2 = mul i16 %tmp_4_1_2, %tmp_3_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_1_2"/></StgValue>
</operation>

<operation id="1614" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch369 [
    i4 0, label %branch362
    i4 1, label %branch363
    i4 2, label %branch364
    i4 3, label %branch365
    i4 4, label %branch366
    i4 5, label %branch367
    i4 6, label %branch368
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1615" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="8" op_0_bw="4">
<![CDATA[
branch368:0  %a_8_load_27 = load i8* %a_8_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_27"/></StgValue>
</operation>

<operation id="1616" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="8" op_0_bw="4">
<![CDATA[
branch367:0  %a_7_load_42 = load i8* %a_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_42"/></StgValue>
</operation>

<operation id="1617" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="8" op_0_bw="4">
<![CDATA[
branch366:0  %a_6_load_42 = load i8* %a_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_42"/></StgValue>
</operation>

<operation id="1618" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="8" op_0_bw="4">
<![CDATA[
branch365:0  %a_5_load_42 = load i8* %a_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_42"/></StgValue>
</operation>

<operation id="1619" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="8" op_0_bw="4">
<![CDATA[
branch364:0  %a_4_load_42 = load i8* %a_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_42"/></StgValue>
</operation>

<operation id="1620" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="8" op_0_bw="4">
<![CDATA[
branch363:0  %a_3_load_42 = load i8* %a_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_42"/></StgValue>
</operation>

<operation id="1621" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="8" op_0_bw="4">
<![CDATA[
branch362:0  %a_2_load_42 = load i8* %a_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_42"/></StgValue>
</operation>

<operation id="1622" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="8" op_0_bw="4">
<![CDATA[
branch369:0  %a_9_load_12 = load i8* %a_9_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_12"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1623" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="8" op_0_bw="4">
<![CDATA[
branch368:0  %a_8_load_27 = load i8* %a_8_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_27"/></StgValue>
</operation>

<operation id="1624" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="0" op_0_bw="0">
<![CDATA[
branch368:1  br label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1625" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="8" op_0_bw="4">
<![CDATA[
branch367:0  %a_7_load_42 = load i8* %a_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_42"/></StgValue>
</operation>

<operation id="1626" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="0">
<![CDATA[
branch367:1  br label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1627" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="8" op_0_bw="4">
<![CDATA[
branch366:0  %a_6_load_42 = load i8* %a_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_42"/></StgValue>
</operation>

<operation id="1628" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="0" op_0_bw="0">
<![CDATA[
branch366:1  br label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1629" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="8" op_0_bw="4">
<![CDATA[
branch365:0  %a_5_load_42 = load i8* %a_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_42"/></StgValue>
</operation>

<operation id="1630" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="0">
<![CDATA[
branch365:1  br label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1631" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="8" op_0_bw="4">
<![CDATA[
branch364:0  %a_4_load_42 = load i8* %a_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_42"/></StgValue>
</operation>

<operation id="1632" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="0" op_0_bw="0">
<![CDATA[
branch364:1  br label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1633" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="8" op_0_bw="4">
<![CDATA[
branch363:0  %a_3_load_42 = load i8* %a_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_42"/></StgValue>
</operation>

<operation id="1634" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="0">
<![CDATA[
branch363:1  br label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1635" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="8" op_0_bw="4">
<![CDATA[
branch362:0  %a_2_load_42 = load i8* %a_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_42"/></StgValue>
</operation>

<operation id="1636" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="0">
<![CDATA[
branch362:1  br label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1637" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="8" op_0_bw="4">
<![CDATA[
branch369:0  %a_9_load_12 = load i8* %a_9_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_12"/></StgValue>
</operation>

<operation id="1638" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="0">
<![CDATA[
branch369:1  br label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1639" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_4_2_0_phi = phi i8 [ %a_2_load_42, %branch362 ], [ %a_3_load_42, %branch363 ], [ %a_4_load_42, %branch364 ], [ %a_5_load_42, %branch365 ], [ %a_6_load_42, %branch366 ], [ %a_7_load_42, %branch367 ], [ %a_8_load_27, %branch368 ], [ %a_9_load_12, %branch369 ]

]]></Node>
<StgValue><ssdm name="a_load_4_2_0_phi"/></StgValue>
</operation>

<operation id="1640" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_4_2 = sext i8 %a_load_4_2_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="1641" st_id="65" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_4_2 = mul i16 %tmp_4_2, %tmp_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_2"/></StgValue>
</operation>

<operation id="1642" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch289 [
    i4 0, label %branch282
    i4 1, label %branch283
    i4 2, label %branch284
    i4 3, label %branch285
    i4 4, label %branch286
    i4 5, label %branch287
    i4 6, label %branch288
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1643" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="8" op_0_bw="4">
<![CDATA[
branch288:0  %a_8_load_28 = load i8* %a_8_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_28"/></StgValue>
</operation>

<operation id="1644" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="8" op_0_bw="4">
<![CDATA[
branch287:0  %a_7_load_43 = load i8* %a_7_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_43"/></StgValue>
</operation>

<operation id="1645" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="8" op_0_bw="4">
<![CDATA[
branch286:0  %a_6_load_43 = load i8* %a_6_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_43"/></StgValue>
</operation>

<operation id="1646" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="8" op_0_bw="4">
<![CDATA[
branch285:0  %a_5_load_43 = load i8* %a_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_43"/></StgValue>
</operation>

<operation id="1647" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="8" op_0_bw="4">
<![CDATA[
branch284:0  %a_4_load_43 = load i8* %a_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_43"/></StgValue>
</operation>

<operation id="1648" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="8" op_0_bw="4">
<![CDATA[
branch283:0  %a_3_load_43 = load i8* %a_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_43"/></StgValue>
</operation>

<operation id="1649" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="8" op_0_bw="4">
<![CDATA[
branch282:0  %a_2_load_43 = load i8* %a_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_43"/></StgValue>
</operation>

<operation id="1650" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="8" op_0_bw="4">
<![CDATA[
branch289:0  %a_9_load_13 = load i8* %a_9_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_13"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1651" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="8" op_0_bw="4">
<![CDATA[
branch288:0  %a_8_load_28 = load i8* %a_8_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_28"/></StgValue>
</operation>

<operation id="1652" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="0" op_0_bw="0">
<![CDATA[
branch288:1  br label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1653" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="8" op_0_bw="4">
<![CDATA[
branch287:0  %a_7_load_43 = load i8* %a_7_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_43"/></StgValue>
</operation>

<operation id="1654" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="0" op_0_bw="0">
<![CDATA[
branch287:1  br label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1655" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="8" op_0_bw="4">
<![CDATA[
branch286:0  %a_6_load_43 = load i8* %a_6_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_43"/></StgValue>
</operation>

<operation id="1656" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="0" op_0_bw="0">
<![CDATA[
branch286:1  br label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1657" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="8" op_0_bw="4">
<![CDATA[
branch285:0  %a_5_load_43 = load i8* %a_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_43"/></StgValue>
</operation>

<operation id="1658" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="0" op_0_bw="0">
<![CDATA[
branch285:1  br label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1659" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="8" op_0_bw="4">
<![CDATA[
branch284:0  %a_4_load_43 = load i8* %a_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_43"/></StgValue>
</operation>

<operation id="1660" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="0" op_0_bw="0">
<![CDATA[
branch284:1  br label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1661" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="8" op_0_bw="4">
<![CDATA[
branch283:0  %a_3_load_43 = load i8* %a_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_43"/></StgValue>
</operation>

<operation id="1662" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="0" op_0_bw="0">
<![CDATA[
branch283:1  br label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1663" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="8" op_0_bw="4">
<![CDATA[
branch282:0  %a_2_load_43 = load i8* %a_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_43"/></StgValue>
</operation>

<operation id="1664" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="0" op_0_bw="0">
<![CDATA[
branch282:1  br label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1665" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="8" op_0_bw="4">
<![CDATA[
branch289:0  %a_9_load_13 = load i8* %a_9_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_13"/></StgValue>
</operation>

<operation id="1666" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="0" op_0_bw="0">
<![CDATA[
branch289:1  br label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1667" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_4_2_1_phi = phi i8 [ %a_2_load_43, %branch282 ], [ %a_3_load_43, %branch283 ], [ %a_4_load_43, %branch284 ], [ %a_5_load_43, %branch285 ], [ %a_6_load_43, %branch286 ], [ %a_7_load_43, %branch287 ], [ %a_8_load_28, %branch288 ], [ %a_9_load_13, %branch289 ]

]]></Node>
<StgValue><ssdm name="a_load_4_2_1_phi"/></StgValue>
</operation>

<operation id="1668" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_4_2_1 = sext i8 %a_load_4_2_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_4_2_1"/></StgValue>
</operation>

<operation id="1669" st_id="66" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_4_2_1 = mul i16 %tmp_4_2_1, %tmp_3_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_2_1"/></StgValue>
</operation>

<operation id="1670" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch209 [
    i4 0, label %branch202
    i4 1, label %branch203
    i4 2, label %branch204
    i4 3, label %branch205
    i4 4, label %branch206
    i4 5, label %branch207
    i4 6, label %branch208
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1671" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="8" op_0_bw="4">
<![CDATA[
branch208:0  %a_8_load_29 = load i8* %a_8_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_29"/></StgValue>
</operation>

<operation id="1672" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="8" op_0_bw="4">
<![CDATA[
branch207:0  %a_7_load_44 = load i8* %a_7_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_44"/></StgValue>
</operation>

<operation id="1673" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="8" op_0_bw="4">
<![CDATA[
branch206:0  %a_6_load_44 = load i8* %a_6_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_44"/></StgValue>
</operation>

<operation id="1674" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="8" op_0_bw="4">
<![CDATA[
branch205:0  %a_5_load_44 = load i8* %a_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_44"/></StgValue>
</operation>

<operation id="1675" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="8" op_0_bw="4">
<![CDATA[
branch204:0  %a_4_load_44 = load i8* %a_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_44"/></StgValue>
</operation>

<operation id="1676" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="8" op_0_bw="4">
<![CDATA[
branch203:0  %a_3_load_44 = load i8* %a_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_44"/></StgValue>
</operation>

<operation id="1677" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="8" op_0_bw="4">
<![CDATA[
branch202:0  %a_2_load_44 = load i8* %a_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_44"/></StgValue>
</operation>

<operation id="1678" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="8" op_0_bw="4">
<![CDATA[
branch209:0  %a_9_load_14 = load i8* %a_9_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_14"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1679" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="8" op_0_bw="4">
<![CDATA[
branch208:0  %a_8_load_29 = load i8* %a_8_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_29"/></StgValue>
</operation>

<operation id="1680" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="0" op_0_bw="0">
<![CDATA[
branch208:1  br label %51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1681" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="8" op_0_bw="4">
<![CDATA[
branch207:0  %a_7_load_44 = load i8* %a_7_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_44"/></StgValue>
</operation>

<operation id="1682" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="0" op_0_bw="0">
<![CDATA[
branch207:1  br label %51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1683" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="8" op_0_bw="4">
<![CDATA[
branch206:0  %a_6_load_44 = load i8* %a_6_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_44"/></StgValue>
</operation>

<operation id="1684" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="0" op_0_bw="0">
<![CDATA[
branch206:1  br label %51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1685" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="8" op_0_bw="4">
<![CDATA[
branch205:0  %a_5_load_44 = load i8* %a_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_44"/></StgValue>
</operation>

<operation id="1686" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="0" op_0_bw="0">
<![CDATA[
branch205:1  br label %51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1687" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="8" op_0_bw="4">
<![CDATA[
branch204:0  %a_4_load_44 = load i8* %a_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_44"/></StgValue>
</operation>

<operation id="1688" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="0" op_0_bw="0">
<![CDATA[
branch204:1  br label %51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1689" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="8" op_0_bw="4">
<![CDATA[
branch203:0  %a_3_load_44 = load i8* %a_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_44"/></StgValue>
</operation>

<operation id="1690" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="0" op_0_bw="0">
<![CDATA[
branch203:1  br label %51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1691" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="8" op_0_bw="4">
<![CDATA[
branch202:0  %a_2_load_44 = load i8* %a_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_44"/></StgValue>
</operation>

<operation id="1692" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="0" op_0_bw="0">
<![CDATA[
branch202:1  br label %51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1693" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="8" op_0_bw="4">
<![CDATA[
branch209:0  %a_9_load_14 = load i8* %a_9_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_14"/></StgValue>
</operation>

<operation id="1694" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="0">
<![CDATA[
branch209:1  br label %51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1695" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_4_2_2_phi = phi i8 [ %a_2_load_44, %branch202 ], [ %a_3_load_44, %branch203 ], [ %a_4_load_44, %branch204 ], [ %a_5_load_44, %branch205 ], [ %a_6_load_44, %branch206 ], [ %a_7_load_44, %branch207 ], [ %a_8_load_29, %branch208 ], [ %a_9_load_14, %branch209 ]

]]></Node>
<StgValue><ssdm name="a_load_4_2_2_phi"/></StgValue>
</operation>

<operation id="1696" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_4_2_2 = sext i8 %a_load_4_2_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_4_2_2"/></StgValue>
</operation>

<operation id="1697" st_id="68" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_4_2_2 = mul i16 %tmp_4_2_2, %tmp_3_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_2_2"/></StgValue>
</operation>

<operation id="1698" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp28 = add i16 %tmp_7_4_2, %tmp_7_4_2_1

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="1699" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp29 = add i16 %tmp_7_4_1_2, %tmp_7_4_1_1

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="1700" st_id="68" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp32 = add i16 %tmp_7_4_0_2, %tmp_7_4_2_2

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="1701" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp33 = add i16 %tmp32, %tmp_7_4_1

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1702" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp30 = add i16 %tmp29, %tmp28

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="1703" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %tmp31 = add i16 %tmp_7_4_0_1, %tmp_7_4

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="1704" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp34 = add i16 %tmp33, %tmp31

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="1705" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %sum_2_4_2_2 = add i16 %tmp34, %tmp30

]]></Node>
<StgValue><ssdm name="sum_2_4_2_2"/></StgValue>
</operation>

<operation id="1706" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
:11  switch i3 %tmp_1, label %branch31175 [
    i3 0, label %branch24168
    i3 1, label %branch25169
    i3 2, label %branch26170
    i3 3, label %branch27171
    i3 -4, label %branch28172
    i3 -3, label %branch29173
    i3 -2, label %branch30174
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1707" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch30174:0  store i16 %sum_2_4_2_2, i16* %res_6_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1708" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="0" op_0_bw="0">
<![CDATA[
branch30174:1  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1709" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch29173:0  store i16 %sum_2_4_2_2, i16* %res_5_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1710" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="0" op_0_bw="0">
<![CDATA[
branch29173:1  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1711" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch28172:0  store i16 %sum_2_4_2_2, i16* %res_4_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1712" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="0" op_0_bw="0">
<![CDATA[
branch28172:1  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1713" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch27171:0  store i16 %sum_2_4_2_2, i16* %res_3_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1714" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="0" op_0_bw="0">
<![CDATA[
branch27171:1  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1715" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch26170:0  store i16 %sum_2_4_2_2, i16* %res_2_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1716" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="0" op_0_bw="0">
<![CDATA[
branch26170:1  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1717" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch25169:0  store i16 %sum_2_4_2_2, i16* %res_1_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1718" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="0" op_0_bw="0">
<![CDATA[
branch25169:1  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1719" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch24168:0  store i16 %sum_2_4_2_2, i16* %res_0_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1720" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="0" op_0_bw="0">
<![CDATA[
branch24168:1  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1721" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch31175:0  store i16 %sum_2_4_2_2, i16* %res_7_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1722" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="0" op_0_bw="0">
<![CDATA[
branch31175:1  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1723" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 %i, label %branch337 [
    i4 0, label %branch330
    i4 1, label %branch331
    i4 2, label %branch332
    i4 3, label %branch333
    i4 4, label %branch334
    i4 5, label %branch335
    i4 6, label %branch336
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1724" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="8" op_0_bw="4">
<![CDATA[
branch336:0  %a_6_load_45 = load i8* %a_6_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_45"/></StgValue>
</operation>

<operation id="1725" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="8" op_0_bw="4">
<![CDATA[
branch335:0  %a_5_load_45 = load i8* %a_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_45"/></StgValue>
</operation>

<operation id="1726" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="8" op_0_bw="4">
<![CDATA[
branch334:0  %a_4_load_45 = load i8* %a_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_45"/></StgValue>
</operation>

<operation id="1727" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="8" op_0_bw="4">
<![CDATA[
branch333:0  %a_3_load_45 = load i8* %a_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_45"/></StgValue>
</operation>

<operation id="1728" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="8" op_0_bw="4">
<![CDATA[
branch332:0  %a_2_load_45 = load i8* %a_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_45"/></StgValue>
</operation>

<operation id="1729" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="8" op_0_bw="4">
<![CDATA[
branch331:0  %a_1_load_30 = load i8* %a_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_30"/></StgValue>
</operation>

<operation id="1730" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="8" op_0_bw="4">
<![CDATA[
branch330:0  %a_0_load_15 = load i8* %a_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_15"/></StgValue>
</operation>

<operation id="1731" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="8" op_0_bw="4">
<![CDATA[
branch337:0  %a_7_load_45 = load i8* %a_7_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_45"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1732" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="8" op_0_bw="4">
<![CDATA[
branch336:0  %a_6_load_45 = load i8* %a_6_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_45"/></StgValue>
</operation>

<operation id="1733" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="0" op_0_bw="0">
<![CDATA[
branch336:1  br label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1734" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="8" op_0_bw="4">
<![CDATA[
branch335:0  %a_5_load_45 = load i8* %a_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_45"/></StgValue>
</operation>

<operation id="1735" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="0" op_0_bw="0">
<![CDATA[
branch335:1  br label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1736" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="8" op_0_bw="4">
<![CDATA[
branch334:0  %a_4_load_45 = load i8* %a_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_45"/></StgValue>
</operation>

<operation id="1737" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="0" op_0_bw="0">
<![CDATA[
branch334:1  br label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1738" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="8" op_0_bw="4">
<![CDATA[
branch333:0  %a_3_load_45 = load i8* %a_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_45"/></StgValue>
</operation>

<operation id="1739" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="0" op_0_bw="0">
<![CDATA[
branch333:1  br label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1740" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="8" op_0_bw="4">
<![CDATA[
branch332:0  %a_2_load_45 = load i8* %a_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_45"/></StgValue>
</operation>

<operation id="1741" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="0">
<![CDATA[
branch332:1  br label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1742" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="8" op_0_bw="4">
<![CDATA[
branch331:0  %a_1_load_30 = load i8* %a_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_30"/></StgValue>
</operation>

<operation id="1743" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="0" op_0_bw="0">
<![CDATA[
branch331:1  br label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1744" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="8" op_0_bw="4">
<![CDATA[
branch330:0  %a_0_load_15 = load i8* %a_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_15"/></StgValue>
</operation>

<operation id="1745" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="0" op_0_bw="0">
<![CDATA[
branch330:1  br label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1746" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="8" op_0_bw="4">
<![CDATA[
branch337:0  %a_7_load_45 = load i8* %a_7_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_45"/></StgValue>
</operation>

<operation id="1747" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="0" op_0_bw="0">
<![CDATA[
branch337:1  br label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1748" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_5_0_0_phi = phi i8 [ %a_0_load_15, %branch330 ], [ %a_1_load_30, %branch331 ], [ %a_2_load_45, %branch332 ], [ %a_3_load_45, %branch333 ], [ %a_4_load_45, %branch334 ], [ %a_5_load_45, %branch335 ], [ %a_6_load_45, %branch336 ], [ %a_7_load_45, %branch337 ]

]]></Node>
<StgValue><ssdm name="a_load_5_0_0_phi"/></StgValue>
</operation>

<operation id="1749" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_5 = sext i8 %a_load_5_0_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1750" st_id="71" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_5 = mul i16 %tmp_5, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_5"/></StgValue>
</operation>

<operation id="1751" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch257 [
    i4 0, label %branch250
    i4 1, label %branch251
    i4 2, label %branch252
    i4 3, label %branch253
    i4 4, label %branch254
    i4 5, label %branch255
    i4 6, label %branch256
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1752" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="8" op_0_bw="4">
<![CDATA[
branch256:0  %a_6_load_46 = load i8* %a_6_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_46"/></StgValue>
</operation>

<operation id="1753" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="8" op_0_bw="4">
<![CDATA[
branch255:0  %a_5_load_46 = load i8* %a_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_46"/></StgValue>
</operation>

<operation id="1754" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="8" op_0_bw="4">
<![CDATA[
branch254:0  %a_4_load_46 = load i8* %a_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_46"/></StgValue>
</operation>

<operation id="1755" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="8" op_0_bw="4">
<![CDATA[
branch253:0  %a_3_load_46 = load i8* %a_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_46"/></StgValue>
</operation>

<operation id="1756" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="8" op_0_bw="4">
<![CDATA[
branch252:0  %a_2_load_46 = load i8* %a_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_46"/></StgValue>
</operation>

<operation id="1757" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="8" op_0_bw="4">
<![CDATA[
branch251:0  %a_1_load_31 = load i8* %a_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_31"/></StgValue>
</operation>

<operation id="1758" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="8" op_0_bw="4">
<![CDATA[
branch250:0  %a_0_load_16 = load i8* %a_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_16"/></StgValue>
</operation>

<operation id="1759" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="8" op_0_bw="4">
<![CDATA[
branch257:0  %a_7_load_46 = load i8* %a_7_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_46"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1760" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="8" op_0_bw="4">
<![CDATA[
branch256:0  %a_6_load_46 = load i8* %a_6_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_46"/></StgValue>
</operation>

<operation id="1761" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="0" op_0_bw="0">
<![CDATA[
branch256:1  br label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1762" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="8" op_0_bw="4">
<![CDATA[
branch255:0  %a_5_load_46 = load i8* %a_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_46"/></StgValue>
</operation>

<operation id="1763" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="0" op_0_bw="0">
<![CDATA[
branch255:1  br label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1764" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="8" op_0_bw="4">
<![CDATA[
branch254:0  %a_4_load_46 = load i8* %a_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_46"/></StgValue>
</operation>

<operation id="1765" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="0" op_0_bw="0">
<![CDATA[
branch254:1  br label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1766" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="8" op_0_bw="4">
<![CDATA[
branch253:0  %a_3_load_46 = load i8* %a_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_46"/></StgValue>
</operation>

<operation id="1767" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="0" op_0_bw="0">
<![CDATA[
branch253:1  br label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1768" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="8" op_0_bw="4">
<![CDATA[
branch252:0  %a_2_load_46 = load i8* %a_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_46"/></StgValue>
</operation>

<operation id="1769" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="0" op_0_bw="0">
<![CDATA[
branch252:1  br label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1770" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="8" op_0_bw="4">
<![CDATA[
branch251:0  %a_1_load_31 = load i8* %a_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_31"/></StgValue>
</operation>

<operation id="1771" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="0" op_0_bw="0">
<![CDATA[
branch251:1  br label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1772" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="8" op_0_bw="4">
<![CDATA[
branch250:0  %a_0_load_16 = load i8* %a_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_16"/></StgValue>
</operation>

<operation id="1773" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="0" op_0_bw="0">
<![CDATA[
branch250:1  br label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1774" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="8" op_0_bw="4">
<![CDATA[
branch257:0  %a_7_load_46 = load i8* %a_7_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_46"/></StgValue>
</operation>

<operation id="1775" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="0" op_0_bw="0">
<![CDATA[
branch257:1  br label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1776" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_5_0_1_phi = phi i8 [ %a_0_load_16, %branch250 ], [ %a_1_load_31, %branch251 ], [ %a_2_load_46, %branch252 ], [ %a_3_load_46, %branch253 ], [ %a_4_load_46, %branch254 ], [ %a_5_load_46, %branch255 ], [ %a_6_load_46, %branch256 ], [ %a_7_load_46, %branch257 ]

]]></Node>
<StgValue><ssdm name="a_load_5_0_1_phi"/></StgValue>
</operation>

<operation id="1777" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_5_0_1 = sext i8 %a_load_5_0_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="1778" st_id="72" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_5_0_1 = mul i16 %tmp_5_0_1, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_0_1"/></StgValue>
</operation>

<operation id="1779" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch177 [
    i4 0, label %branch170
    i4 1, label %branch171
    i4 2, label %branch172
    i4 3, label %branch173
    i4 4, label %branch174
    i4 5, label %branch175
    i4 6, label %branch176
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1780" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="8" op_0_bw="4">
<![CDATA[
branch176:0  %a_6_load_47 = load i8* %a_6_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_47"/></StgValue>
</operation>

<operation id="1781" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="8" op_0_bw="4">
<![CDATA[
branch175:0  %a_5_load_47 = load i8* %a_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_47"/></StgValue>
</operation>

<operation id="1782" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="8" op_0_bw="4">
<![CDATA[
branch174:0  %a_4_load_47 = load i8* %a_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_47"/></StgValue>
</operation>

<operation id="1783" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="8" op_0_bw="4">
<![CDATA[
branch173:0  %a_3_load_47 = load i8* %a_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_47"/></StgValue>
</operation>

<operation id="1784" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="8" op_0_bw="4">
<![CDATA[
branch172:0  %a_2_load_47 = load i8* %a_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_47"/></StgValue>
</operation>

<operation id="1785" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="8" op_0_bw="4">
<![CDATA[
branch171:0  %a_1_load_32 = load i8* %a_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_32"/></StgValue>
</operation>

<operation id="1786" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="8" op_0_bw="4">
<![CDATA[
branch170:0  %a_0_load_17 = load i8* %a_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_17"/></StgValue>
</operation>

<operation id="1787" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="8" op_0_bw="4">
<![CDATA[
branch177:0  %a_7_load_47 = load i8* %a_7_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_47"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1788" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="8" op_0_bw="4">
<![CDATA[
branch176:0  %a_6_load_47 = load i8* %a_6_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_47"/></StgValue>
</operation>

<operation id="1789" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="0" op_0_bw="0">
<![CDATA[
branch176:1  br label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1790" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="8" op_0_bw="4">
<![CDATA[
branch175:0  %a_5_load_47 = load i8* %a_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_47"/></StgValue>
</operation>

<operation id="1791" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="0" op_0_bw="0">
<![CDATA[
branch175:1  br label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1792" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="8" op_0_bw="4">
<![CDATA[
branch174:0  %a_4_load_47 = load i8* %a_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_47"/></StgValue>
</operation>

<operation id="1793" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="0" op_0_bw="0">
<![CDATA[
branch174:1  br label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1794" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="8" op_0_bw="4">
<![CDATA[
branch173:0  %a_3_load_47 = load i8* %a_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_47"/></StgValue>
</operation>

<operation id="1795" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="0" op_0_bw="0">
<![CDATA[
branch173:1  br label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1796" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="8" op_0_bw="4">
<![CDATA[
branch172:0  %a_2_load_47 = load i8* %a_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_47"/></StgValue>
</operation>

<operation id="1797" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="0" op_0_bw="0">
<![CDATA[
branch172:1  br label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1798" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="8" op_0_bw="4">
<![CDATA[
branch171:0  %a_1_load_32 = load i8* %a_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_32"/></StgValue>
</operation>

<operation id="1799" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="0" op_0_bw="0">
<![CDATA[
branch171:1  br label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1800" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="8" op_0_bw="4">
<![CDATA[
branch170:0  %a_0_load_17 = load i8* %a_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_17"/></StgValue>
</operation>

<operation id="1801" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="0" op_0_bw="0">
<![CDATA[
branch170:1  br label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1802" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="8" op_0_bw="4">
<![CDATA[
branch177:0  %a_7_load_47 = load i8* %a_7_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_47"/></StgValue>
</operation>

<operation id="1803" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="0" op_0_bw="0">
<![CDATA[
branch177:1  br label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1804" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_5_0_2_phi = phi i8 [ %a_0_load_17, %branch170 ], [ %a_1_load_32, %branch171 ], [ %a_2_load_47, %branch172 ], [ %a_3_load_47, %branch173 ], [ %a_4_load_47, %branch174 ], [ %a_5_load_47, %branch175 ], [ %a_6_load_47, %branch176 ], [ %a_7_load_47, %branch177 ]

]]></Node>
<StgValue><ssdm name="a_load_5_0_2_phi"/></StgValue>
</operation>

<operation id="1805" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_5_0_2 = sext i8 %a_load_5_0_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="1806" st_id="73" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_5_0_2 = mul i16 %tmp_5_0_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_0_2"/></StgValue>
</operation>

<operation id="1807" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch308 [
    i4 0, label %branch301
    i4 1, label %branch302
    i4 2, label %branch303
    i4 3, label %branch304
    i4 4, label %branch305
    i4 5, label %branch306
    i4 6, label %branch307
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1808" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="8" op_0_bw="4">
<![CDATA[
branch307:0  %a_7_load_48 = load i8* %a_7_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_48"/></StgValue>
</operation>

<operation id="1809" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="8" op_0_bw="4">
<![CDATA[
branch306:0  %a_6_load_48 = load i8* %a_6_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_48"/></StgValue>
</operation>

<operation id="1810" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="8" op_0_bw="4">
<![CDATA[
branch305:0  %a_5_load_48 = load i8* %a_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_48"/></StgValue>
</operation>

<operation id="1811" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="8" op_0_bw="4">
<![CDATA[
branch304:0  %a_4_load_48 = load i8* %a_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_48"/></StgValue>
</operation>

<operation id="1812" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="8" op_0_bw="4">
<![CDATA[
branch303:0  %a_3_load_48 = load i8* %a_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_48"/></StgValue>
</operation>

<operation id="1813" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="8" op_0_bw="4">
<![CDATA[
branch302:0  %a_2_load_48 = load i8* %a_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_48"/></StgValue>
</operation>

<operation id="1814" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="8" op_0_bw="4">
<![CDATA[
branch301:0  %a_1_load_33 = load i8* %a_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_33"/></StgValue>
</operation>

<operation id="1815" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="8" op_0_bw="4">
<![CDATA[
branch308:0  %a_8_load_30 = load i8* %a_8_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_30"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1816" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="8" op_0_bw="4">
<![CDATA[
branch307:0  %a_7_load_48 = load i8* %a_7_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_48"/></StgValue>
</operation>

<operation id="1817" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="0" op_0_bw="0">
<![CDATA[
branch307:1  br label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1818" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="8" op_0_bw="4">
<![CDATA[
branch306:0  %a_6_load_48 = load i8* %a_6_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_48"/></StgValue>
</operation>

<operation id="1819" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="0" op_0_bw="0">
<![CDATA[
branch306:1  br label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1820" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="8" op_0_bw="4">
<![CDATA[
branch305:0  %a_5_load_48 = load i8* %a_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_48"/></StgValue>
</operation>

<operation id="1821" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="0" op_0_bw="0">
<![CDATA[
branch305:1  br label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1822" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="8" op_0_bw="4">
<![CDATA[
branch304:0  %a_4_load_48 = load i8* %a_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_48"/></StgValue>
</operation>

<operation id="1823" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="0" op_0_bw="0">
<![CDATA[
branch304:1  br label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1824" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="8" op_0_bw="4">
<![CDATA[
branch303:0  %a_3_load_48 = load i8* %a_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_48"/></StgValue>
</operation>

<operation id="1825" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="0" op_0_bw="0">
<![CDATA[
branch303:1  br label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1826" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="8" op_0_bw="4">
<![CDATA[
branch302:0  %a_2_load_48 = load i8* %a_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_48"/></StgValue>
</operation>

<operation id="1827" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="0" op_0_bw="0">
<![CDATA[
branch302:1  br label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1828" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="8" op_0_bw="4">
<![CDATA[
branch301:0  %a_1_load_33 = load i8* %a_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_33"/></StgValue>
</operation>

<operation id="1829" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="0" op_0_bw="0">
<![CDATA[
branch301:1  br label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1830" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="8" op_0_bw="4">
<![CDATA[
branch308:0  %a_8_load_30 = load i8* %a_8_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_30"/></StgValue>
</operation>

<operation id="1831" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="0" op_0_bw="0">
<![CDATA[
branch308:1  br label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1832" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_5_1_0_phi = phi i8 [ %a_1_load_33, %branch301 ], [ %a_2_load_48, %branch302 ], [ %a_3_load_48, %branch303 ], [ %a_4_load_48, %branch304 ], [ %a_5_load_48, %branch305 ], [ %a_6_load_48, %branch306 ], [ %a_7_load_48, %branch307 ], [ %a_8_load_30, %branch308 ]

]]></Node>
<StgValue><ssdm name="a_load_5_1_0_phi"/></StgValue>
</operation>

<operation id="1833" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_5_1 = sext i8 %a_load_5_1_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="1834" st_id="74" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_5_1 = mul i16 %tmp_5_1, %tmp_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_1"/></StgValue>
</operation>

<operation id="1835" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch228 [
    i4 0, label %branch221
    i4 1, label %branch222
    i4 2, label %branch223
    i4 3, label %branch224
    i4 4, label %branch225
    i4 5, label %branch226
    i4 6, label %branch227
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1836" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="8" op_0_bw="4">
<![CDATA[
branch227:0  %a_7_load_49 = load i8* %a_7_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_49"/></StgValue>
</operation>

<operation id="1837" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="8" op_0_bw="4">
<![CDATA[
branch226:0  %a_6_load_49 = load i8* %a_6_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_49"/></StgValue>
</operation>

<operation id="1838" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="8" op_0_bw="4">
<![CDATA[
branch225:0  %a_5_load_49 = load i8* %a_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_49"/></StgValue>
</operation>

<operation id="1839" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="8" op_0_bw="4">
<![CDATA[
branch224:0  %a_4_load_49 = load i8* %a_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_49"/></StgValue>
</operation>

<operation id="1840" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="8" op_0_bw="4">
<![CDATA[
branch223:0  %a_3_load_49 = load i8* %a_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_49"/></StgValue>
</operation>

<operation id="1841" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="8" op_0_bw="4">
<![CDATA[
branch222:0  %a_2_load_49 = load i8* %a_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_49"/></StgValue>
</operation>

<operation id="1842" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="8" op_0_bw="4">
<![CDATA[
branch221:0  %a_1_load_34 = load i8* %a_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_34"/></StgValue>
</operation>

<operation id="1843" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="8" op_0_bw="4">
<![CDATA[
branch228:0  %a_8_load_31 = load i8* %a_8_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_31"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1844" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="8" op_0_bw="4">
<![CDATA[
branch227:0  %a_7_load_49 = load i8* %a_7_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_49"/></StgValue>
</operation>

<operation id="1845" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="0" op_0_bw="0">
<![CDATA[
branch227:1  br label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1846" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="8" op_0_bw="4">
<![CDATA[
branch226:0  %a_6_load_49 = load i8* %a_6_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_49"/></StgValue>
</operation>

<operation id="1847" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="0" op_0_bw="0">
<![CDATA[
branch226:1  br label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1848" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="8" op_0_bw="4">
<![CDATA[
branch225:0  %a_5_load_49 = load i8* %a_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_49"/></StgValue>
</operation>

<operation id="1849" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="0" op_0_bw="0">
<![CDATA[
branch225:1  br label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1850" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="8" op_0_bw="4">
<![CDATA[
branch224:0  %a_4_load_49 = load i8* %a_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_49"/></StgValue>
</operation>

<operation id="1851" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="0" op_0_bw="0">
<![CDATA[
branch224:1  br label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1852" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="8" op_0_bw="4">
<![CDATA[
branch223:0  %a_3_load_49 = load i8* %a_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_49"/></StgValue>
</operation>

<operation id="1853" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="0" op_0_bw="0">
<![CDATA[
branch223:1  br label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1854" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="8" op_0_bw="4">
<![CDATA[
branch222:0  %a_2_load_49 = load i8* %a_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_49"/></StgValue>
</operation>

<operation id="1855" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="0">
<![CDATA[
branch222:1  br label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1856" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="8" op_0_bw="4">
<![CDATA[
branch221:0  %a_1_load_34 = load i8* %a_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_34"/></StgValue>
</operation>

<operation id="1857" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="0" op_0_bw="0">
<![CDATA[
branch221:1  br label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1858" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="8" op_0_bw="4">
<![CDATA[
branch228:0  %a_8_load_31 = load i8* %a_8_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_31"/></StgValue>
</operation>

<operation id="1859" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="0" op_0_bw="0">
<![CDATA[
branch228:1  br label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1860" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_5_1_1_phi = phi i8 [ %a_1_load_34, %branch221 ], [ %a_2_load_49, %branch222 ], [ %a_3_load_49, %branch223 ], [ %a_4_load_49, %branch224 ], [ %a_5_load_49, %branch225 ], [ %a_6_load_49, %branch226 ], [ %a_7_load_49, %branch227 ], [ %a_8_load_31, %branch228 ]

]]></Node>
<StgValue><ssdm name="a_load_5_1_1_phi"/></StgValue>
</operation>

<operation id="1861" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_5_1_1 = sext i8 %a_load_5_1_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_5_1_1"/></StgValue>
</operation>

<operation id="1862" st_id="75" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_5_1_1 = mul i16 %tmp_5_1_1, %tmp_3_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_1_1"/></StgValue>
</operation>

<operation id="1863" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch148 [
    i4 0, label %branch141
    i4 1, label %branch142
    i4 2, label %branch143
    i4 3, label %branch144
    i4 4, label %branch145
    i4 5, label %branch146
    i4 6, label %branch147
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1864" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="8" op_0_bw="4">
<![CDATA[
branch147:0  %a_7_load_50 = load i8* %a_7_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_50"/></StgValue>
</operation>

<operation id="1865" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="8" op_0_bw="4">
<![CDATA[
branch146:0  %a_6_load_50 = load i8* %a_6_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_50"/></StgValue>
</operation>

<operation id="1866" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="8" op_0_bw="4">
<![CDATA[
branch145:0  %a_5_load_50 = load i8* %a_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_50"/></StgValue>
</operation>

<operation id="1867" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="8" op_0_bw="4">
<![CDATA[
branch144:0  %a_4_load_50 = load i8* %a_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_50"/></StgValue>
</operation>

<operation id="1868" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="8" op_0_bw="4">
<![CDATA[
branch143:0  %a_3_load_50 = load i8* %a_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_50"/></StgValue>
</operation>

<operation id="1869" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="8" op_0_bw="4">
<![CDATA[
branch142:0  %a_2_load_50 = load i8* %a_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_50"/></StgValue>
</operation>

<operation id="1870" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="8" op_0_bw="4">
<![CDATA[
branch141:0  %a_1_load_35 = load i8* %a_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_35"/></StgValue>
</operation>

<operation id="1871" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="8" op_0_bw="4">
<![CDATA[
branch148:0  %a_8_load_32 = load i8* %a_8_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_32"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1872" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="8" op_0_bw="4">
<![CDATA[
branch147:0  %a_7_load_50 = load i8* %a_7_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_50"/></StgValue>
</operation>

<operation id="1873" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="0" op_0_bw="0">
<![CDATA[
branch147:1  br label %58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1874" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="8" op_0_bw="4">
<![CDATA[
branch146:0  %a_6_load_50 = load i8* %a_6_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_50"/></StgValue>
</operation>

<operation id="1875" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="0" op_0_bw="0">
<![CDATA[
branch146:1  br label %58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1876" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="8" op_0_bw="4">
<![CDATA[
branch145:0  %a_5_load_50 = load i8* %a_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_50"/></StgValue>
</operation>

<operation id="1877" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="0" op_0_bw="0">
<![CDATA[
branch145:1  br label %58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1878" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="8" op_0_bw="4">
<![CDATA[
branch144:0  %a_4_load_50 = load i8* %a_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_50"/></StgValue>
</operation>

<operation id="1879" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="0" op_0_bw="0">
<![CDATA[
branch144:1  br label %58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1880" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="8" op_0_bw="4">
<![CDATA[
branch143:0  %a_3_load_50 = load i8* %a_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_50"/></StgValue>
</operation>

<operation id="1881" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="0" op_0_bw="0">
<![CDATA[
branch143:1  br label %58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1882" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="8" op_0_bw="4">
<![CDATA[
branch142:0  %a_2_load_50 = load i8* %a_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_50"/></StgValue>
</operation>

<operation id="1883" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="0" op_0_bw="0">
<![CDATA[
branch142:1  br label %58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1884" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="8" op_0_bw="4">
<![CDATA[
branch141:0  %a_1_load_35 = load i8* %a_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_35"/></StgValue>
</operation>

<operation id="1885" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="0" op_0_bw="0">
<![CDATA[
branch141:1  br label %58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1886" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="8" op_0_bw="4">
<![CDATA[
branch148:0  %a_8_load_32 = load i8* %a_8_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_32"/></StgValue>
</operation>

<operation id="1887" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="0" op_0_bw="0">
<![CDATA[
branch148:1  br label %58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1888" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_5_1_2_phi = phi i8 [ %a_1_load_35, %branch141 ], [ %a_2_load_50, %branch142 ], [ %a_3_load_50, %branch143 ], [ %a_4_load_50, %branch144 ], [ %a_5_load_50, %branch145 ], [ %a_6_load_50, %branch146 ], [ %a_7_load_50, %branch147 ], [ %a_8_load_32, %branch148 ]

]]></Node>
<StgValue><ssdm name="a_load_5_1_2_phi"/></StgValue>
</operation>

<operation id="1889" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_5_1_2 = sext i8 %a_load_5_1_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="1890" st_id="76" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_5_1_2 = mul i16 %tmp_5_1_2, %tmp_3_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_1_2"/></StgValue>
</operation>

<operation id="1891" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch279 [
    i4 0, label %branch272
    i4 1, label %branch273
    i4 2, label %branch274
    i4 3, label %branch275
    i4 4, label %branch276
    i4 5, label %branch277
    i4 6, label %branch278
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1892" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="8" op_0_bw="4">
<![CDATA[
branch278:0  %a_8_load_33 = load i8* %a_8_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_33"/></StgValue>
</operation>

<operation id="1893" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="8" op_0_bw="4">
<![CDATA[
branch277:0  %a_7_load_51 = load i8* %a_7_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_51"/></StgValue>
</operation>

<operation id="1894" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="8" op_0_bw="4">
<![CDATA[
branch276:0  %a_6_load_51 = load i8* %a_6_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_51"/></StgValue>
</operation>

<operation id="1895" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="8" op_0_bw="4">
<![CDATA[
branch275:0  %a_5_load_51 = load i8* %a_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_51"/></StgValue>
</operation>

<operation id="1896" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="8" op_0_bw="4">
<![CDATA[
branch274:0  %a_4_load_51 = load i8* %a_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_51"/></StgValue>
</operation>

<operation id="1897" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="8" op_0_bw="4">
<![CDATA[
branch273:0  %a_3_load_51 = load i8* %a_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_51"/></StgValue>
</operation>

<operation id="1898" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="8" op_0_bw="4">
<![CDATA[
branch272:0  %a_2_load_51 = load i8* %a_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_51"/></StgValue>
</operation>

<operation id="1899" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="8" op_0_bw="4">
<![CDATA[
branch279:0  %a_9_load_15 = load i8* %a_9_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_15"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1900" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="8" op_0_bw="4">
<![CDATA[
branch278:0  %a_8_load_33 = load i8* %a_8_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_33"/></StgValue>
</operation>

<operation id="1901" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="0" op_0_bw="0">
<![CDATA[
branch278:1  br label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1902" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="8" op_0_bw="4">
<![CDATA[
branch277:0  %a_7_load_51 = load i8* %a_7_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_51"/></StgValue>
</operation>

<operation id="1903" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="0" op_0_bw="0">
<![CDATA[
branch277:1  br label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1904" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="8" op_0_bw="4">
<![CDATA[
branch276:0  %a_6_load_51 = load i8* %a_6_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_51"/></StgValue>
</operation>

<operation id="1905" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="0" op_0_bw="0">
<![CDATA[
branch276:1  br label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1906" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="8" op_0_bw="4">
<![CDATA[
branch275:0  %a_5_load_51 = load i8* %a_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_51"/></StgValue>
</operation>

<operation id="1907" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="0" op_0_bw="0">
<![CDATA[
branch275:1  br label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1908" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="8" op_0_bw="4">
<![CDATA[
branch274:0  %a_4_load_51 = load i8* %a_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_51"/></StgValue>
</operation>

<operation id="1909" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="0" op_0_bw="0">
<![CDATA[
branch274:1  br label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1910" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="8" op_0_bw="4">
<![CDATA[
branch273:0  %a_3_load_51 = load i8* %a_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_51"/></StgValue>
</operation>

<operation id="1911" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="0" op_0_bw="0">
<![CDATA[
branch273:1  br label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1912" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="8" op_0_bw="4">
<![CDATA[
branch272:0  %a_2_load_51 = load i8* %a_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_51"/></StgValue>
</operation>

<operation id="1913" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="0" op_0_bw="0">
<![CDATA[
branch272:1  br label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1914" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="8" op_0_bw="4">
<![CDATA[
branch279:0  %a_9_load_15 = load i8* %a_9_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_15"/></StgValue>
</operation>

<operation id="1915" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="0" op_0_bw="0">
<![CDATA[
branch279:1  br label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1916" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_5_2_0_phi = phi i8 [ %a_2_load_51, %branch272 ], [ %a_3_load_51, %branch273 ], [ %a_4_load_51, %branch274 ], [ %a_5_load_51, %branch275 ], [ %a_6_load_51, %branch276 ], [ %a_7_load_51, %branch277 ], [ %a_8_load_33, %branch278 ], [ %a_9_load_15, %branch279 ]

]]></Node>
<StgValue><ssdm name="a_load_5_2_0_phi"/></StgValue>
</operation>

<operation id="1917" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_5_2 = sext i8 %a_load_5_2_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="1918" st_id="77" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_5_2 = mul i16 %tmp_5_2, %tmp_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_2"/></StgValue>
</operation>

<operation id="1919" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch199 [
    i4 0, label %branch192
    i4 1, label %branch193
    i4 2, label %branch194
    i4 3, label %branch195
    i4 4, label %branch196
    i4 5, label %branch197
    i4 6, label %branch198
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1920" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="8" op_0_bw="4">
<![CDATA[
branch198:0  %a_8_load_34 = load i8* %a_8_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_34"/></StgValue>
</operation>

<operation id="1921" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="8" op_0_bw="4">
<![CDATA[
branch197:0  %a_7_load_52 = load i8* %a_7_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_52"/></StgValue>
</operation>

<operation id="1922" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="8" op_0_bw="4">
<![CDATA[
branch196:0  %a_6_load_52 = load i8* %a_6_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_52"/></StgValue>
</operation>

<operation id="1923" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="8" op_0_bw="4">
<![CDATA[
branch195:0  %a_5_load_52 = load i8* %a_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_52"/></StgValue>
</operation>

<operation id="1924" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="8" op_0_bw="4">
<![CDATA[
branch194:0  %a_4_load_52 = load i8* %a_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_52"/></StgValue>
</operation>

<operation id="1925" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="8" op_0_bw="4">
<![CDATA[
branch193:0  %a_3_load_52 = load i8* %a_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_52"/></StgValue>
</operation>

<operation id="1926" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="8" op_0_bw="4">
<![CDATA[
branch192:0  %a_2_load_52 = load i8* %a_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_52"/></StgValue>
</operation>

<operation id="1927" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="8" op_0_bw="4">
<![CDATA[
branch199:0  %a_9_load_16 = load i8* %a_9_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_16"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1928" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="8" op_0_bw="4">
<![CDATA[
branch198:0  %a_8_load_34 = load i8* %a_8_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_34"/></StgValue>
</operation>

<operation id="1929" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="0" op_0_bw="0">
<![CDATA[
branch198:1  br label %60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1930" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="8" op_0_bw="4">
<![CDATA[
branch197:0  %a_7_load_52 = load i8* %a_7_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_52"/></StgValue>
</operation>

<operation id="1931" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="0" op_0_bw="0">
<![CDATA[
branch197:1  br label %60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1932" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="8" op_0_bw="4">
<![CDATA[
branch196:0  %a_6_load_52 = load i8* %a_6_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_52"/></StgValue>
</operation>

<operation id="1933" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="0" op_0_bw="0">
<![CDATA[
branch196:1  br label %60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1934" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="8" op_0_bw="4">
<![CDATA[
branch195:0  %a_5_load_52 = load i8* %a_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_52"/></StgValue>
</operation>

<operation id="1935" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="0" op_0_bw="0">
<![CDATA[
branch195:1  br label %60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1936" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="8" op_0_bw="4">
<![CDATA[
branch194:0  %a_4_load_52 = load i8* %a_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_52"/></StgValue>
</operation>

<operation id="1937" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="0" op_0_bw="0">
<![CDATA[
branch194:1  br label %60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1938" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="8" op_0_bw="4">
<![CDATA[
branch193:0  %a_3_load_52 = load i8* %a_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_52"/></StgValue>
</operation>

<operation id="1939" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="0" op_0_bw="0">
<![CDATA[
branch193:1  br label %60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1940" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="8" op_0_bw="4">
<![CDATA[
branch192:0  %a_2_load_52 = load i8* %a_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_52"/></StgValue>
</operation>

<operation id="1941" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="0" op_0_bw="0">
<![CDATA[
branch192:1  br label %60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1942" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="8" op_0_bw="4">
<![CDATA[
branch199:0  %a_9_load_16 = load i8* %a_9_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_16"/></StgValue>
</operation>

<operation id="1943" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="0" op_0_bw="0">
<![CDATA[
branch199:1  br label %60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1944" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_5_2_1_phi = phi i8 [ %a_2_load_52, %branch192 ], [ %a_3_load_52, %branch193 ], [ %a_4_load_52, %branch194 ], [ %a_5_load_52, %branch195 ], [ %a_6_load_52, %branch196 ], [ %a_7_load_52, %branch197 ], [ %a_8_load_34, %branch198 ], [ %a_9_load_16, %branch199 ]

]]></Node>
<StgValue><ssdm name="a_load_5_2_1_phi"/></StgValue>
</operation>

<operation id="1945" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_5_2_1 = sext i8 %a_load_5_2_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>

<operation id="1946" st_id="78" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_5_2_1 = mul i16 %tmp_5_2_1, %tmp_3_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_2_1"/></StgValue>
</operation>

<operation id="1947" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch119 [
    i4 0, label %branch112
    i4 1, label %branch113
    i4 2, label %branch114
    i4 3, label %branch115
    i4 4, label %branch116
    i4 5, label %branch117
    i4 6, label %branch118
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1948" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="8" op_0_bw="4">
<![CDATA[
branch118:0  %a_8_load_35 = load i8* %a_8_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_35"/></StgValue>
</operation>

<operation id="1949" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="8" op_0_bw="4">
<![CDATA[
branch117:0  %a_7_load_53 = load i8* %a_7_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_53"/></StgValue>
</operation>

<operation id="1950" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="8" op_0_bw="4">
<![CDATA[
branch116:0  %a_6_load_53 = load i8* %a_6_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_53"/></StgValue>
</operation>

<operation id="1951" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="8" op_0_bw="4">
<![CDATA[
branch115:0  %a_5_load_53 = load i8* %a_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_53"/></StgValue>
</operation>

<operation id="1952" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="8" op_0_bw="4">
<![CDATA[
branch114:0  %a_4_load_53 = load i8* %a_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_53"/></StgValue>
</operation>

<operation id="1953" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="8" op_0_bw="4">
<![CDATA[
branch113:0  %a_3_load_53 = load i8* %a_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_53"/></StgValue>
</operation>

<operation id="1954" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="8" op_0_bw="4">
<![CDATA[
branch112:0  %a_2_load_53 = load i8* %a_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_53"/></StgValue>
</operation>

<operation id="1955" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="8" op_0_bw="4">
<![CDATA[
branch119:0  %a_9_load_17 = load i8* %a_9_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_17"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1956" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="8" op_0_bw="4">
<![CDATA[
branch118:0  %a_8_load_35 = load i8* %a_8_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_35"/></StgValue>
</operation>

<operation id="1957" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="0" op_0_bw="0">
<![CDATA[
branch118:1  br label %61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1958" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="8" op_0_bw="4">
<![CDATA[
branch117:0  %a_7_load_53 = load i8* %a_7_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_53"/></StgValue>
</operation>

<operation id="1959" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="0" op_0_bw="0">
<![CDATA[
branch117:1  br label %61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1960" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="8" op_0_bw="4">
<![CDATA[
branch116:0  %a_6_load_53 = load i8* %a_6_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_53"/></StgValue>
</operation>

<operation id="1961" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="0" op_0_bw="0">
<![CDATA[
branch116:1  br label %61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1962" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="8" op_0_bw="4">
<![CDATA[
branch115:0  %a_5_load_53 = load i8* %a_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_53"/></StgValue>
</operation>

<operation id="1963" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="0" op_0_bw="0">
<![CDATA[
branch115:1  br label %61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1964" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="8" op_0_bw="4">
<![CDATA[
branch114:0  %a_4_load_53 = load i8* %a_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_53"/></StgValue>
</operation>

<operation id="1965" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="0" op_0_bw="0">
<![CDATA[
branch114:1  br label %61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1966" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="8" op_0_bw="4">
<![CDATA[
branch113:0  %a_3_load_53 = load i8* %a_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_53"/></StgValue>
</operation>

<operation id="1967" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="0" op_0_bw="0">
<![CDATA[
branch113:1  br label %61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1968" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="8" op_0_bw="4">
<![CDATA[
branch112:0  %a_2_load_53 = load i8* %a_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_53"/></StgValue>
</operation>

<operation id="1969" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="0" op_0_bw="0">
<![CDATA[
branch112:1  br label %61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1970" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="8" op_0_bw="4">
<![CDATA[
branch119:0  %a_9_load_17 = load i8* %a_9_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_17"/></StgValue>
</operation>

<operation id="1971" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="0" op_0_bw="0">
<![CDATA[
branch119:1  br label %61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1972" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_5_2_2_phi = phi i8 [ %a_2_load_53, %branch112 ], [ %a_3_load_53, %branch113 ], [ %a_4_load_53, %branch114 ], [ %a_5_load_53, %branch115 ], [ %a_6_load_53, %branch116 ], [ %a_7_load_53, %branch117 ], [ %a_8_load_35, %branch118 ], [ %a_9_load_17, %branch119 ]

]]></Node>
<StgValue><ssdm name="a_load_5_2_2_phi"/></StgValue>
</operation>

<operation id="1973" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_5_2_2 = sext i8 %a_load_5_2_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_5_2_2"/></StgValue>
</operation>

<operation id="1974" st_id="80" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_5_2_2 = mul i16 %tmp_5_2_2, %tmp_3_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_2_2"/></StgValue>
</operation>

<operation id="1975" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp35 = add i16 %tmp_7_5_2, %tmp_7_5_2_1

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="1976" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp36 = add i16 %tmp_7_5_1_2, %tmp_7_5_1_1

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="1977" st_id="80" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp39 = add i16 %tmp_7_5_0_2, %tmp_7_5_2_2

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="1978" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp40 = add i16 %tmp39, %tmp_7_5_1

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1979" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp37 = add i16 %tmp36, %tmp35

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="1980" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %tmp38 = add i16 %tmp_7_5_0_1, %tmp_7_5

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="1981" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp41 = add i16 %tmp40, %tmp38

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="1982" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %sum_2_5_2_2 = add i16 %tmp41, %tmp37

]]></Node>
<StgValue><ssdm name="sum_2_5_2_2"/></StgValue>
</operation>

<operation id="1983" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
:11  switch i3 %tmp_1, label %branch23148 [
    i3 0, label %branch16141
    i3 1, label %branch17142
    i3 2, label %branch18143
    i3 3, label %branch19144
    i3 -4, label %branch20145
    i3 -3, label %branch21146
    i3 -2, label %branch22147
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1984" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch22147:0  store i16 %sum_2_5_2_2, i16* %res_6_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1985" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="0" op_0_bw="0">
<![CDATA[
branch22147:1  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1986" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch21146:0  store i16 %sum_2_5_2_2, i16* %res_5_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1987" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="0" op_0_bw="0">
<![CDATA[
branch21146:1  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1988" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch20145:0  store i16 %sum_2_5_2_2, i16* %res_4_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1989" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="0" op_0_bw="0">
<![CDATA[
branch20145:1  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1990" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch19144:0  store i16 %sum_2_5_2_2, i16* %res_3_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1991" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="0" op_0_bw="0">
<![CDATA[
branch19144:1  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1992" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch18143:0  store i16 %sum_2_5_2_2, i16* %res_2_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1993" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="0" op_0_bw="0">
<![CDATA[
branch18143:1  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1994" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch17142:0  store i16 %sum_2_5_2_2, i16* %res_1_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1995" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="0" op_0_bw="0">
<![CDATA[
branch17142:1  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1996" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch16141:0  store i16 %sum_2_5_2_2, i16* %res_0_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1997" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="0" op_0_bw="0">
<![CDATA[
branch16141:1  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1998" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch23148:0  store i16 %sum_2_5_2_2, i16* %res_7_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1999" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="0" op_0_bw="0">
<![CDATA[
branch23148:1  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2000" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 %i, label %branch247 [
    i4 0, label %branch240
    i4 1, label %branch241
    i4 2, label %branch242
    i4 3, label %branch243
    i4 4, label %branch244
    i4 5, label %branch245
    i4 6, label %branch246
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2001" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="8" op_0_bw="4">
<![CDATA[
branch246:0  %a_6_load_54 = load i8* %a_6_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_54"/></StgValue>
</operation>

<operation id="2002" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="8" op_0_bw="4">
<![CDATA[
branch245:0  %a_5_load_54 = load i8* %a_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_54"/></StgValue>
</operation>

<operation id="2003" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="8" op_0_bw="4">
<![CDATA[
branch244:0  %a_4_load_54 = load i8* %a_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_54"/></StgValue>
</operation>

<operation id="2004" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="8" op_0_bw="4">
<![CDATA[
branch243:0  %a_3_load_54 = load i8* %a_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_54"/></StgValue>
</operation>

<operation id="2005" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="8" op_0_bw="4">
<![CDATA[
branch242:0  %a_2_load_54 = load i8* %a_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_54"/></StgValue>
</operation>

<operation id="2006" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="8" op_0_bw="4">
<![CDATA[
branch241:0  %a_1_load_36 = load i8* %a_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_36"/></StgValue>
</operation>

<operation id="2007" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="8" op_0_bw="4">
<![CDATA[
branch240:0  %a_0_load_18 = load i8* %a_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_18"/></StgValue>
</operation>

<operation id="2008" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="8" op_0_bw="4">
<![CDATA[
branch247:0  %a_7_load_54 = load i8* %a_7_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_54"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="2009" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="8" op_0_bw="4">
<![CDATA[
branch246:0  %a_6_load_54 = load i8* %a_6_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_54"/></StgValue>
</operation>

<operation id="2010" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="0" op_0_bw="0">
<![CDATA[
branch246:1  br label %63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2011" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="8" op_0_bw="4">
<![CDATA[
branch245:0  %a_5_load_54 = load i8* %a_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_54"/></StgValue>
</operation>

<operation id="2012" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="0" op_0_bw="0">
<![CDATA[
branch245:1  br label %63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2013" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="8" op_0_bw="4">
<![CDATA[
branch244:0  %a_4_load_54 = load i8* %a_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_54"/></StgValue>
</operation>

<operation id="2014" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="0" op_0_bw="0">
<![CDATA[
branch244:1  br label %63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2015" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="8" op_0_bw="4">
<![CDATA[
branch243:0  %a_3_load_54 = load i8* %a_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_54"/></StgValue>
</operation>

<operation id="2016" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="0" op_0_bw="0">
<![CDATA[
branch243:1  br label %63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2017" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="8" op_0_bw="4">
<![CDATA[
branch242:0  %a_2_load_54 = load i8* %a_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_54"/></StgValue>
</operation>

<operation id="2018" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="0" op_0_bw="0">
<![CDATA[
branch242:1  br label %63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2019" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="8" op_0_bw="4">
<![CDATA[
branch241:0  %a_1_load_36 = load i8* %a_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_36"/></StgValue>
</operation>

<operation id="2020" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="0" op_0_bw="0">
<![CDATA[
branch241:1  br label %63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2021" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="8" op_0_bw="4">
<![CDATA[
branch240:0  %a_0_load_18 = load i8* %a_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_18"/></StgValue>
</operation>

<operation id="2022" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="0" op_0_bw="0">
<![CDATA[
branch240:1  br label %63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2023" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="8" op_0_bw="4">
<![CDATA[
branch247:0  %a_7_load_54 = load i8* %a_7_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_54"/></StgValue>
</operation>

<operation id="2024" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="0" op_0_bw="0">
<![CDATA[
branch247:1  br label %63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2025" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_6_0_0_phi = phi i8 [ %a_0_load_18, %branch240 ], [ %a_1_load_36, %branch241 ], [ %a_2_load_54, %branch242 ], [ %a_3_load_54, %branch243 ], [ %a_4_load_54, %branch244 ], [ %a_5_load_54, %branch245 ], [ %a_6_load_54, %branch246 ], [ %a_7_load_54, %branch247 ]

]]></Node>
<StgValue><ssdm name="a_load_6_0_0_phi"/></StgValue>
</operation>

<operation id="2026" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_6 = sext i8 %a_load_6_0_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="2027" st_id="83" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_6 = mul i16 %tmp_6, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_6"/></StgValue>
</operation>

<operation id="2028" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch167 [
    i4 0, label %branch160
    i4 1, label %branch161
    i4 2, label %branch162
    i4 3, label %branch163
    i4 4, label %branch164
    i4 5, label %branch165
    i4 6, label %branch166
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2029" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="8" op_0_bw="4">
<![CDATA[
branch166:0  %a_6_load_55 = load i8* %a_6_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_55"/></StgValue>
</operation>

<operation id="2030" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="8" op_0_bw="4">
<![CDATA[
branch165:0  %a_5_load_55 = load i8* %a_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_55"/></StgValue>
</operation>

<operation id="2031" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="8" op_0_bw="4">
<![CDATA[
branch164:0  %a_4_load_55 = load i8* %a_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_55"/></StgValue>
</operation>

<operation id="2032" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="8" op_0_bw="4">
<![CDATA[
branch163:0  %a_3_load_55 = load i8* %a_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_55"/></StgValue>
</operation>

<operation id="2033" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="8" op_0_bw="4">
<![CDATA[
branch162:0  %a_2_load_55 = load i8* %a_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_55"/></StgValue>
</operation>

<operation id="2034" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="8" op_0_bw="4">
<![CDATA[
branch161:0  %a_1_load_37 = load i8* %a_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_37"/></StgValue>
</operation>

<operation id="2035" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="8" op_0_bw="4">
<![CDATA[
branch160:0  %a_0_load_19 = load i8* %a_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_19"/></StgValue>
</operation>

<operation id="2036" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="8" op_0_bw="4">
<![CDATA[
branch167:0  %a_7_load_55 = load i8* %a_7_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_55"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="2037" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="8" op_0_bw="4">
<![CDATA[
branch166:0  %a_6_load_55 = load i8* %a_6_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_55"/></StgValue>
</operation>

<operation id="2038" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="0" op_0_bw="0">
<![CDATA[
branch166:1  br label %64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2039" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="8" op_0_bw="4">
<![CDATA[
branch165:0  %a_5_load_55 = load i8* %a_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_55"/></StgValue>
</operation>

<operation id="2040" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="0" op_0_bw="0">
<![CDATA[
branch165:1  br label %64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2041" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="8" op_0_bw="4">
<![CDATA[
branch164:0  %a_4_load_55 = load i8* %a_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_55"/></StgValue>
</operation>

<operation id="2042" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="0" op_0_bw="0">
<![CDATA[
branch164:1  br label %64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2043" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="8" op_0_bw="4">
<![CDATA[
branch163:0  %a_3_load_55 = load i8* %a_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_55"/></StgValue>
</operation>

<operation id="2044" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="0" op_0_bw="0">
<![CDATA[
branch163:1  br label %64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2045" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="8" op_0_bw="4">
<![CDATA[
branch162:0  %a_2_load_55 = load i8* %a_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_55"/></StgValue>
</operation>

<operation id="2046" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="0" op_0_bw="0">
<![CDATA[
branch162:1  br label %64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2047" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="8" op_0_bw="4">
<![CDATA[
branch161:0  %a_1_load_37 = load i8* %a_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_37"/></StgValue>
</operation>

<operation id="2048" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="0" op_0_bw="0">
<![CDATA[
branch161:1  br label %64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2049" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="8" op_0_bw="4">
<![CDATA[
branch160:0  %a_0_load_19 = load i8* %a_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_19"/></StgValue>
</operation>

<operation id="2050" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="0" op_0_bw="0">
<![CDATA[
branch160:1  br label %64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2051" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="8" op_0_bw="4">
<![CDATA[
branch167:0  %a_7_load_55 = load i8* %a_7_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_55"/></StgValue>
</operation>

<operation id="2052" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="0" op_0_bw="0">
<![CDATA[
branch167:1  br label %64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2053" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_6_0_1_phi = phi i8 [ %a_0_load_19, %branch160 ], [ %a_1_load_37, %branch161 ], [ %a_2_load_55, %branch162 ], [ %a_3_load_55, %branch163 ], [ %a_4_load_55, %branch164 ], [ %a_5_load_55, %branch165 ], [ %a_6_load_55, %branch166 ], [ %a_7_load_55, %branch167 ]

]]></Node>
<StgValue><ssdm name="a_load_6_0_1_phi"/></StgValue>
</operation>

<operation id="2054" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_6_0_1 = sext i8 %a_load_6_0_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_1"/></StgValue>
</operation>

<operation id="2055" st_id="84" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_6_0_1 = mul i16 %tmp_6_0_1, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_0_1"/></StgValue>
</operation>

<operation id="2056" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch87 [
    i4 0, label %branch80
    i4 1, label %branch81
    i4 2, label %branch82
    i4 3, label %branch83
    i4 4, label %branch84
    i4 5, label %branch85
    i4 6, label %branch86
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2057" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="8" op_0_bw="4">
<![CDATA[
branch86:0  %a_6_load_56 = load i8* %a_6_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_56"/></StgValue>
</operation>

<operation id="2058" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="8" op_0_bw="4">
<![CDATA[
branch85:0  %a_5_load_56 = load i8* %a_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_56"/></StgValue>
</operation>

<operation id="2059" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="8" op_0_bw="4">
<![CDATA[
branch84:0  %a_4_load_56 = load i8* %a_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_56"/></StgValue>
</operation>

<operation id="2060" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="8" op_0_bw="4">
<![CDATA[
branch83:0  %a_3_load_56 = load i8* %a_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_56"/></StgValue>
</operation>

<operation id="2061" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="8" op_0_bw="4">
<![CDATA[
branch82:0  %a_2_load_56 = load i8* %a_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_56"/></StgValue>
</operation>

<operation id="2062" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="8" op_0_bw="4">
<![CDATA[
branch81:0  %a_1_load_38 = load i8* %a_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_38"/></StgValue>
</operation>

<operation id="2063" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="8" op_0_bw="4">
<![CDATA[
branch80:0  %a_0_load_20 = load i8* %a_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_20"/></StgValue>
</operation>

<operation id="2064" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="8" op_0_bw="4">
<![CDATA[
branch87:0  %a_7_load_56 = load i8* %a_7_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_56"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="2065" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="8" op_0_bw="4">
<![CDATA[
branch86:0  %a_6_load_56 = load i8* %a_6_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_56"/></StgValue>
</operation>

<operation id="2066" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="0" op_0_bw="0">
<![CDATA[
branch86:1  br label %65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2067" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="8" op_0_bw="4">
<![CDATA[
branch85:0  %a_5_load_56 = load i8* %a_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_56"/></StgValue>
</operation>

<operation id="2068" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="0" op_0_bw="0">
<![CDATA[
branch85:1  br label %65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2069" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="8" op_0_bw="4">
<![CDATA[
branch84:0  %a_4_load_56 = load i8* %a_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_56"/></StgValue>
</operation>

<operation id="2070" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="0" op_0_bw="0">
<![CDATA[
branch84:1  br label %65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2071" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="8" op_0_bw="4">
<![CDATA[
branch83:0  %a_3_load_56 = load i8* %a_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_56"/></StgValue>
</operation>

<operation id="2072" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="0" op_0_bw="0">
<![CDATA[
branch83:1  br label %65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2073" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="8" op_0_bw="4">
<![CDATA[
branch82:0  %a_2_load_56 = load i8* %a_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_56"/></StgValue>
</operation>

<operation id="2074" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="0" op_0_bw="0">
<![CDATA[
branch82:1  br label %65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2075" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="8" op_0_bw="4">
<![CDATA[
branch81:0  %a_1_load_38 = load i8* %a_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_38"/></StgValue>
</operation>

<operation id="2076" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="0" op_0_bw="0">
<![CDATA[
branch81:1  br label %65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2077" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="8" op_0_bw="4">
<![CDATA[
branch80:0  %a_0_load_20 = load i8* %a_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_20"/></StgValue>
</operation>

<operation id="2078" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2079" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="8" op_0_bw="4">
<![CDATA[
branch87:0  %a_7_load_56 = load i8* %a_7_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_56"/></StgValue>
</operation>

<operation id="2080" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="0" op_0_bw="0">
<![CDATA[
branch87:1  br label %65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2081" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_6_0_2_phi = phi i8 [ %a_0_load_20, %branch80 ], [ %a_1_load_38, %branch81 ], [ %a_2_load_56, %branch82 ], [ %a_3_load_56, %branch83 ], [ %a_4_load_56, %branch84 ], [ %a_5_load_56, %branch85 ], [ %a_6_load_56, %branch86 ], [ %a_7_load_56, %branch87 ]

]]></Node>
<StgValue><ssdm name="a_load_6_0_2_phi"/></StgValue>
</operation>

<operation id="2082" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_6_0_2 = sext i8 %a_load_6_0_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_2"/></StgValue>
</operation>

<operation id="2083" st_id="85" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_6_0_2 = mul i16 %tmp_6_0_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_0_2"/></StgValue>
</operation>

<operation id="2084" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch218 [
    i4 0, label %branch211
    i4 1, label %branch212
    i4 2, label %branch213
    i4 3, label %branch214
    i4 4, label %branch215
    i4 5, label %branch216
    i4 6, label %branch217
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2085" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="8" op_0_bw="4">
<![CDATA[
branch217:0  %a_7_load_57 = load i8* %a_7_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_57"/></StgValue>
</operation>

<operation id="2086" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="8" op_0_bw="4">
<![CDATA[
branch216:0  %a_6_load_57 = load i8* %a_6_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_57"/></StgValue>
</operation>

<operation id="2087" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="8" op_0_bw="4">
<![CDATA[
branch215:0  %a_5_load_57 = load i8* %a_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_57"/></StgValue>
</operation>

<operation id="2088" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="8" op_0_bw="4">
<![CDATA[
branch214:0  %a_4_load_57 = load i8* %a_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_57"/></StgValue>
</operation>

<operation id="2089" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="8" op_0_bw="4">
<![CDATA[
branch213:0  %a_3_load_57 = load i8* %a_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_57"/></StgValue>
</operation>

<operation id="2090" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="8" op_0_bw="4">
<![CDATA[
branch212:0  %a_2_load_57 = load i8* %a_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_57"/></StgValue>
</operation>

<operation id="2091" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="8" op_0_bw="4">
<![CDATA[
branch211:0  %a_1_load_39 = load i8* %a_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_39"/></StgValue>
</operation>

<operation id="2092" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="8" op_0_bw="4">
<![CDATA[
branch218:0  %a_8_load_36 = load i8* %a_8_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_36"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="2093" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="8" op_0_bw="4">
<![CDATA[
branch217:0  %a_7_load_57 = load i8* %a_7_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_57"/></StgValue>
</operation>

<operation id="2094" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="0" op_0_bw="0">
<![CDATA[
branch217:1  br label %66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2095" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="8" op_0_bw="4">
<![CDATA[
branch216:0  %a_6_load_57 = load i8* %a_6_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_57"/></StgValue>
</operation>

<operation id="2096" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="0" op_0_bw="0">
<![CDATA[
branch216:1  br label %66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2097" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="8" op_0_bw="4">
<![CDATA[
branch215:0  %a_5_load_57 = load i8* %a_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_57"/></StgValue>
</operation>

<operation id="2098" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="0" op_0_bw="0">
<![CDATA[
branch215:1  br label %66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2099" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="8" op_0_bw="4">
<![CDATA[
branch214:0  %a_4_load_57 = load i8* %a_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_57"/></StgValue>
</operation>

<operation id="2100" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="0" op_0_bw="0">
<![CDATA[
branch214:1  br label %66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2101" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="8" op_0_bw="4">
<![CDATA[
branch213:0  %a_3_load_57 = load i8* %a_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_57"/></StgValue>
</operation>

<operation id="2102" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="0" op_0_bw="0">
<![CDATA[
branch213:1  br label %66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2103" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="8" op_0_bw="4">
<![CDATA[
branch212:0  %a_2_load_57 = load i8* %a_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_57"/></StgValue>
</operation>

<operation id="2104" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="0" op_0_bw="0">
<![CDATA[
branch212:1  br label %66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2105" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="8" op_0_bw="4">
<![CDATA[
branch211:0  %a_1_load_39 = load i8* %a_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_39"/></StgValue>
</operation>

<operation id="2106" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="0" op_0_bw="0">
<![CDATA[
branch211:1  br label %66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2107" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="8" op_0_bw="4">
<![CDATA[
branch218:0  %a_8_load_36 = load i8* %a_8_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_36"/></StgValue>
</operation>

<operation id="2108" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="0" op_0_bw="0">
<![CDATA[
branch218:1  br label %66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2109" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_6_1_0_phi = phi i8 [ %a_1_load_39, %branch211 ], [ %a_2_load_57, %branch212 ], [ %a_3_load_57, %branch213 ], [ %a_4_load_57, %branch214 ], [ %a_5_load_57, %branch215 ], [ %a_6_load_57, %branch216 ], [ %a_7_load_57, %branch217 ], [ %a_8_load_36, %branch218 ]

]]></Node>
<StgValue><ssdm name="a_load_6_1_0_phi"/></StgValue>
</operation>

<operation id="2110" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_6_1 = sext i8 %a_load_6_1_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="2111" st_id="86" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_6_1 = mul i16 %tmp_6_1, %tmp_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_1"/></StgValue>
</operation>

<operation id="2112" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch138 [
    i4 0, label %branch131
    i4 1, label %branch132
    i4 2, label %branch133
    i4 3, label %branch134
    i4 4, label %branch135
    i4 5, label %branch136
    i4 6, label %branch137
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2113" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="8" op_0_bw="4">
<![CDATA[
branch137:0  %a_7_load_58 = load i8* %a_7_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_58"/></StgValue>
</operation>

<operation id="2114" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="8" op_0_bw="4">
<![CDATA[
branch136:0  %a_6_load_58 = load i8* %a_6_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_58"/></StgValue>
</operation>

<operation id="2115" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="8" op_0_bw="4">
<![CDATA[
branch135:0  %a_5_load_58 = load i8* %a_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_58"/></StgValue>
</operation>

<operation id="2116" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="8" op_0_bw="4">
<![CDATA[
branch134:0  %a_4_load_58 = load i8* %a_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_58"/></StgValue>
</operation>

<operation id="2117" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="8" op_0_bw="4">
<![CDATA[
branch133:0  %a_3_load_58 = load i8* %a_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_58"/></StgValue>
</operation>

<operation id="2118" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="8" op_0_bw="4">
<![CDATA[
branch132:0  %a_2_load_58 = load i8* %a_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_58"/></StgValue>
</operation>

<operation id="2119" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="8" op_0_bw="4">
<![CDATA[
branch131:0  %a_1_load_40 = load i8* %a_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_40"/></StgValue>
</operation>

<operation id="2120" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="8" op_0_bw="4">
<![CDATA[
branch138:0  %a_8_load_37 = load i8* %a_8_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_37"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="2121" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="8" op_0_bw="4">
<![CDATA[
branch137:0  %a_7_load_58 = load i8* %a_7_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_58"/></StgValue>
</operation>

<operation id="2122" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="0" op_0_bw="0">
<![CDATA[
branch137:1  br label %67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2123" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="8" op_0_bw="4">
<![CDATA[
branch136:0  %a_6_load_58 = load i8* %a_6_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_58"/></StgValue>
</operation>

<operation id="2124" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="0" op_0_bw="0">
<![CDATA[
branch136:1  br label %67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2125" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="8" op_0_bw="4">
<![CDATA[
branch135:0  %a_5_load_58 = load i8* %a_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_58"/></StgValue>
</operation>

<operation id="2126" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="0" op_0_bw="0">
<![CDATA[
branch135:1  br label %67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2127" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="8" op_0_bw="4">
<![CDATA[
branch134:0  %a_4_load_58 = load i8* %a_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_58"/></StgValue>
</operation>

<operation id="2128" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="0" op_0_bw="0">
<![CDATA[
branch134:1  br label %67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2129" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="8" op_0_bw="4">
<![CDATA[
branch133:0  %a_3_load_58 = load i8* %a_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_58"/></StgValue>
</operation>

<operation id="2130" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="0" op_0_bw="0">
<![CDATA[
branch133:1  br label %67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2131" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="8" op_0_bw="4">
<![CDATA[
branch132:0  %a_2_load_58 = load i8* %a_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_58"/></StgValue>
</operation>

<operation id="2132" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="0" op_0_bw="0">
<![CDATA[
branch132:1  br label %67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2133" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="8" op_0_bw="4">
<![CDATA[
branch131:0  %a_1_load_40 = load i8* %a_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_40"/></StgValue>
</operation>

<operation id="2134" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="0" op_0_bw="0">
<![CDATA[
branch131:1  br label %67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2135" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="8" op_0_bw="4">
<![CDATA[
branch138:0  %a_8_load_37 = load i8* %a_8_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_37"/></StgValue>
</operation>

<operation id="2136" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="0" op_0_bw="0">
<![CDATA[
branch138:1  br label %67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2137" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_6_1_1_phi = phi i8 [ %a_1_load_40, %branch131 ], [ %a_2_load_58, %branch132 ], [ %a_3_load_58, %branch133 ], [ %a_4_load_58, %branch134 ], [ %a_5_load_58, %branch135 ], [ %a_6_load_58, %branch136 ], [ %a_7_load_58, %branch137 ], [ %a_8_load_37, %branch138 ]

]]></Node>
<StgValue><ssdm name="a_load_6_1_1_phi"/></StgValue>
</operation>

<operation id="2138" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_6_1_1 = sext i8 %a_load_6_1_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_6_1_1"/></StgValue>
</operation>

<operation id="2139" st_id="87" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_6_1_1 = mul i16 %tmp_6_1_1, %tmp_3_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_1_1"/></StgValue>
</operation>

<operation id="2140" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch68 [
    i4 0, label %branch61
    i4 1, label %branch62
    i4 2, label %branch63
    i4 3, label %branch64
    i4 4, label %branch65
    i4 5, label %branch66
    i4 6, label %branch67
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2141" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="8" op_0_bw="4">
<![CDATA[
branch67:0  %a_7_load_59 = load i8* %a_7_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_59"/></StgValue>
</operation>

<operation id="2142" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="8" op_0_bw="4">
<![CDATA[
branch66:0  %a_6_load_59 = load i8* %a_6_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_59"/></StgValue>
</operation>

<operation id="2143" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="8" op_0_bw="4">
<![CDATA[
branch65:0  %a_5_load_59 = load i8* %a_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_59"/></StgValue>
</operation>

<operation id="2144" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="8" op_0_bw="4">
<![CDATA[
branch64:0  %a_4_load_59 = load i8* %a_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_59"/></StgValue>
</operation>

<operation id="2145" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="8" op_0_bw="4">
<![CDATA[
branch63:0  %a_3_load_59 = load i8* %a_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_59"/></StgValue>
</operation>

<operation id="2146" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="8" op_0_bw="4">
<![CDATA[
branch62:0  %a_2_load_59 = load i8* %a_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_59"/></StgValue>
</operation>

<operation id="2147" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="8" op_0_bw="4">
<![CDATA[
branch61:0  %a_1_load_41 = load i8* %a_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_41"/></StgValue>
</operation>

<operation id="2148" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="8" op_0_bw="4">
<![CDATA[
branch68:0  %a_8_load_38 = load i8* %a_8_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_38"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="2149" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="8" op_0_bw="4">
<![CDATA[
branch67:0  %a_7_load_59 = load i8* %a_7_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_59"/></StgValue>
</operation>

<operation id="2150" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2151" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="8" op_0_bw="4">
<![CDATA[
branch66:0  %a_6_load_59 = load i8* %a_6_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_59"/></StgValue>
</operation>

<operation id="2152" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2153" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="8" op_0_bw="4">
<![CDATA[
branch65:0  %a_5_load_59 = load i8* %a_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_59"/></StgValue>
</operation>

<operation id="2154" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2155" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="8" op_0_bw="4">
<![CDATA[
branch64:0  %a_4_load_59 = load i8* %a_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_59"/></StgValue>
</operation>

<operation id="2156" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2157" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="8" op_0_bw="4">
<![CDATA[
branch63:0  %a_3_load_59 = load i8* %a_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_59"/></StgValue>
</operation>

<operation id="2158" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2159" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="8" op_0_bw="4">
<![CDATA[
branch62:0  %a_2_load_59 = load i8* %a_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_59"/></StgValue>
</operation>

<operation id="2160" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2161" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="8" op_0_bw="4">
<![CDATA[
branch61:0  %a_1_load_41 = load i8* %a_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_41"/></StgValue>
</operation>

<operation id="2162" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2163" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="8" op_0_bw="4">
<![CDATA[
branch68:0  %a_8_load_38 = load i8* %a_8_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_38"/></StgValue>
</operation>

<operation id="2164" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2165" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_6_1_2_phi = phi i8 [ %a_1_load_41, %branch61 ], [ %a_2_load_59, %branch62 ], [ %a_3_load_59, %branch63 ], [ %a_4_load_59, %branch64 ], [ %a_5_load_59, %branch65 ], [ %a_6_load_59, %branch66 ], [ %a_7_load_59, %branch67 ], [ %a_8_load_38, %branch68 ]

]]></Node>
<StgValue><ssdm name="a_load_6_1_2_phi"/></StgValue>
</operation>

<operation id="2166" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_6_1_2 = sext i8 %a_load_6_1_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_6_1_2"/></StgValue>
</operation>

<operation id="2167" st_id="88" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_6_1_2 = mul i16 %tmp_6_1_2, %tmp_3_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_1_2"/></StgValue>
</operation>

<operation id="2168" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch189 [
    i4 0, label %branch182
    i4 1, label %branch183
    i4 2, label %branch184
    i4 3, label %branch185
    i4 4, label %branch186
    i4 5, label %branch187
    i4 6, label %branch188
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2169" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="8" op_0_bw="4">
<![CDATA[
branch188:0  %a_8_load_39 = load i8* %a_8_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_39"/></StgValue>
</operation>

<operation id="2170" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="8" op_0_bw="4">
<![CDATA[
branch187:0  %a_7_load_60 = load i8* %a_7_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_60"/></StgValue>
</operation>

<operation id="2171" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="8" op_0_bw="4">
<![CDATA[
branch186:0  %a_6_load_60 = load i8* %a_6_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_60"/></StgValue>
</operation>

<operation id="2172" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="8" op_0_bw="4">
<![CDATA[
branch185:0  %a_5_load_60 = load i8* %a_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_60"/></StgValue>
</operation>

<operation id="2173" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="8" op_0_bw="4">
<![CDATA[
branch184:0  %a_4_load_60 = load i8* %a_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_60"/></StgValue>
</operation>

<operation id="2174" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="8" op_0_bw="4">
<![CDATA[
branch183:0  %a_3_load_60 = load i8* %a_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_60"/></StgValue>
</operation>

<operation id="2175" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="8" op_0_bw="4">
<![CDATA[
branch182:0  %a_2_load_60 = load i8* %a_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_60"/></StgValue>
</operation>

<operation id="2176" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="8" op_0_bw="4">
<![CDATA[
branch189:0  %a_9_load_18 = load i8* %a_9_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_18"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="2177" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="8" op_0_bw="4">
<![CDATA[
branch188:0  %a_8_load_39 = load i8* %a_8_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_39"/></StgValue>
</operation>

<operation id="2178" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="0" op_0_bw="0">
<![CDATA[
branch188:1  br label %69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2179" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="8" op_0_bw="4">
<![CDATA[
branch187:0  %a_7_load_60 = load i8* %a_7_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_60"/></StgValue>
</operation>

<operation id="2180" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="0" op_0_bw="0">
<![CDATA[
branch187:1  br label %69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2181" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="8" op_0_bw="4">
<![CDATA[
branch186:0  %a_6_load_60 = load i8* %a_6_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_60"/></StgValue>
</operation>

<operation id="2182" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="0" op_0_bw="0">
<![CDATA[
branch186:1  br label %69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2183" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="8" op_0_bw="4">
<![CDATA[
branch185:0  %a_5_load_60 = load i8* %a_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_60"/></StgValue>
</operation>

<operation id="2184" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="0" op_0_bw="0">
<![CDATA[
branch185:1  br label %69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2185" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="8" op_0_bw="4">
<![CDATA[
branch184:0  %a_4_load_60 = load i8* %a_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_60"/></StgValue>
</operation>

<operation id="2186" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="0" op_0_bw="0">
<![CDATA[
branch184:1  br label %69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2187" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="8" op_0_bw="4">
<![CDATA[
branch183:0  %a_3_load_60 = load i8* %a_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_60"/></StgValue>
</operation>

<operation id="2188" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="0" op_0_bw="0">
<![CDATA[
branch183:1  br label %69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2189" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="8" op_0_bw="4">
<![CDATA[
branch182:0  %a_2_load_60 = load i8* %a_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_60"/></StgValue>
</operation>

<operation id="2190" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="0" op_0_bw="0">
<![CDATA[
branch182:1  br label %69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2191" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="8" op_0_bw="4">
<![CDATA[
branch189:0  %a_9_load_18 = load i8* %a_9_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_18"/></StgValue>
</operation>

<operation id="2192" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="0" op_0_bw="0">
<![CDATA[
branch189:1  br label %69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2193" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_6_2_0_phi = phi i8 [ %a_2_load_60, %branch182 ], [ %a_3_load_60, %branch183 ], [ %a_4_load_60, %branch184 ], [ %a_5_load_60, %branch185 ], [ %a_6_load_60, %branch186 ], [ %a_7_load_60, %branch187 ], [ %a_8_load_39, %branch188 ], [ %a_9_load_18, %branch189 ]

]]></Node>
<StgValue><ssdm name="a_load_6_2_0_phi"/></StgValue>
</operation>

<operation id="2194" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_6_2 = sext i8 %a_load_6_2_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="2195" st_id="89" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_6_2 = mul i16 %tmp_6_2, %tmp_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_2"/></StgValue>
</operation>

<operation id="2196" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch109 [
    i4 0, label %branch102
    i4 1, label %branch103
    i4 2, label %branch104
    i4 3, label %branch105
    i4 4, label %branch106
    i4 5, label %branch107
    i4 6, label %branch108
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2197" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="8" op_0_bw="4">
<![CDATA[
branch108:0  %a_8_load_40 = load i8* %a_8_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_40"/></StgValue>
</operation>

<operation id="2198" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="8" op_0_bw="4">
<![CDATA[
branch107:0  %a_7_load_61 = load i8* %a_7_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_61"/></StgValue>
</operation>

<operation id="2199" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="8" op_0_bw="4">
<![CDATA[
branch106:0  %a_6_load_61 = load i8* %a_6_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_61"/></StgValue>
</operation>

<operation id="2200" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="8" op_0_bw="4">
<![CDATA[
branch105:0  %a_5_load_61 = load i8* %a_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_61"/></StgValue>
</operation>

<operation id="2201" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="8" op_0_bw="4">
<![CDATA[
branch104:0  %a_4_load_61 = load i8* %a_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_61"/></StgValue>
</operation>

<operation id="2202" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="8" op_0_bw="4">
<![CDATA[
branch103:0  %a_3_load_61 = load i8* %a_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_61"/></StgValue>
</operation>

<operation id="2203" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="8" op_0_bw="4">
<![CDATA[
branch102:0  %a_2_load_61 = load i8* %a_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_61"/></StgValue>
</operation>

<operation id="2204" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="8" op_0_bw="4">
<![CDATA[
branch109:0  %a_9_load_19 = load i8* %a_9_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_19"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="2205" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="8" op_0_bw="4">
<![CDATA[
branch108:0  %a_8_load_40 = load i8* %a_8_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_40"/></StgValue>
</operation>

<operation id="2206" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="0" op_0_bw="0">
<![CDATA[
branch108:1  br label %70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2207" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="8" op_0_bw="4">
<![CDATA[
branch107:0  %a_7_load_61 = load i8* %a_7_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_61"/></StgValue>
</operation>

<operation id="2208" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="0" op_0_bw="0">
<![CDATA[
branch107:1  br label %70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2209" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="8" op_0_bw="4">
<![CDATA[
branch106:0  %a_6_load_61 = load i8* %a_6_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_61"/></StgValue>
</operation>

<operation id="2210" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="0" op_0_bw="0">
<![CDATA[
branch106:1  br label %70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2211" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="8" op_0_bw="4">
<![CDATA[
branch105:0  %a_5_load_61 = load i8* %a_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_61"/></StgValue>
</operation>

<operation id="2212" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="0" op_0_bw="0">
<![CDATA[
branch105:1  br label %70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2213" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="8" op_0_bw="4">
<![CDATA[
branch104:0  %a_4_load_61 = load i8* %a_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_61"/></StgValue>
</operation>

<operation id="2214" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="0" op_0_bw="0">
<![CDATA[
branch104:1  br label %70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2215" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="8" op_0_bw="4">
<![CDATA[
branch103:0  %a_3_load_61 = load i8* %a_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_61"/></StgValue>
</operation>

<operation id="2216" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="0" op_0_bw="0">
<![CDATA[
branch103:1  br label %70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2217" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="8" op_0_bw="4">
<![CDATA[
branch102:0  %a_2_load_61 = load i8* %a_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_61"/></StgValue>
</operation>

<operation id="2218" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="0" op_0_bw="0">
<![CDATA[
branch102:1  br label %70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2219" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="8" op_0_bw="4">
<![CDATA[
branch109:0  %a_9_load_19 = load i8* %a_9_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_19"/></StgValue>
</operation>

<operation id="2220" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="0" op_0_bw="0">
<![CDATA[
branch109:1  br label %70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2221" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_6_2_1_phi = phi i8 [ %a_2_load_61, %branch102 ], [ %a_3_load_61, %branch103 ], [ %a_4_load_61, %branch104 ], [ %a_5_load_61, %branch105 ], [ %a_6_load_61, %branch106 ], [ %a_7_load_61, %branch107 ], [ %a_8_load_40, %branch108 ], [ %a_9_load_19, %branch109 ]

]]></Node>
<StgValue><ssdm name="a_load_6_2_1_phi"/></StgValue>
</operation>

<operation id="2222" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_6_2_1 = sext i8 %a_load_6_2_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_6_2_1"/></StgValue>
</operation>

<operation id="2223" st_id="90" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_6_2_1 = mul i16 %tmp_6_2_1, %tmp_3_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_2_1"/></StgValue>
</operation>

<operation id="2224" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch49 [
    i4 0, label %branch42
    i4 1, label %branch43
    i4 2, label %branch44
    i4 3, label %branch45
    i4 4, label %branch46
    i4 5, label %branch47
    i4 6, label %branch48
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2225" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="8" op_0_bw="4">
<![CDATA[
branch48:0  %a_8_load_41 = load i8* %a_8_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_41"/></StgValue>
</operation>

<operation id="2226" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="8" op_0_bw="4">
<![CDATA[
branch47:0  %a_7_load_62 = load i8* %a_7_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_62"/></StgValue>
</operation>

<operation id="2227" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="8" op_0_bw="4">
<![CDATA[
branch46:0  %a_6_load_62 = load i8* %a_6_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_62"/></StgValue>
</operation>

<operation id="2228" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="8" op_0_bw="4">
<![CDATA[
branch45:0  %a_5_load_62 = load i8* %a_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_62"/></StgValue>
</operation>

<operation id="2229" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="8" op_0_bw="4">
<![CDATA[
branch44:0  %a_4_load_62 = load i8* %a_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_62"/></StgValue>
</operation>

<operation id="2230" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="8" op_0_bw="4">
<![CDATA[
branch43:0  %a_3_load_62 = load i8* %a_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_62"/></StgValue>
</operation>

<operation id="2231" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="8" op_0_bw="4">
<![CDATA[
branch42:0  %a_2_load_62 = load i8* %a_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_62"/></StgValue>
</operation>

<operation id="2232" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="8" op_0_bw="4">
<![CDATA[
branch49:0  %a_9_load_20 = load i8* %a_9_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_20"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="2233" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="8" op_0_bw="4">
<![CDATA[
branch48:0  %a_8_load_41 = load i8* %a_8_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_41"/></StgValue>
</operation>

<operation id="2234" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2235" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="8" op_0_bw="4">
<![CDATA[
branch47:0  %a_7_load_62 = load i8* %a_7_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_62"/></StgValue>
</operation>

<operation id="2236" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2237" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="8" op_0_bw="4">
<![CDATA[
branch46:0  %a_6_load_62 = load i8* %a_6_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_62"/></StgValue>
</operation>

<operation id="2238" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2239" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="8" op_0_bw="4">
<![CDATA[
branch45:0  %a_5_load_62 = load i8* %a_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_62"/></StgValue>
</operation>

<operation id="2240" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2241" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="8" op_0_bw="4">
<![CDATA[
branch44:0  %a_4_load_62 = load i8* %a_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_62"/></StgValue>
</operation>

<operation id="2242" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2243" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="8" op_0_bw="4">
<![CDATA[
branch43:0  %a_3_load_62 = load i8* %a_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_62"/></StgValue>
</operation>

<operation id="2244" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2245" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="8" op_0_bw="4">
<![CDATA[
branch42:0  %a_2_load_62 = load i8* %a_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_62"/></StgValue>
</operation>

<operation id="2246" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2247" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="8" op_0_bw="4">
<![CDATA[
branch49:0  %a_9_load_20 = load i8* %a_9_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_20"/></StgValue>
</operation>

<operation id="2248" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="2249" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_6_2_2_phi = phi i8 [ %a_2_load_62, %branch42 ], [ %a_3_load_62, %branch43 ], [ %a_4_load_62, %branch44 ], [ %a_5_load_62, %branch45 ], [ %a_6_load_62, %branch46 ], [ %a_7_load_62, %branch47 ], [ %a_8_load_41, %branch48 ], [ %a_9_load_20, %branch49 ]

]]></Node>
<StgValue><ssdm name="a_load_6_2_2_phi"/></StgValue>
</operation>

<operation id="2250" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_6_2_2 = sext i8 %a_load_6_2_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_6_2_2"/></StgValue>
</operation>

<operation id="2251" st_id="92" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_6_2_2 = mul i16 %tmp_6_2_2, %tmp_3_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_2_2"/></StgValue>
</operation>

<operation id="2252" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp42 = add i16 %tmp_7_6_2, %tmp_7_6_2_1

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="2253" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp43 = add i16 %tmp_7_6_1_2, %tmp_7_6_1_1

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="2254" st_id="92" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp46 = add i16 %tmp_7_6_0_2, %tmp_7_6_2_2

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="2255" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp47 = add i16 %tmp46, %tmp_7_6_1

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="2256" st_id="93" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp44 = add i16 %tmp43, %tmp42

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="2257" st_id="93" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %tmp45 = add i16 %tmp_7_6_0_1, %tmp_7_6

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="2258" st_id="93" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp48 = add i16 %tmp47, %tmp45

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="2259" st_id="93" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %sum_2_6_2_2 = add i16 %tmp48, %tmp44

]]></Node>
<StgValue><ssdm name="sum_2_6_2_2"/></StgValue>
</operation>

<operation id="2260" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
:11  switch i3 %tmp_1, label %branch15123 [
    i3 0, label %branch8116
    i3 1, label %branch9117
    i3 2, label %branch10118
    i3 3, label %branch11119
    i3 -4, label %branch12120
    i3 -3, label %branch13121
    i3 -2, label %branch14122
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="2261" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch14122:0  store i16 %sum_2_6_2_2, i16* %res_6_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2262" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="0" op_0_bw="0">
<![CDATA[
branch14122:1  br label %72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2263" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch13121:0  store i16 %sum_2_6_2_2, i16* %res_5_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2264" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="0" op_0_bw="0">
<![CDATA[
branch13121:1  br label %72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2265" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch12120:0  store i16 %sum_2_6_2_2, i16* %res_4_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2266" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="0" op_0_bw="0">
<![CDATA[
branch12120:1  br label %72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2267" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch11119:0  store i16 %sum_2_6_2_2, i16* %res_3_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2268" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="0" op_0_bw="0">
<![CDATA[
branch11119:1  br label %72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2269" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch10118:0  store i16 %sum_2_6_2_2, i16* %res_2_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2270" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="0" op_0_bw="0">
<![CDATA[
branch10118:1  br label %72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2271" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch9117:0  store i16 %sum_2_6_2_2, i16* %res_1_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2272" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="0" op_0_bw="0">
<![CDATA[
branch9117:1  br label %72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2273" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch8116:0  store i16 %sum_2_6_2_2, i16* %res_0_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2274" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="0" op_0_bw="0">
<![CDATA[
branch8116:1  br label %72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2275" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch15123:0  store i16 %sum_2_6_2_2, i16* %res_7_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2276" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="0" op_0_bw="0">
<![CDATA[
branch15123:1  br label %72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2277" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 %i, label %branch157 [
    i4 0, label %branch150
    i4 1, label %branch151
    i4 2, label %branch152
    i4 3, label %branch153
    i4 4, label %branch154
    i4 5, label %branch155
    i4 6, label %branch156
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2278" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="8" op_0_bw="4">
<![CDATA[
branch156:0  %a_6_load_63 = load i8* %a_6_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_63"/></StgValue>
</operation>

<operation id="2279" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="8" op_0_bw="4">
<![CDATA[
branch155:0  %a_5_load_63 = load i8* %a_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_63"/></StgValue>
</operation>

<operation id="2280" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="8" op_0_bw="4">
<![CDATA[
branch154:0  %a_4_load_63 = load i8* %a_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_63"/></StgValue>
</operation>

<operation id="2281" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="8" op_0_bw="4">
<![CDATA[
branch153:0  %a_3_load_63 = load i8* %a_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_63"/></StgValue>
</operation>

<operation id="2282" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="8" op_0_bw="4">
<![CDATA[
branch152:0  %a_2_load_63 = load i8* %a_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_63"/></StgValue>
</operation>

<operation id="2283" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="8" op_0_bw="4">
<![CDATA[
branch151:0  %a_1_load_42 = load i8* %a_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_42"/></StgValue>
</operation>

<operation id="2284" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="8" op_0_bw="4">
<![CDATA[
branch150:0  %a_0_load_21 = load i8* %a_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_21"/></StgValue>
</operation>

<operation id="2285" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="8" op_0_bw="4">
<![CDATA[
branch157:0  %a_7_load_63 = load i8* %a_7_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_63"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="2286" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="8" op_0_bw="4">
<![CDATA[
branch156:0  %a_6_load_63 = load i8* %a_6_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_63"/></StgValue>
</operation>

<operation id="2287" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="0" op_0_bw="0">
<![CDATA[
branch156:1  br label %73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2288" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="8" op_0_bw="4">
<![CDATA[
branch155:0  %a_5_load_63 = load i8* %a_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_63"/></StgValue>
</operation>

<operation id="2289" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="0" op_0_bw="0">
<![CDATA[
branch155:1  br label %73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2290" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="8" op_0_bw="4">
<![CDATA[
branch154:0  %a_4_load_63 = load i8* %a_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_63"/></StgValue>
</operation>

<operation id="2291" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="0" op_0_bw="0">
<![CDATA[
branch154:1  br label %73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2292" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="8" op_0_bw="4">
<![CDATA[
branch153:0  %a_3_load_63 = load i8* %a_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_63"/></StgValue>
</operation>

<operation id="2293" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="0" op_0_bw="0">
<![CDATA[
branch153:1  br label %73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2294" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="8" op_0_bw="4">
<![CDATA[
branch152:0  %a_2_load_63 = load i8* %a_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_63"/></StgValue>
</operation>

<operation id="2295" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="0" op_0_bw="0">
<![CDATA[
branch152:1  br label %73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2296" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="8" op_0_bw="4">
<![CDATA[
branch151:0  %a_1_load_42 = load i8* %a_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_42"/></StgValue>
</operation>

<operation id="2297" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="0" op_0_bw="0">
<![CDATA[
branch151:1  br label %73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2298" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="8" op_0_bw="4">
<![CDATA[
branch150:0  %a_0_load_21 = load i8* %a_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_21"/></StgValue>
</operation>

<operation id="2299" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="0" op_0_bw="0">
<![CDATA[
branch150:1  br label %73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2300" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="8" op_0_bw="4">
<![CDATA[
branch157:0  %a_7_load_63 = load i8* %a_7_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_63"/></StgValue>
</operation>

<operation id="2301" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="0" op_0_bw="0">
<![CDATA[
branch157:1  br label %73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2302" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_7_0_0_phi = phi i8 [ %a_0_load_21, %branch150 ], [ %a_1_load_42, %branch151 ], [ %a_2_load_63, %branch152 ], [ %a_3_load_63, %branch153 ], [ %a_4_load_63, %branch154 ], [ %a_5_load_63, %branch155 ], [ %a_6_load_63, %branch156 ], [ %a_7_load_63, %branch157 ]

]]></Node>
<StgValue><ssdm name="a_load_7_0_0_phi"/></StgValue>
</operation>

<operation id="2303" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_7_7 = sext i8 %a_load_7_0_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_7_7"/></StgValue>
</operation>

<operation id="2304" st_id="95" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_7_8 = mul i16 %tmp_7_7, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_7_8"/></StgValue>
</operation>

<operation id="2305" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch77 [
    i4 0, label %branch70
    i4 1, label %branch71
    i4 2, label %branch72
    i4 3, label %branch73
    i4 4, label %branch74
    i4 5, label %branch75
    i4 6, label %branch76
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2306" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="8" op_0_bw="4">
<![CDATA[
branch76:0  %a_6_load_64 = load i8* %a_6_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_64"/></StgValue>
</operation>

<operation id="2307" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="8" op_0_bw="4">
<![CDATA[
branch75:0  %a_5_load_64 = load i8* %a_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_64"/></StgValue>
</operation>

<operation id="2308" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="8" op_0_bw="4">
<![CDATA[
branch74:0  %a_4_load_64 = load i8* %a_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_64"/></StgValue>
</operation>

<operation id="2309" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="8" op_0_bw="4">
<![CDATA[
branch73:0  %a_3_load_64 = load i8* %a_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_64"/></StgValue>
</operation>

<operation id="2310" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="8" op_0_bw="4">
<![CDATA[
branch72:0  %a_2_load_64 = load i8* %a_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_64"/></StgValue>
</operation>

<operation id="2311" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="8" op_0_bw="4">
<![CDATA[
branch71:0  %a_1_load_43 = load i8* %a_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_43"/></StgValue>
</operation>

<operation id="2312" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="8" op_0_bw="4">
<![CDATA[
branch70:0  %a_0_load_22 = load i8* %a_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_22"/></StgValue>
</operation>

<operation id="2313" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="8" op_0_bw="4">
<![CDATA[
branch77:0  %a_7_load_64 = load i8* %a_7_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_64"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="2314" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="8" op_0_bw="4">
<![CDATA[
branch76:0  %a_6_load_64 = load i8* %a_6_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_64"/></StgValue>
</operation>

<operation id="2315" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2316" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="8" op_0_bw="4">
<![CDATA[
branch75:0  %a_5_load_64 = load i8* %a_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_64"/></StgValue>
</operation>

<operation id="2317" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2318" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="8" op_0_bw="4">
<![CDATA[
branch74:0  %a_4_load_64 = load i8* %a_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_64"/></StgValue>
</operation>

<operation id="2319" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2320" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="8" op_0_bw="4">
<![CDATA[
branch73:0  %a_3_load_64 = load i8* %a_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_64"/></StgValue>
</operation>

<operation id="2321" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2322" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="8" op_0_bw="4">
<![CDATA[
branch72:0  %a_2_load_64 = load i8* %a_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_64"/></StgValue>
</operation>

<operation id="2323" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2324" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="8" op_0_bw="4">
<![CDATA[
branch71:0  %a_1_load_43 = load i8* %a_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_43"/></StgValue>
</operation>

<operation id="2325" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2326" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="8" op_0_bw="4">
<![CDATA[
branch70:0  %a_0_load_22 = load i8* %a_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_22"/></StgValue>
</operation>

<operation id="2327" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2328" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="8" op_0_bw="4">
<![CDATA[
branch77:0  %a_7_load_64 = load i8* %a_7_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_64"/></StgValue>
</operation>

<operation id="2329" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2330" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_7_0_1_phi = phi i8 [ %a_0_load_22, %branch70 ], [ %a_1_load_43, %branch71 ], [ %a_2_load_64, %branch72 ], [ %a_3_load_64, %branch73 ], [ %a_4_load_64, %branch74 ], [ %a_5_load_64, %branch75 ], [ %a_6_load_64, %branch76 ], [ %a_7_load_64, %branch77 ]

]]></Node>
<StgValue><ssdm name="a_load_7_0_1_phi"/></StgValue>
</operation>

<operation id="2331" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_7_0_1_9 = sext i8 %a_load_7_0_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_7_0_1_9"/></StgValue>
</operation>

<operation id="2332" st_id="96" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_7_0_1 = mul i16 %tmp_7_0_1_9, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_0_1"/></StgValue>
</operation>

<operation id="2333" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch27 [
    i4 0, label %branch20
    i4 1, label %branch21
    i4 2, label %branch22
    i4 3, label %branch23
    i4 4, label %branch24
    i4 5, label %branch25
    i4 6, label %branch26
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2334" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="8" op_0_bw="4">
<![CDATA[
branch26:0  %a_6_load_65 = load i8* %a_6_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_65"/></StgValue>
</operation>

<operation id="2335" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="8" op_0_bw="4">
<![CDATA[
branch25:0  %a_5_load_65 = load i8* %a_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_65"/></StgValue>
</operation>

<operation id="2336" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="8" op_0_bw="4">
<![CDATA[
branch24:0  %a_4_load_65 = load i8* %a_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_65"/></StgValue>
</operation>

<operation id="2337" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="8" op_0_bw="4">
<![CDATA[
branch23:0  %a_3_load_65 = load i8* %a_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_65"/></StgValue>
</operation>

<operation id="2338" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="8" op_0_bw="4">
<![CDATA[
branch22:0  %a_2_load_65 = load i8* %a_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_65"/></StgValue>
</operation>

<operation id="2339" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="8" op_0_bw="4">
<![CDATA[
branch21:0  %a_1_load_44 = load i8* %a_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_44"/></StgValue>
</operation>

<operation id="2340" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="8" op_0_bw="4">
<![CDATA[
branch20:0  %a_0_load_23 = load i8* %a_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_23"/></StgValue>
</operation>

<operation id="2341" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="8" op_0_bw="4">
<![CDATA[
branch27:0  %a_7_load_65 = load i8* %a_7_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_65"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="2342" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="8" op_0_bw="4">
<![CDATA[
branch26:0  %a_6_load_65 = load i8* %a_6_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_65"/></StgValue>
</operation>

<operation id="2343" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2344" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="8" op_0_bw="4">
<![CDATA[
branch25:0  %a_5_load_65 = load i8* %a_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_65"/></StgValue>
</operation>

<operation id="2345" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2346" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="8" op_0_bw="4">
<![CDATA[
branch24:0  %a_4_load_65 = load i8* %a_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_65"/></StgValue>
</operation>

<operation id="2347" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2348" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="8" op_0_bw="4">
<![CDATA[
branch23:0  %a_3_load_65 = load i8* %a_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_65"/></StgValue>
</operation>

<operation id="2349" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2350" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="8" op_0_bw="4">
<![CDATA[
branch22:0  %a_2_load_65 = load i8* %a_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_65"/></StgValue>
</operation>

<operation id="2351" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2352" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="8" op_0_bw="4">
<![CDATA[
branch21:0  %a_1_load_44 = load i8* %a_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_44"/></StgValue>
</operation>

<operation id="2353" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2354" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="8" op_0_bw="4">
<![CDATA[
branch20:0  %a_0_load_23 = load i8* %a_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_23"/></StgValue>
</operation>

<operation id="2355" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2356" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="8" op_0_bw="4">
<![CDATA[
branch27:0  %a_7_load_65 = load i8* %a_7_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_65"/></StgValue>
</operation>

<operation id="2357" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2358" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_7_0_2_phi = phi i8 [ %a_0_load_23, %branch20 ], [ %a_1_load_44, %branch21 ], [ %a_2_load_65, %branch22 ], [ %a_3_load_65, %branch23 ], [ %a_4_load_65, %branch24 ], [ %a_5_load_65, %branch25 ], [ %a_6_load_65, %branch26 ], [ %a_7_load_65, %branch27 ]

]]></Node>
<StgValue><ssdm name="a_load_7_0_2_phi"/></StgValue>
</operation>

<operation id="2359" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_7_0_2_10 = sext i8 %a_load_7_0_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_7_0_2_10"/></StgValue>
</operation>

<operation id="2360" st_id="97" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_7_0_2 = mul i16 %tmp_7_0_2_10, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_0_2"/></StgValue>
</operation>

<operation id="2361" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch128 [
    i4 0, label %branch121
    i4 1, label %branch122
    i4 2, label %branch123
    i4 3, label %branch124
    i4 4, label %branch125
    i4 5, label %branch126
    i4 6, label %branch127
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2362" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="8" op_0_bw="4">
<![CDATA[
branch127:0  %a_7_load_66 = load i8* %a_7_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_66"/></StgValue>
</operation>

<operation id="2363" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="8" op_0_bw="4">
<![CDATA[
branch126:0  %a_6_load_66 = load i8* %a_6_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_66"/></StgValue>
</operation>

<operation id="2364" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="8" op_0_bw="4">
<![CDATA[
branch125:0  %a_5_load_66 = load i8* %a_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_66"/></StgValue>
</operation>

<operation id="2365" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="8" op_0_bw="4">
<![CDATA[
branch124:0  %a_4_load_66 = load i8* %a_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_66"/></StgValue>
</operation>

<operation id="2366" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="8" op_0_bw="4">
<![CDATA[
branch123:0  %a_3_load_66 = load i8* %a_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_66"/></StgValue>
</operation>

<operation id="2367" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="8" op_0_bw="4">
<![CDATA[
branch122:0  %a_2_load_66 = load i8* %a_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_66"/></StgValue>
</operation>

<operation id="2368" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="8" op_0_bw="4">
<![CDATA[
branch121:0  %a_1_load_45 = load i8* %a_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_45"/></StgValue>
</operation>

<operation id="2369" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="8" op_0_bw="4">
<![CDATA[
branch128:0  %a_8_load_42 = load i8* %a_8_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_42"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="2370" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="8" op_0_bw="4">
<![CDATA[
branch127:0  %a_7_load_66 = load i8* %a_7_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_66"/></StgValue>
</operation>

<operation id="2371" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="0" op_0_bw="0">
<![CDATA[
branch127:1  br label %76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2372" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="8" op_0_bw="4">
<![CDATA[
branch126:0  %a_6_load_66 = load i8* %a_6_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_66"/></StgValue>
</operation>

<operation id="2373" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="0" op_0_bw="0">
<![CDATA[
branch126:1  br label %76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2374" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="8" op_0_bw="4">
<![CDATA[
branch125:0  %a_5_load_66 = load i8* %a_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_66"/></StgValue>
</operation>

<operation id="2375" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="0" op_0_bw="0">
<![CDATA[
branch125:1  br label %76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2376" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="8" op_0_bw="4">
<![CDATA[
branch124:0  %a_4_load_66 = load i8* %a_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_66"/></StgValue>
</operation>

<operation id="2377" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="0" op_0_bw="0">
<![CDATA[
branch124:1  br label %76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2378" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="8" op_0_bw="4">
<![CDATA[
branch123:0  %a_3_load_66 = load i8* %a_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_66"/></StgValue>
</operation>

<operation id="2379" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="0" op_0_bw="0">
<![CDATA[
branch123:1  br label %76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2380" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="8" op_0_bw="4">
<![CDATA[
branch122:0  %a_2_load_66 = load i8* %a_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_66"/></StgValue>
</operation>

<operation id="2381" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="0" op_0_bw="0">
<![CDATA[
branch122:1  br label %76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2382" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="8" op_0_bw="4">
<![CDATA[
branch121:0  %a_1_load_45 = load i8* %a_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_45"/></StgValue>
</operation>

<operation id="2383" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="0" op_0_bw="0">
<![CDATA[
branch121:1  br label %76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2384" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="8" op_0_bw="4">
<![CDATA[
branch128:0  %a_8_load_42 = load i8* %a_8_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_42"/></StgValue>
</operation>

<operation id="2385" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="0" op_0_bw="0">
<![CDATA[
branch128:1  br label %76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2386" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_7_1_0_phi = phi i8 [ %a_1_load_45, %branch121 ], [ %a_2_load_66, %branch122 ], [ %a_3_load_66, %branch123 ], [ %a_4_load_66, %branch124 ], [ %a_5_load_66, %branch125 ], [ %a_6_load_66, %branch126 ], [ %a_7_load_66, %branch127 ], [ %a_8_load_42, %branch128 ]

]]></Node>
<StgValue><ssdm name="a_load_7_1_0_phi"/></StgValue>
</operation>

<operation id="2387" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_7_1_11 = sext i8 %a_load_7_1_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_7_1_11"/></StgValue>
</operation>

<operation id="2388" st_id="98" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_7_1 = mul i16 %tmp_7_1_11, %tmp_3_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_1"/></StgValue>
</operation>

<operation id="2389" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch58 [
    i4 0, label %branch51
    i4 1, label %branch52
    i4 2, label %branch53
    i4 3, label %branch54
    i4 4, label %branch55
    i4 5, label %branch56
    i4 6, label %branch57
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2390" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="8" op_0_bw="4">
<![CDATA[
branch57:0  %a_7_load_67 = load i8* %a_7_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_67"/></StgValue>
</operation>

<operation id="2391" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="8" op_0_bw="4">
<![CDATA[
branch56:0  %a_6_load_67 = load i8* %a_6_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_67"/></StgValue>
</operation>

<operation id="2392" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="8" op_0_bw="4">
<![CDATA[
branch55:0  %a_5_load_67 = load i8* %a_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_67"/></StgValue>
</operation>

<operation id="2393" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="8" op_0_bw="4">
<![CDATA[
branch54:0  %a_4_load_67 = load i8* %a_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_67"/></StgValue>
</operation>

<operation id="2394" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="8" op_0_bw="4">
<![CDATA[
branch53:0  %a_3_load_67 = load i8* %a_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_67"/></StgValue>
</operation>

<operation id="2395" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="8" op_0_bw="4">
<![CDATA[
branch52:0  %a_2_load_67 = load i8* %a_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_67"/></StgValue>
</operation>

<operation id="2396" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="8" op_0_bw="4">
<![CDATA[
branch51:0  %a_1_load_46 = load i8* %a_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_46"/></StgValue>
</operation>

<operation id="2397" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="8" op_0_bw="4">
<![CDATA[
branch58:0  %a_8_load_43 = load i8* %a_8_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_43"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="2398" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="8" op_0_bw="4">
<![CDATA[
branch57:0  %a_7_load_67 = load i8* %a_7_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_67"/></StgValue>
</operation>

<operation id="2399" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2400" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="8" op_0_bw="4">
<![CDATA[
branch56:0  %a_6_load_67 = load i8* %a_6_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_67"/></StgValue>
</operation>

<operation id="2401" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2402" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="8" op_0_bw="4">
<![CDATA[
branch55:0  %a_5_load_67 = load i8* %a_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_67"/></StgValue>
</operation>

<operation id="2403" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2404" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="8" op_0_bw="4">
<![CDATA[
branch54:0  %a_4_load_67 = load i8* %a_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_67"/></StgValue>
</operation>

<operation id="2405" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2406" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="8" op_0_bw="4">
<![CDATA[
branch53:0  %a_3_load_67 = load i8* %a_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_67"/></StgValue>
</operation>

<operation id="2407" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2408" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="8" op_0_bw="4">
<![CDATA[
branch52:0  %a_2_load_67 = load i8* %a_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_67"/></StgValue>
</operation>

<operation id="2409" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2410" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="8" op_0_bw="4">
<![CDATA[
branch51:0  %a_1_load_46 = load i8* %a_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_46"/></StgValue>
</operation>

<operation id="2411" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2412" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="8" op_0_bw="4">
<![CDATA[
branch58:0  %a_8_load_43 = load i8* %a_8_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_43"/></StgValue>
</operation>

<operation id="2413" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2414" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_7_1_1_phi = phi i8 [ %a_1_load_46, %branch51 ], [ %a_2_load_67, %branch52 ], [ %a_3_load_67, %branch53 ], [ %a_4_load_67, %branch54 ], [ %a_5_load_67, %branch55 ], [ %a_6_load_67, %branch56 ], [ %a_7_load_67, %branch57 ], [ %a_8_load_43, %branch58 ]

]]></Node>
<StgValue><ssdm name="a_load_7_1_1_phi"/></StgValue>
</operation>

<operation id="2415" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_7_1_1_12 = sext i8 %a_load_7_1_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_7_1_1_12"/></StgValue>
</operation>

<operation id="2416" st_id="99" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_7_1_1 = mul i16 %tmp_7_1_1_12, %tmp_3_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_1_1"/></StgValue>
</operation>

<operation id="2417" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch18 [
    i4 0, label %branch11
    i4 1, label %branch12
    i4 2, label %branch13
    i4 3, label %branch14
    i4 4, label %branch15
    i4 5, label %branch16
    i4 6, label %branch17
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2418" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="8" op_0_bw="4">
<![CDATA[
branch17:0  %a_7_load_68 = load i8* %a_7_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_68"/></StgValue>
</operation>

<operation id="2419" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="8" op_0_bw="4">
<![CDATA[
branch16:0  %a_6_load_68 = load i8* %a_6_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_68"/></StgValue>
</operation>

<operation id="2420" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="8" op_0_bw="4">
<![CDATA[
branch15:0  %a_5_load_68 = load i8* %a_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_68"/></StgValue>
</operation>

<operation id="2421" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="8" op_0_bw="4">
<![CDATA[
branch14:0  %a_4_load_68 = load i8* %a_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_68"/></StgValue>
</operation>

<operation id="2422" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="8" op_0_bw="4">
<![CDATA[
branch13:0  %a_3_load_68 = load i8* %a_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_68"/></StgValue>
</operation>

<operation id="2423" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="8" op_0_bw="4">
<![CDATA[
branch12:0  %a_2_load_68 = load i8* %a_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_68"/></StgValue>
</operation>

<operation id="2424" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="8" op_0_bw="4">
<![CDATA[
branch11:0  %a_1_load_47 = load i8* %a_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_47"/></StgValue>
</operation>

<operation id="2425" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="8" op_0_bw="4">
<![CDATA[
branch18:0  %a_8_load_44 = load i8* %a_8_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_44"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2426" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="8" op_0_bw="4">
<![CDATA[
branch17:0  %a_7_load_68 = load i8* %a_7_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_68"/></StgValue>
</operation>

<operation id="2427" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2428" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="8" op_0_bw="4">
<![CDATA[
branch16:0  %a_6_load_68 = load i8* %a_6_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_68"/></StgValue>
</operation>

<operation id="2429" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2430" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="8" op_0_bw="4">
<![CDATA[
branch15:0  %a_5_load_68 = load i8* %a_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_68"/></StgValue>
</operation>

<operation id="2431" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2432" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="8" op_0_bw="4">
<![CDATA[
branch14:0  %a_4_load_68 = load i8* %a_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_68"/></StgValue>
</operation>

<operation id="2433" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2434" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="8" op_0_bw="4">
<![CDATA[
branch13:0  %a_3_load_68 = load i8* %a_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_68"/></StgValue>
</operation>

<operation id="2435" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2436" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="8" op_0_bw="4">
<![CDATA[
branch12:0  %a_2_load_68 = load i8* %a_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_68"/></StgValue>
</operation>

<operation id="2437" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2438" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="8" op_0_bw="4">
<![CDATA[
branch11:0  %a_1_load_47 = load i8* %a_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_47"/></StgValue>
</operation>

<operation id="2439" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2440" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="8" op_0_bw="4">
<![CDATA[
branch18:0  %a_8_load_44 = load i8* %a_8_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_44"/></StgValue>
</operation>

<operation id="2441" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2442" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_7_1_2_phi = phi i8 [ %a_1_load_47, %branch11 ], [ %a_2_load_68, %branch12 ], [ %a_3_load_68, %branch13 ], [ %a_4_load_68, %branch14 ], [ %a_5_load_68, %branch15 ], [ %a_6_load_68, %branch16 ], [ %a_7_load_68, %branch17 ], [ %a_8_load_44, %branch18 ]

]]></Node>
<StgValue><ssdm name="a_load_7_1_2_phi"/></StgValue>
</operation>

<operation id="2443" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_7_1_2_13 = sext i8 %a_load_7_1_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_7_1_2_13"/></StgValue>
</operation>

<operation id="2444" st_id="100" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_7_1_2 = mul i16 %tmp_7_1_2_13, %tmp_3_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_1_2"/></StgValue>
</operation>

<operation id="2445" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch99 [
    i4 0, label %branch92
    i4 1, label %branch93
    i4 2, label %branch94
    i4 3, label %branch95
    i4 4, label %branch96
    i4 5, label %branch97
    i4 6, label %branch98
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2446" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="8" op_0_bw="4">
<![CDATA[
branch98:0  %a_8_load_45 = load i8* %a_8_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_45"/></StgValue>
</operation>

<operation id="2447" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="8" op_0_bw="4">
<![CDATA[
branch97:0  %a_7_load_69 = load i8* %a_7_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_69"/></StgValue>
</operation>

<operation id="2448" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="8" op_0_bw="4">
<![CDATA[
branch96:0  %a_6_load_69 = load i8* %a_6_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_69"/></StgValue>
</operation>

<operation id="2449" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="8" op_0_bw="4">
<![CDATA[
branch95:0  %a_5_load_69 = load i8* %a_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_69"/></StgValue>
</operation>

<operation id="2450" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="8" op_0_bw="4">
<![CDATA[
branch94:0  %a_4_load_69 = load i8* %a_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_69"/></StgValue>
</operation>

<operation id="2451" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="8" op_0_bw="4">
<![CDATA[
branch93:0  %a_3_load_69 = load i8* %a_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_69"/></StgValue>
</operation>

<operation id="2452" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="8" op_0_bw="4">
<![CDATA[
branch92:0  %a_2_load_69 = load i8* %a_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_69"/></StgValue>
</operation>

<operation id="2453" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="8" op_0_bw="4">
<![CDATA[
branch99:0  %a_9_load_21 = load i8* %a_9_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_21"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="2454" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="8" op_0_bw="4">
<![CDATA[
branch98:0  %a_8_load_45 = load i8* %a_8_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_45"/></StgValue>
</operation>

<operation id="2455" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="0" op_0_bw="0">
<![CDATA[
branch98:1  br label %79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2456" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="8" op_0_bw="4">
<![CDATA[
branch97:0  %a_7_load_69 = load i8* %a_7_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_69"/></StgValue>
</operation>

<operation id="2457" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="0" op_0_bw="0">
<![CDATA[
branch97:1  br label %79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2458" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="8" op_0_bw="4">
<![CDATA[
branch96:0  %a_6_load_69 = load i8* %a_6_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_69"/></StgValue>
</operation>

<operation id="2459" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="0" op_0_bw="0">
<![CDATA[
branch96:1  br label %79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2460" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="8" op_0_bw="4">
<![CDATA[
branch95:0  %a_5_load_69 = load i8* %a_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_69"/></StgValue>
</operation>

<operation id="2461" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="0" op_0_bw="0">
<![CDATA[
branch95:1  br label %79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2462" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="8" op_0_bw="4">
<![CDATA[
branch94:0  %a_4_load_69 = load i8* %a_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_69"/></StgValue>
</operation>

<operation id="2463" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="0" op_0_bw="0">
<![CDATA[
branch94:1  br label %79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2464" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="8" op_0_bw="4">
<![CDATA[
branch93:0  %a_3_load_69 = load i8* %a_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_69"/></StgValue>
</operation>

<operation id="2465" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="0" op_0_bw="0">
<![CDATA[
branch93:1  br label %79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2466" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="8" op_0_bw="4">
<![CDATA[
branch92:0  %a_2_load_69 = load i8* %a_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_69"/></StgValue>
</operation>

<operation id="2467" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="0" op_0_bw="0">
<![CDATA[
branch92:1  br label %79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2468" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="8" op_0_bw="4">
<![CDATA[
branch99:0  %a_9_load_21 = load i8* %a_9_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_21"/></StgValue>
</operation>

<operation id="2469" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="0" op_0_bw="0">
<![CDATA[
branch99:1  br label %79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2470" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_7_2_0_phi = phi i8 [ %a_2_load_69, %branch92 ], [ %a_3_load_69, %branch93 ], [ %a_4_load_69, %branch94 ], [ %a_5_load_69, %branch95 ], [ %a_6_load_69, %branch96 ], [ %a_7_load_69, %branch97 ], [ %a_8_load_45, %branch98 ], [ %a_9_load_21, %branch99 ]

]]></Node>
<StgValue><ssdm name="a_load_7_2_0_phi"/></StgValue>
</operation>

<operation id="2471" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_7_2_14 = sext i8 %a_load_7_2_0_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_7_2_14"/></StgValue>
</operation>

<operation id="2472" st_id="101" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_7_2 = mul i16 %tmp_7_2_14, %tmp_3_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_2"/></StgValue>
</operation>

<operation id="2473" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch39 [
    i4 0, label %branch32
    i4 1, label %branch33
    i4 2, label %branch34
    i4 3, label %branch35
    i4 4, label %branch36
    i4 5, label %branch37
    i4 6, label %branch38
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2474" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="8" op_0_bw="4">
<![CDATA[
branch38:0  %a_8_load_46 = load i8* %a_8_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_46"/></StgValue>
</operation>

<operation id="2475" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="8" op_0_bw="4">
<![CDATA[
branch37:0  %a_7_load_70 = load i8* %a_7_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_70"/></StgValue>
</operation>

<operation id="2476" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="8" op_0_bw="4">
<![CDATA[
branch36:0  %a_6_load_70 = load i8* %a_6_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_70"/></StgValue>
</operation>

<operation id="2477" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="8" op_0_bw="4">
<![CDATA[
branch35:0  %a_5_load_70 = load i8* %a_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_70"/></StgValue>
</operation>

<operation id="2478" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="8" op_0_bw="4">
<![CDATA[
branch34:0  %a_4_load_70 = load i8* %a_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_70"/></StgValue>
</operation>

<operation id="2479" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="8" op_0_bw="4">
<![CDATA[
branch33:0  %a_3_load_70 = load i8* %a_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_70"/></StgValue>
</operation>

<operation id="2480" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="8" op_0_bw="4">
<![CDATA[
branch32:0  %a_2_load_70 = load i8* %a_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_70"/></StgValue>
</operation>

<operation id="2481" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="8" op_0_bw="4">
<![CDATA[
branch39:0  %a_9_load_22 = load i8* %a_9_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_22"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="2482" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="8" op_0_bw="4">
<![CDATA[
branch38:0  %a_8_load_46 = load i8* %a_8_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_46"/></StgValue>
</operation>

<operation id="2483" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2484" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="8" op_0_bw="4">
<![CDATA[
branch37:0  %a_7_load_70 = load i8* %a_7_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_70"/></StgValue>
</operation>

<operation id="2485" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2486" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="8" op_0_bw="4">
<![CDATA[
branch36:0  %a_6_load_70 = load i8* %a_6_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_70"/></StgValue>
</operation>

<operation id="2487" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2488" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="8" op_0_bw="4">
<![CDATA[
branch35:0  %a_5_load_70 = load i8* %a_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_70"/></StgValue>
</operation>

<operation id="2489" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2490" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="8" op_0_bw="4">
<![CDATA[
branch34:0  %a_4_load_70 = load i8* %a_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_70"/></StgValue>
</operation>

<operation id="2491" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2492" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="8" op_0_bw="4">
<![CDATA[
branch33:0  %a_3_load_70 = load i8* %a_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_70"/></StgValue>
</operation>

<operation id="2493" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2494" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="8" op_0_bw="4">
<![CDATA[
branch32:0  %a_2_load_70 = load i8* %a_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_70"/></StgValue>
</operation>

<operation id="2495" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2496" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="8" op_0_bw="4">
<![CDATA[
branch39:0  %a_9_load_22 = load i8* %a_9_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_22"/></StgValue>
</operation>

<operation id="2497" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2498" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_7_2_1_phi = phi i8 [ %a_2_load_70, %branch32 ], [ %a_3_load_70, %branch33 ], [ %a_4_load_70, %branch34 ], [ %a_5_load_70, %branch35 ], [ %a_6_load_70, %branch36 ], [ %a_7_load_70, %branch37 ], [ %a_8_load_46, %branch38 ], [ %a_9_load_22, %branch39 ]

]]></Node>
<StgValue><ssdm name="a_load_7_2_1_phi"/></StgValue>
</operation>

<operation id="2499" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_7_2_1_15 = sext i8 %a_load_7_2_1_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_7_2_1_15"/></StgValue>
</operation>

<operation id="2500" st_id="102" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_7_2_1 = mul i16 %tmp_7_2_1_15, %tmp_3_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_2_1"/></StgValue>
</operation>

<operation id="2501" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:3  switch i4 %i, label %branch9 [
    i4 0, label %branch2
    i4 1, label %branch3
    i4 2, label %branch4
    i4 3, label %branch5
    i4 4, label %branch6
    i4 5, label %branch7
    i4 6, label %branch8
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2502" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="8" op_0_bw="4">
<![CDATA[
branch8:0  %a_8_load_47 = load i8* %a_8_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_47"/></StgValue>
</operation>

<operation id="2503" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="8" op_0_bw="4">
<![CDATA[
branch7:0  %a_7_load_71 = load i8* %a_7_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_71"/></StgValue>
</operation>

<operation id="2504" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="8" op_0_bw="4">
<![CDATA[
branch6:0  %a_6_load_71 = load i8* %a_6_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_71"/></StgValue>
</operation>

<operation id="2505" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="8" op_0_bw="4">
<![CDATA[
branch5:0  %a_5_load_71 = load i8* %a_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_71"/></StgValue>
</operation>

<operation id="2506" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="8" op_0_bw="4">
<![CDATA[
branch4:0  %a_4_load_71 = load i8* %a_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_71"/></StgValue>
</operation>

<operation id="2507" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="8" op_0_bw="4">
<![CDATA[
branch3:0  %a_3_load_71 = load i8* %a_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_71"/></StgValue>
</operation>

<operation id="2508" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="8" op_0_bw="4">
<![CDATA[
branch2:0  %a_2_load_71 = load i8* %a_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_71"/></StgValue>
</operation>

<operation id="2509" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="8" op_0_bw="4">
<![CDATA[
branch9:0  %a_9_load_23 = load i8* %a_9_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_23"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="2510" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="8" op_0_bw="4">
<![CDATA[
branch8:0  %a_8_load_47 = load i8* %a_8_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_47"/></StgValue>
</operation>

<operation id="2511" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2512" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="8" op_0_bw="4">
<![CDATA[
branch7:0  %a_7_load_71 = load i8* %a_7_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_71"/></StgValue>
</operation>

<operation id="2513" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2514" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="8" op_0_bw="4">
<![CDATA[
branch6:0  %a_6_load_71 = load i8* %a_6_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_71"/></StgValue>
</operation>

<operation id="2515" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2516" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="8" op_0_bw="4">
<![CDATA[
branch5:0  %a_5_load_71 = load i8* %a_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_71"/></StgValue>
</operation>

<operation id="2517" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2518" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="8" op_0_bw="4">
<![CDATA[
branch4:0  %a_4_load_71 = load i8* %a_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_71"/></StgValue>
</operation>

<operation id="2519" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2520" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="8" op_0_bw="4">
<![CDATA[
branch3:0  %a_3_load_71 = load i8* %a_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_71"/></StgValue>
</operation>

<operation id="2521" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2522" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="8" op_0_bw="4">
<![CDATA[
branch2:0  %a_2_load_71 = load i8* %a_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_71"/></StgValue>
</operation>

<operation id="2523" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2524" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="8" op_0_bw="4">
<![CDATA[
branch9:0  %a_9_load_23 = load i8* %a_9_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_23"/></StgValue>
</operation>

<operation id="2525" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="2526" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
:0  %a_load_7_2_2_phi = phi i8 [ %a_2_load_71, %branch2 ], [ %a_3_load_71, %branch3 ], [ %a_4_load_71, %branch4 ], [ %a_5_load_71, %branch5 ], [ %a_6_load_71, %branch6 ], [ %a_7_load_71, %branch7 ], [ %a_8_load_47, %branch8 ], [ %a_9_load_23, %branch9 ]

]]></Node>
<StgValue><ssdm name="a_load_7_2_2_phi"/></StgValue>
</operation>

<operation id="2527" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="16" op_0_bw="8">
<![CDATA[
:1  %tmp_7_2_2_16 = sext i8 %a_load_7_2_2_phi to i16

]]></Node>
<StgValue><ssdm name="tmp_7_2_2_16"/></StgValue>
</operation>

<operation id="2528" st_id="104" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_7_7_2_2 = mul i16 %tmp_7_2_2_16, %tmp_3_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_2_2"/></StgValue>
</operation>

<operation id="2529" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp49 = add i16 %tmp_7_7_2, %tmp_7_7_2_1

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="2530" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp50 = add i16 %tmp_7_7_1_2, %tmp_7_7_1_1

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="2531" st_id="104" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp53 = add i16 %tmp_7_7_0_2, %tmp_7_7_2_2

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="2532" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp54 = add i16 %tmp53, %tmp_7_7_1

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="2533" st_id="105" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp51 = add i16 %tmp50, %tmp49

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="2534" st_id="105" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %tmp52 = add i16 %tmp_7_7_0_1, %tmp_7_7_8

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="2535" st_id="105" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp55 = add i16 %tmp54, %tmp52

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="2536" st_id="105" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %sum_2_7_2_2 = add i16 %tmp55, %tmp51

]]></Node>
<StgValue><ssdm name="sum_2_7_2_2"/></StgValue>
</operation>

<operation id="2537" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
:11  switch i3 %tmp_1, label %branch7106 [
    i3 0, label %branch084
    i3 1, label %branch1100
    i3 2, label %branch2101
    i3 3, label %branch3102
    i3 -4, label %branch4103
    i3 -3, label %branch5104
    i3 -2, label %branch6105
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="2538" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch6105:0  store i16 %sum_2_7_2_2, i16* %res_6_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2539" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="0" op_0_bw="0">
<![CDATA[
branch6105:1  br label %82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2540" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch5104:0  store i16 %sum_2_7_2_2, i16* %res_5_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2541" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="0" op_0_bw="0">
<![CDATA[
branch5104:1  br label %82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2542" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch4103:0  store i16 %sum_2_7_2_2, i16* %res_4_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2543" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="0" op_0_bw="0">
<![CDATA[
branch4103:1  br label %82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2544" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch3102:0  store i16 %sum_2_7_2_2, i16* %res_3_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2545" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="0" op_0_bw="0">
<![CDATA[
branch3102:1  br label %82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2546" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch2101:0  store i16 %sum_2_7_2_2, i16* %res_2_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2547" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="0" op_0_bw="0">
<![CDATA[
branch2101:1  br label %82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2548" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch1100:0  store i16 %sum_2_7_2_2, i16* %res_1_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2549" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="0" op_0_bw="0">
<![CDATA[
branch1100:1  br label %82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2550" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch084:0  store i16 %sum_2_7_2_2, i16* %res_0_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2551" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="0" op_0_bw="0">
<![CDATA[
branch084:1  br label %82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2552" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch7106:0  store i16 %sum_2_7_2_2, i16* %res_7_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2553" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="0" op_0_bw="0">
<![CDATA[
branch7106:1  br label %82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2554" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
