<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AME: CMSIS_5/CMSIS/Driver/Include/Driver_NAND.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AME
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('_driver___n_a_n_d_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Driver_NAND.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2013-2020 ARM Limited. All rights reserved.</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the License); you may</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * not use this file except in compliance with the License.</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * distributed under the License is distributed on an AS IS BASIS, WITHOUT</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * limitations under the License.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * $Date:        31. March 2020</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * $Revision:    V2.4</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * Project:      NAND Flash Driver definitions</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/* History:</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *  Version 2.4</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *    Removed volatile from ARM_NAND_STATUS</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *  Version 2.3</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *    Extended ARM_NAND_ECC_INFO structure</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *  Version 2.2</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *    ARM_NAND_STATUS made volatile</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *  Version 2.1</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *    Updated ARM_NAND_ECC_INFO structure and ARM_NAND_ECC_xxx definitions</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *  Version 2.0</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *    New simplified driver:</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *      complexity moved to upper layer (command agnostic)</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *    Added support for:</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *      NV-DDR &amp; NV-DDR2 Interface (ONFI specification)</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *      VCC, VCCQ and VPP Power Supply Control</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *      WP (Write Protect) Control</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *  Version 1.11</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *    Changed prefix ARM_DRV -&gt; ARM_DRIVER</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *  Version 1.10</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *    Namespace prefix ARM_ added</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *  Version 1.00</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> *    Initial release</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#ifndef DRIVER_NAND_H_</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define DRIVER_NAND_H_</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160; </div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#ifdef  __cplusplus</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;{</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;Driver_Common.h&quot;</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define ARM_NAND_API_VERSION ARM_DRIVER_VERSION_MAJOR_MINOR(2,4)  </span><span class="comment">/* API version */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define _ARM_Driver_NAND_(n)      Driver_NAND##n</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define  ARM_Driver_NAND_(n) _ARM_Driver_NAND_(n)</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/****** NAND Device Power *****/</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define ARM_NAND_POWER_VCC_Pos           0</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define ARM_NAND_POWER_VCC_Msk          (0x07UL &lt;&lt; ARM_NAND_POWER_VCC_Pos)</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define ARM_NAND_POWER_VCC_OFF          (0x01UL &lt;&lt; ARM_NAND_POWER_VCC_Pos)  </span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define ARM_NAND_POWER_VCC_3V3          (0x02UL &lt;&lt; ARM_NAND_POWER_VCC_Pos)  </span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define ARM_NAND_POWER_VCC_1V8          (0x03UL &lt;&lt; ARM_NAND_POWER_VCC_Pos)  </span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define ARM_NAND_POWER_VCCQ_Pos          3</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define ARM_NAND_POWER_VCCQ_Msk         (0x07UL &lt;&lt; ARM_NAND_POWER_VCCQ_Pos)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define ARM_NAND_POWER_VCCQ_OFF         (0x01UL &lt;&lt; ARM_NAND_POWER_VCCQ_Pos) </span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define ARM_NAND_POWER_VCCQ_3V3         (0x02UL &lt;&lt; ARM_NAND_POWER_VCCQ_Pos) </span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define ARM_NAND_POWER_VCCQ_1V8         (0x03UL &lt;&lt; ARM_NAND_POWER_VCCQ_Pos) </span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define ARM_NAND_POWER_VPP_OFF          (1UL &lt;&lt; 6)                          </span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define ARM_NAND_POWER_VPP_ON           (1UL &lt;&lt; 7)                          </span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/****** NAND Control Codes *****/</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_MODE               (0x01UL)    </span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_DATA_WIDTH         (0x02UL)    </span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define ARM_NAND_DRIVER_STRENGTH        (0x03UL)    </span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define ARM_NAND_DEVICE_READY_EVENT     (0x04UL)    </span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define ARM_NAND_DRIVER_READY_EVENT     (0x05UL)    </span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/*----- NAND Bus Mode (ONFI - Open NAND Flash Interface) -----*/</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_INTERFACE_Pos       4</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_INTERFACE_Msk      (0x03UL &lt;&lt; ARM_NAND_BUS_INTERFACE_Pos)</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_SDR                (0x00UL &lt;&lt; ARM_NAND_BUS_INTERFACE_Pos)    </span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_DDR                (0x01UL &lt;&lt; ARM_NAND_BUS_INTERFACE_Pos)    </span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_DDR2               (0x02UL &lt;&lt; ARM_NAND_BUS_INTERFACE_Pos)    </span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_TIMING_MODE_Pos     0</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_TIMING_MODE_Msk    (0x0FUL &lt;&lt; ARM_NAND_BUS_TIMING_MODE_Pos)</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_TIMING_MODE_0      (0x00UL &lt;&lt; ARM_NAND_BUS_TIMING_MODE_Pos)  </span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_TIMING_MODE_1      (0x01UL &lt;&lt; ARM_NAND_BUS_TIMING_MODE_Pos)  </span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_TIMING_MODE_2      (0x02UL &lt;&lt; ARM_NAND_BUS_TIMING_MODE_Pos)  </span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_TIMING_MODE_3      (0x03UL &lt;&lt; ARM_NAND_BUS_TIMING_MODE_Pos)  </span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_TIMING_MODE_4      (0x04UL &lt;&lt; ARM_NAND_BUS_TIMING_MODE_Pos)  </span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_TIMING_MODE_5      (0x05UL &lt;&lt; ARM_NAND_BUS_TIMING_MODE_Pos)  </span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_TIMING_MODE_6      (0x06UL &lt;&lt; ARM_NAND_BUS_TIMING_MODE_Pos)  </span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_TIMING_MODE_7      (0x07UL &lt;&lt; ARM_NAND_BUS_TIMING_MODE_Pos)  </span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_DDR2_DO_WCYC_Pos    8</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_DDR2_DO_WCYC_Msk   (0x0FUL &lt;&lt; ARM_NAND_BUS_DDR2_DO_WCYC_Pos)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_DDR2_DO_WCYC_0     (0x00UL &lt;&lt; ARM_NAND_BUS_DDR2_DO_WCYC_Pos) </span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_DDR2_DO_WCYC_1     (0x01UL &lt;&lt; ARM_NAND_BUS_DDR2_DO_WCYC_Pos) </span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_DDR2_DO_WCYC_2     (0x02UL &lt;&lt; ARM_NAND_BUS_DDR2_DO_WCYC_Pos) </span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_DDR2_DO_WCYC_4     (0x03UL &lt;&lt; ARM_NAND_BUS_DDR2_DO_WCYC_Pos) </span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_DDR2_DI_WCYC_Pos    12</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_DDR2_DI_WCYC_Msk   (0x0FUL &lt;&lt; ARM_NAND_BUS_DDR2_DI_WCYC_Pos)</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_DDR2_DI_WCYC_0     (0x00UL &lt;&lt; ARM_NAND_BUS_DDR2_DI_WCYC_Pos) </span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_DDR2_DI_WCYC_1     (0x01UL &lt;&lt; ARM_NAND_BUS_DDR2_DI_WCYC_Pos) </span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_DDR2_DI_WCYC_2     (0x02UL &lt;&lt; ARM_NAND_BUS_DDR2_DI_WCYC_Pos) </span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_DDR2_DI_WCYC_4     (0x03UL &lt;&lt; ARM_NAND_BUS_DDR2_DI_WCYC_Pos) </span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_DDR2_VEN           (1UL &lt;&lt; 16)                               </span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_DDR2_CMPD          (1UL &lt;&lt; 17)                               </span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_DDR2_CMPR          (1UL &lt;&lt; 18)                               </span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/*----- NAND Data Bus Width -----*/</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_DATA_WIDTH_8       (0x00UL)   </span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define ARM_NAND_BUS_DATA_WIDTH_16      (0x01UL)   </span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160; </div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/*----- NAND Driver Strength (ONFI - Open NAND Flash Interface) -----*/</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__nand__driver__strength__codes.html#ga942e20df12022f3bbd0e9a558ec1c7a0">  124</a></span>&#160;<span class="preprocessor">#define ARM_NAND_DRIVER_STRENGTH_18     (0x00UL)   </span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__nand__driver__strength__codes.html#ga17188e039f5f87c581033327399a057d">  125</a></span>&#160;<span class="preprocessor">#define ARM_NAND_DRIVER_STRENGTH_25     (0x01UL)   </span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__nand__driver__strength__codes.html#ga33562a66a5bf328eea82b2f1893a7874">  126</a></span>&#160;<span class="preprocessor">#define ARM_NAND_DRIVER_STRENGTH_35     (0x02UL)   </span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__nand__driver__strength__codes.html#gaa502e2c995447037d266f939faa43223">  127</a></span>&#160;<span class="preprocessor">#define ARM_NAND_DRIVER_STRENGTH_50     (0x03UL)   </span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/****** NAND ECC for Read/Write Data Mode and Sequence Execution Code *****/</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define ARM_NAND_ECC_INDEX_Pos           0</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define ARM_NAND_ECC_INDEX_Msk          (0xFFUL &lt;&lt; ARM_NAND_ECC_INDEX_Pos)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group__nand__driver__ecc__codes.html#gac2eb4475f12a443209165d29fe200030">  133</a></span>&#160;<span class="preprocessor">#define ARM_NAND_ECC(n)                 ((n) &amp; ARM_NAND_ECC_INDEX_Msk)     </span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__nand__driver__ecc__codes.html#ga15c79a12200c16f953936635f930df1d">  134</a></span>&#160;<span class="preprocessor">#define ARM_NAND_ECC0                   (1UL &lt;&lt; 8)                         </span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__nand__driver__ecc__codes.html#gaee653288a88318ee33d1db81baa69bbc">  135</a></span>&#160;<span class="preprocessor">#define ARM_NAND_ECC1                   (1UL &lt;&lt; 9)                         </span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/****** NAND Flag for Read/Write Data Mode and Sequence Execution Code *****/</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define ARM_NAND_DRIVER_DONE_EVENT      (1UL &lt;&lt; 16) </span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; </div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/****** NAND Sequence Execution Code *****/</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_SEND_CMD1         (1UL &lt;&lt; 17) </span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_SEND_ADDR_COL1    (1UL &lt;&lt; 18) </span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_SEND_ADDR_COL2    (1UL &lt;&lt; 19) </span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_SEND_ADDR_ROW1    (1UL &lt;&lt; 20) </span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_SEND_ADDR_ROW2    (1UL &lt;&lt; 21) </span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_SEND_ADDR_ROW3    (1UL &lt;&lt; 22) </span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_INC_ADDR_ROW      (1UL &lt;&lt; 23) </span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_WRITE_DATA        (1UL &lt;&lt; 24) </span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_SEND_CMD2         (1UL &lt;&lt; 25) </span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_WAIT_BUSY         (1UL &lt;&lt; 26) </span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_READ_DATA         (1UL &lt;&lt; 27) </span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_SEND_CMD3         (1UL &lt;&lt; 28) </span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_READ_STATUS       (1UL &lt;&lt; 29) </span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160; </div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/*----- NAND Sequence Execution Code: Command -----*/</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_CMD1_Pos           0</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_CMD1_Msk          (0xFFUL &lt;&lt; ARM_NAND_CODE_CMD1_Pos)</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_CMD2_Pos           8</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_CMD2_Msk          (0xFFUL &lt;&lt; ARM_NAND_CODE_CMD2_Pos)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_CMD3_Pos           16</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_CMD3_Msk          (0xFFUL &lt;&lt; ARM_NAND_CODE_CMD3_Pos)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160; </div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">/*----- NAND Sequence Execution Code: Column Address -----*/</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_ADDR_COL1_Pos      0</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_ADDR_COL1_Msk     (0xFFUL &lt;&lt; ARM_NAND_CODE_ADDR_COL1_Pos)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_ADDR_COL2_Pos      8</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_ADDR_COL2_Msk     (0xFFUL &lt;&lt; ARM_NAND_CODE_ADDR_COL2_Pos)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160; </div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/*----- NAND Sequence Execution Code: Row Address -----*/</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_ADDR_ROW1_Pos      0</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_ADDR_ROW1_Msk     (0xFFUL &lt;&lt; ARM_NAND_CODE_ADDR_ROW1_Pos)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_ADDR_ROW2_Pos      8</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_ADDR_ROW2_Msk     (0xFFUL &lt;&lt; ARM_NAND_CODE_ADDR_ROW2_Pos)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_ADDR_ROW3_Pos      16</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define ARM_NAND_CODE_ADDR_ROW3_Msk     (0xFFUL &lt;&lt; ARM_NAND_CODE_ADDR_ROW3_Pos)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160; </div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/****** NAND specific error codes *****/</span></div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__nand__execution__status.html#gafebec6ac091750a47b1d59bc843c15b0">  179</a></span>&#160;<span class="preprocessor">#define ARM_NAND_ERROR_ECC              (ARM_DRIVER_ERROR_SPECIFIC - 1)     </span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160; </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160; </div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html">  185</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html">_ARM_NAND_ECC_INFO</a> {</div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a35a86c2bd44d0f8b2ab66768d5ac9d0c">  186</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a35a86c2bd44d0f8b2ab66768d5ac9d0c">type</a>             :  2;       </div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a7532bd8cd262a8afe8ba87566f2c6209">  187</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a7532bd8cd262a8afe8ba87566f2c6209">page_layout</a>      :  1;       </div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a5e95b32dd267ca08a1d2249e38a6727f">  188</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a5e95b32dd267ca08a1d2249e38a6727f">page_count</a>       :  3;       </div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a7f2039428c6ff8063ab6471b04a3055a">  189</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a7f2039428c6ff8063ab6471b04a3055a">page_size</a>        :  4;       </div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a48c124dc0a0b8b82df3fb923a8eabab3">  190</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a48c124dc0a0b8b82df3fb923a8eabab3">reserved</a>         : 14;       </div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a49bd250ac8dbc81125e73a4da8cdd681">  191</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a49bd250ac8dbc81125e73a4da8cdd681">correctable_bits</a> :  8;       </div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a4e9099416113531ff479d09e08a1d60d">  192</a></span>&#160;  uint16_t <a class="code" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a4e9099416113531ff479d09e08a1d60d">codeword_size</a>     [2];       </div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#aadcc2754e104d199014b088ecf4e8ea0">  193</a></span>&#160;  uint16_t <a class="code" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#aadcc2754e104d199014b088ecf4e8ea0">ecc_size</a>          [2];       </div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#ae669027a5d609910982d31833558afa0">  194</a></span>&#160;  uint16_t <a class="code" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#ae669027a5d609910982d31833558afa0">ecc_offset</a>        [2];       </div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="comment">/* Extended description */</span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a1794f67f63ddde28e446ec4413281251">  196</a></span>&#160;  uint16_t <a class="code" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a1794f67f63ddde28e446ec4413281251">virtual_page_size</a> [2];       </div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a1e99b7f25124a87cc11e0a27fb7c2fae">  197</a></span>&#160;  uint16_t <a class="code" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a1e99b7f25124a87cc11e0a27fb7c2fae">codeword_offset</a>   [2];       </div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#ad3402ad3d9cb4272bdf092a7fcfa4a1d">  198</a></span>&#160;  uint16_t <a class="code" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#ad3402ad3d9cb4272bdf092a7fcfa4a1d">codeword_gap</a>      [2];       </div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a4325aab319f140c0b57abd8a2d23c8e4">  199</a></span>&#160;  uint16_t <a class="code" href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a4325aab319f140c0b57abd8a2d23c8e4">ecc_gap</a>           [2];       </div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;} <a class="code" href="struct_a_r_m___n_a_n_d___e_c_c___i_n_f_o.html">ARM_NAND_ECC_INFO</a>;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160; </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160; </div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___s_t_a_t_u_s.html">  206</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_r_m___n_a_n_d___s_t_a_t_u_s.html">_ARM_NAND_STATUS</a> {</div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___s_t_a_t_u_s.html#af0eb4f4414ac51db30150bbc8bc35e52">  207</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___s_t_a_t_u_s.html#af0eb4f4414ac51db30150bbc8bc35e52">busy</a>      : 1;               </div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___s_t_a_t_u_s.html#ad12a9225882127cf20df43066f17c120">  208</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___s_t_a_t_u_s.html#ad12a9225882127cf20df43066f17c120">ecc_error</a> : 1;               </div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  uint32_t reserved  : 30;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;} <a class="code" href="struct_a_r_m___n_a_n_d___s_t_a_t_u_s.html">ARM_NAND_STATUS</a>;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160; </div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/****** NAND Event *****/</span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___n_a_n_d__events.html#gae0be7e1b41188def905de0a1568d442d">  214</a></span>&#160;<span class="preprocessor">#define ARM_NAND_EVENT_DEVICE_READY     (1UL &lt;&lt; 0)  </span></div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___n_a_n_d__events.html#ga7b390a906db42c5ea4db38e0e85bb9e9">  215</a></span>&#160;<span class="preprocessor">#define ARM_NAND_EVENT_DRIVER_READY     (1UL &lt;&lt; 1)  </span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___n_a_n_d__events.html#gac774a334871789d24107b843d1ebd00c">  216</a></span>&#160;<span class="preprocessor">#define ARM_NAND_EVENT_DRIVER_DONE      (1UL &lt;&lt; 2)  </span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define ARM_NAND_EVENT_ECC_ERROR        (1UL &lt;&lt; 3)  </span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160; </div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160; </div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">// Function documentation</span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group__nand__interface__gr.html#ga09f4cf2f2df0bb690bce38b13d77e50f">  363</a></span>&#160;<span class="comment"></span><span class="keyword">typedef</span> void (*<a class="code" href="group__nand__interface__gr.html#ga09f4cf2f2df0bb690bce38b13d77e50f">ARM_NAND_SignalEvent_t</a>) (uint32_t dev_num, uint32_t event);    </div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160; </div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160; </div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html">  369</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html">_ARM_NAND_CAPABILITIES</a> {</div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a88dff8c51b2960140ab9f79050b865a5">  370</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a88dff8c51b2960140ab9f79050b865a5">event_device_ready</a>  : 1;     </div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#abb18ef55a0811f4a5755249f5e5da117">  371</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#abb18ef55a0811f4a5755249f5e5da117">reentrant_operation</a> : 1;     </div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a5258619be4269f75fbdcc3b80deb879d">  372</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a5258619be4269f75fbdcc3b80deb879d">sequence_operation</a>  : 1;     </div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a6ce164d7b3c4cd9bb1ffb0298d41e261">  373</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a6ce164d7b3c4cd9bb1ffb0298d41e261">vcc</a>                 : 1;     </div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a610354b14c6c1593e59a86bc114d9280">  374</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a610354b14c6c1593e59a86bc114d9280">vcc_1v8</a>             : 1;     </div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#acd29ea9ffbefe2ae08ea1b67cfcb7839">  375</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#acd29ea9ffbefe2ae08ea1b67cfcb7839">vccq</a>                : 1;     </div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#ac2152c639b6b71ea3b08ec1730afdbea">  376</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#ac2152c639b6b71ea3b08ec1730afdbea">vccq_1v8</a>            : 1;     </div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#afe40d18644dc718c9d0f63203a0ecce6">  377</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#afe40d18644dc718c9d0f63203a0ecce6">vpp</a>                 : 1;     </div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#ae367d1ac5d085d1211d34ca4ef84a642">  378</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#ae367d1ac5d085d1211d34ca4ef84a642">wp</a>                  : 1;     </div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#adabb26b47f4be38712619c6ca8441a89">  379</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#adabb26b47f4be38712619c6ca8441a89">ce_lines</a>            : 4;     </div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a9ccf37a6d13291c69d7c65cabf92e060">  380</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a9ccf37a6d13291c69d7c65cabf92e060">ce_manual</a>           : 1;     </div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a49a58436873128fc73028d686e6bc960">  381</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a49a58436873128fc73028d686e6bc960">rb_monitor</a>          : 1;     </div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a541a5503db03b9dfac1a8b8cf7e84476">  382</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a541a5503db03b9dfac1a8b8cf7e84476">data_width_16</a>       : 1;     </div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#ade6ff2957054772f1e53b4c3889674d6">  383</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#ade6ff2957054772f1e53b4c3889674d6">ddr</a>                 : 1;     </div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a5218d99c90a4ba1d98c05fc2e74a0266">  384</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a5218d99c90a4ba1d98c05fc2e74a0266">ddr2</a>                : 1;     </div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a5913bbf60c0621d0b88873f4b2b45b14">  385</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a5913bbf60c0621d0b88873f4b2b45b14">sdr_timing_mode</a>     : 3;     </div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#adfb67f516a3d19a936d00b2dffe13f2c">  386</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#adfb67f516a3d19a936d00b2dffe13f2c">ddr_timing_mode</a>     : 3;     </div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a5b90c6429fb627314d323e4590048a85">  387</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a5b90c6429fb627314d323e4590048a85">ddr2_timing_mode</a>    : 3;     </div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#af09686b4f9a901992d94184287b4a6de">  388</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#af09686b4f9a901992d94184287b4a6de">driver_strength_18</a>  : 1;     </div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#ac886af9048c12e64cee6b3d3a172a4b3">  389</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#ac886af9048c12e64cee6b3d3a172a4b3">driver_strength_25</a>  : 1;     </div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a1fa9bc76a51ff16e5e092836dbc0acb1">  390</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a1fa9bc76a51ff16e5e092836dbc0acb1">driver_strength_50</a>  : 1;     </div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a2a0e49e55c0e12679f9eebfb153b543f">  391</a></span>&#160;  uint32_t <a class="code" href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a2a0e49e55c0e12679f9eebfb153b543f">reserved</a>            : 2;     </div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;} <a class="code" href="struct_a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html">ARM_NAND_CAPABILITIES</a>;</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160; </div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160; </div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html">  398</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html">_ARM_DRIVER_NAND</a> {</div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#a25228d3e6621a58150a5c6419ba62da1">  399</a></span>&#160;  <a class="code" href="struct_a_r_m___d_r_i_v_e_r___v_e_r_s_i_o_n.html">ARM_DRIVER_VERSION</a>    (*<a class="code" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#a25228d3e6621a58150a5c6419ba62da1">GetVersion</a>)     (void);                                                             </div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#a42e1c4616faa5f25b16bb6ed9366f059">  400</a></span>&#160;  <a class="code" href="struct_a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html">ARM_NAND_CAPABILITIES</a> (*<a class="code" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#a42e1c4616faa5f25b16bb6ed9366f059">GetCapabilities</a>)(void);                                                             </div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#af6b56e8995f5abad0516e378fe071937">  401</a></span>&#160;  int32_t               (*<a class="code" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#af6b56e8995f5abad0516e378fe071937">Initialize</a>)     (<a class="code" href="group__nand__interface__gr.html#ga09f4cf2f2df0bb690bce38b13d77e50f">ARM_NAND_SignalEvent_t</a> cb_event);                                  </div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#ac0b22392b870334bb268508e5157b8f2">  402</a></span>&#160;  int32_t               (*<a class="code" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#ac0b22392b870334bb268508e5157b8f2">Uninitialize</a>)   (void);                                                             </div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#ac361762fc4dbc4b822adc01775756578">  403</a></span>&#160;  int32_t               (*<a class="code" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#ac361762fc4dbc4b822adc01775756578">PowerControl</a>)   (ARM_POWER_STATE state);                                            </div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#a73197f96a796baf18625d011c5faa8db">  404</a></span>&#160;  int32_t               (*<a class="code" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#a73197f96a796baf18625d011c5faa8db">DevicePower</a>)    (uint32_t voltage);                                                 </div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#a0c9d1b56690bb6decc61a2e593d2ed95">  405</a></span>&#160;  int32_t               (*<a class="code" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#a0c9d1b56690bb6decc61a2e593d2ed95">WriteProtect</a>)   (uint32_t dev_num, <span class="keywordtype">bool</span> enable);                                    </div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#af5975c472064437a70364e9469beb098">  406</a></span>&#160;  int32_t               (*<a class="code" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#af5975c472064437a70364e9469beb098">ChipEnable</a>)     (uint32_t dev_num, <span class="keywordtype">bool</span> enable);                                    </div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#a69e8e425d377fb0d9f78d7359afb61d8">  407</a></span>&#160;  int32_t               (*<a class="code" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#a69e8e425d377fb0d9f78d7359afb61d8">GetDeviceBusy</a>)  (uint32_t dev_num);                                                 </div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#afeb40d05ad2b0ef88a9f40c69ef9072d">  408</a></span>&#160;  int32_t               (*<a class="code" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#afeb40d05ad2b0ef88a9f40c69ef9072d">SendCommand</a>)    (uint32_t dev_num, uint8_t cmd);                                    </div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#acb9ae3935b0d26daaa74e2ec94aa389e">  409</a></span>&#160;  int32_t               (*<a class="code" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#acb9ae3935b0d26daaa74e2ec94aa389e">SendAddress</a>)    (uint32_t dev_num, uint8_t addr);                                   </div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#afdd7c5cb224cd7e245e839257c10dc30">  410</a></span>&#160;  int32_t               (*<a class="code" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#afdd7c5cb224cd7e245e839257c10dc30">ReadData</a>)       (uint32_t dev_num,       <span class="keywordtype">void</span> *data, uint32_t cnt, uint32_t mode);  </div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#aa76bd745677e3c21e5b6132ec1587a5d">  411</a></span>&#160;  int32_t               (*<a class="code" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#aa76bd745677e3c21e5b6132ec1587a5d">WriteData</a>)      (uint32_t dev_num, <span class="keyword">const</span> <span class="keywordtype">void</span> *data, uint32_t cnt, uint32_t mode);  </div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#ac89ee0825f27ac35c0bb40edd24d1c5e">  412</a></span>&#160;  int32_t               (*<a class="code" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#ac89ee0825f27ac35c0bb40edd24d1c5e">ExecuteSequence</a>)(uint32_t dev_num, uint32_t code, uint32_t cmd,</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                                           uint32_t addr_col, uint32_t addr_row,</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                                           <span class="keywordtype">void</span> *data, uint32_t data_cnt,</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                                           uint8_t *status, uint32_t *count);                                 </div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#a71804e3bba7789fe8c27dd12158cfefb">  416</a></span>&#160;  int32_t               (*<a class="code" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#a71804e3bba7789fe8c27dd12158cfefb">AbortSequence</a>)  (uint32_t dev_num);                                                 </div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#ad61491919ff784fc4446e4dd22531056">  417</a></span>&#160;  int32_t               (*<a class="code" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#ad61491919ff784fc4446e4dd22531056">Control</a>)        (uint32_t dev_num, uint32_t control, uint32_t arg);                 </div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#a3ea84f136c3ef35e37b883d57ac71208">  418</a></span>&#160;  <a class="code" href="struct_a_r_m___n_a_n_d___s_t_a_t_u_s.html">ARM_NAND_STATUS</a>       (*<a class="code" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#a3ea84f136c3ef35e37b883d57ac71208">GetStatus</a>)      (uint32_t dev_num);                                                 </div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#af6d4501d1c1e72bc4d04641c950b265b">  419</a></span>&#160;  int32_t               (*<a class="code" href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#af6d4501d1c1e72bc4d04641c950b265b">InquireECC</a>)     ( int32_t index, <a class="code" href="struct_a_r_m___n_a_n_d___e_c_c___i_n_f_o.html">ARM_NAND_ECC_INFO</a> *info);                          </div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;} <span class="keyword">const</span> <a class="code" href="struct_a_r_m___d_r_i_v_e_r___n_a_n_d.html">ARM_DRIVER_NAND</a>;</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160; </div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#ifdef  __cplusplus</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;}</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160; </div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DRIVER_NAND_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="agroup__nand__interface__gr_html_ga09f4cf2f2df0bb690bce38b13d77e50f"><div class="ttname"><a href="group__nand__interface__gr.html#ga09f4cf2f2df0bb690bce38b13d77e50f">ARM_NAND_SignalEvent_t</a></div><div class="ttdeci">void(* ARM_NAND_SignalEvent_t)(uint32_t dev_num, uint32_t event)</div><div class="ttdoc">Pointer to ARM_NAND_SignalEvent : Signal NAND Event.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:363</div></div>
<div class="ttc" id="astruct___a_r_m___d_r_i_v_e_r___n_a_n_d_html"><div class="ttname"><a href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html">_ARM_DRIVER_NAND</a></div><div class="ttdoc">Access structure of the NAND Driver.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:398</div></div>
<div class="ttc" id="astruct___a_r_m___d_r_i_v_e_r___n_a_n_d_html_a0c9d1b56690bb6decc61a2e593d2ed95"><div class="ttname"><a href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#a0c9d1b56690bb6decc61a2e593d2ed95">_ARM_DRIVER_NAND::WriteProtect</a></div><div class="ttdeci">int32_t(* WriteProtect)(uint32_t dev_num, bool enable)</div><div class="ttdoc">Pointer to ARM_NAND_WriteProtect : Control WPn (Write Protect).</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:405</div></div>
<div class="ttc" id="astruct___a_r_m___d_r_i_v_e_r___n_a_n_d_html_a25228d3e6621a58150a5c6419ba62da1"><div class="ttname"><a href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#a25228d3e6621a58150a5c6419ba62da1">_ARM_DRIVER_NAND::GetVersion</a></div><div class="ttdeci">ARM_DRIVER_VERSION(* GetVersion)(void)</div><div class="ttdoc">Pointer to ARM_NAND_GetVersion : Get driver version.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:399</div></div>
<div class="ttc" id="astruct___a_r_m___d_r_i_v_e_r___n_a_n_d_html_a3ea84f136c3ef35e37b883d57ac71208"><div class="ttname"><a href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#a3ea84f136c3ef35e37b883d57ac71208">_ARM_DRIVER_NAND::GetStatus</a></div><div class="ttdeci">ARM_NAND_STATUS(* GetStatus)(uint32_t dev_num)</div><div class="ttdoc">Pointer to ARM_NAND_GetStatus : Get NAND status.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:418</div></div>
<div class="ttc" id="astruct___a_r_m___d_r_i_v_e_r___n_a_n_d_html_a42e1c4616faa5f25b16bb6ed9366f059"><div class="ttname"><a href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#a42e1c4616faa5f25b16bb6ed9366f059">_ARM_DRIVER_NAND::GetCapabilities</a></div><div class="ttdeci">ARM_NAND_CAPABILITIES(* GetCapabilities)(void)</div><div class="ttdoc">Pointer to ARM_NAND_GetCapabilities : Get driver capabilities.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:400</div></div>
<div class="ttc" id="astruct___a_r_m___d_r_i_v_e_r___n_a_n_d_html_a69e8e425d377fb0d9f78d7359afb61d8"><div class="ttname"><a href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#a69e8e425d377fb0d9f78d7359afb61d8">_ARM_DRIVER_NAND::GetDeviceBusy</a></div><div class="ttdeci">int32_t(* GetDeviceBusy)(uint32_t dev_num)</div><div class="ttdoc">Pointer to ARM_NAND_GetDeviceBusy : Get Device Busy pin state.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:407</div></div>
<div class="ttc" id="astruct___a_r_m___d_r_i_v_e_r___n_a_n_d_html_a71804e3bba7789fe8c27dd12158cfefb"><div class="ttname"><a href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#a71804e3bba7789fe8c27dd12158cfefb">_ARM_DRIVER_NAND::AbortSequence</a></div><div class="ttdeci">int32_t(* AbortSequence)(uint32_t dev_num)</div><div class="ttdoc">Pointer to ARM_NAND_AbortSequence : Abort sequence execution.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:416</div></div>
<div class="ttc" id="astruct___a_r_m___d_r_i_v_e_r___n_a_n_d_html_a73197f96a796baf18625d011c5faa8db"><div class="ttname"><a href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#a73197f96a796baf18625d011c5faa8db">_ARM_DRIVER_NAND::DevicePower</a></div><div class="ttdeci">int32_t(* DevicePower)(uint32_t voltage)</div><div class="ttdoc">Pointer to ARM_NAND_DevicePower : Set device power supply voltage.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:404</div></div>
<div class="ttc" id="astruct___a_r_m___d_r_i_v_e_r___n_a_n_d_html_aa76bd745677e3c21e5b6132ec1587a5d"><div class="ttname"><a href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#aa76bd745677e3c21e5b6132ec1587a5d">_ARM_DRIVER_NAND::WriteData</a></div><div class="ttdeci">int32_t(* WriteData)(uint32_t dev_num, const void *data, uint32_t cnt, uint32_t mode)</div><div class="ttdoc">Pointer to ARM_NAND_WriteData : Write data to NAND device.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:411</div></div>
<div class="ttc" id="astruct___a_r_m___d_r_i_v_e_r___n_a_n_d_html_ac0b22392b870334bb268508e5157b8f2"><div class="ttname"><a href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#ac0b22392b870334bb268508e5157b8f2">_ARM_DRIVER_NAND::Uninitialize</a></div><div class="ttdeci">int32_t(* Uninitialize)(void)</div><div class="ttdoc">Pointer to ARM_NAND_Uninitialize : De-initialize NAND Interface.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:402</div></div>
<div class="ttc" id="astruct___a_r_m___d_r_i_v_e_r___n_a_n_d_html_ac361762fc4dbc4b822adc01775756578"><div class="ttname"><a href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#ac361762fc4dbc4b822adc01775756578">_ARM_DRIVER_NAND::PowerControl</a></div><div class="ttdeci">int32_t(* PowerControl)(ARM_POWER_STATE state)</div><div class="ttdoc">Pointer to ARM_NAND_PowerControl : Control NAND Interface Power.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:403</div></div>
<div class="ttc" id="astruct___a_r_m___d_r_i_v_e_r___n_a_n_d_html_ac89ee0825f27ac35c0bb40edd24d1c5e"><div class="ttname"><a href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#ac89ee0825f27ac35c0bb40edd24d1c5e">_ARM_DRIVER_NAND::ExecuteSequence</a></div><div class="ttdeci">int32_t(* ExecuteSequence)(uint32_t dev_num, uint32_t code, uint32_t cmd, uint32_t addr_col, uint32_t addr_row, void *data, uint32_t data_cnt, uint8_t *status, uint32_t *count)</div><div class="ttdoc">Pointer to ARM_NAND_ExecuteSequence : Execute sequence of operations.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:412</div></div>
<div class="ttc" id="astruct___a_r_m___d_r_i_v_e_r___n_a_n_d_html_acb9ae3935b0d26daaa74e2ec94aa389e"><div class="ttname"><a href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#acb9ae3935b0d26daaa74e2ec94aa389e">_ARM_DRIVER_NAND::SendAddress</a></div><div class="ttdeci">int32_t(* SendAddress)(uint32_t dev_num, uint8_t addr)</div><div class="ttdoc">Pointer to ARM_NAND_SendAddress : Send address to NAND device.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:409</div></div>
<div class="ttc" id="astruct___a_r_m___d_r_i_v_e_r___n_a_n_d_html_ad61491919ff784fc4446e4dd22531056"><div class="ttname"><a href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#ad61491919ff784fc4446e4dd22531056">_ARM_DRIVER_NAND::Control</a></div><div class="ttdeci">int32_t(* Control)(uint32_t dev_num, uint32_t control, uint32_t arg)</div><div class="ttdoc">Pointer to ARM_NAND_Control : Control NAND Interface.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:417</div></div>
<div class="ttc" id="astruct___a_r_m___d_r_i_v_e_r___n_a_n_d_html_af5975c472064437a70364e9469beb098"><div class="ttname"><a href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#af5975c472064437a70364e9469beb098">_ARM_DRIVER_NAND::ChipEnable</a></div><div class="ttdeci">int32_t(* ChipEnable)(uint32_t dev_num, bool enable)</div><div class="ttdoc">Pointer to ARM_NAND_ChipEnable : Control CEn (Chip Enable).</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:406</div></div>
<div class="ttc" id="astruct___a_r_m___d_r_i_v_e_r___n_a_n_d_html_af6b56e8995f5abad0516e378fe071937"><div class="ttname"><a href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#af6b56e8995f5abad0516e378fe071937">_ARM_DRIVER_NAND::Initialize</a></div><div class="ttdeci">int32_t(* Initialize)(ARM_NAND_SignalEvent_t cb_event)</div><div class="ttdoc">Pointer to ARM_NAND_Initialize : Initialize NAND Interface.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:401</div></div>
<div class="ttc" id="astruct___a_r_m___d_r_i_v_e_r___n_a_n_d_html_af6d4501d1c1e72bc4d04641c950b265b"><div class="ttname"><a href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#af6d4501d1c1e72bc4d04641c950b265b">_ARM_DRIVER_NAND::InquireECC</a></div><div class="ttdeci">int32_t(* InquireECC)(int32_t index, ARM_NAND_ECC_INFO *info)</div><div class="ttdoc">Pointer to ARM_NAND_InquireECC : Inquire about available ECC.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:419</div></div>
<div class="ttc" id="astruct___a_r_m___d_r_i_v_e_r___n_a_n_d_html_afdd7c5cb224cd7e245e839257c10dc30"><div class="ttname"><a href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#afdd7c5cb224cd7e245e839257c10dc30">_ARM_DRIVER_NAND::ReadData</a></div><div class="ttdeci">int32_t(* ReadData)(uint32_t dev_num, void *data, uint32_t cnt, uint32_t mode)</div><div class="ttdoc">Pointer to ARM_NAND_ReadData : Read data from NAND device.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:410</div></div>
<div class="ttc" id="astruct___a_r_m___d_r_i_v_e_r___n_a_n_d_html_afeb40d05ad2b0ef88a9f40c69ef9072d"><div class="ttname"><a href="struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html#afeb40d05ad2b0ef88a9f40c69ef9072d">_ARM_DRIVER_NAND::SendCommand</a></div><div class="ttdeci">int32_t(* SendCommand)(uint32_t dev_num, uint8_t cmd)</div><div class="ttdoc">Pointer to ARM_NAND_SendCommand : Send command to NAND device.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:408</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s_html"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html">_ARM_NAND_CAPABILITIES</a></div><div class="ttdoc">NAND Driver Capabilities.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:369</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s_html_a1fa9bc76a51ff16e5e092836dbc0acb1"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a1fa9bc76a51ff16e5e092836dbc0acb1">_ARM_NAND_CAPABILITIES::driver_strength_50</a></div><div class="ttdeci">uint32_t driver_strength_50</div><div class="ttdoc">Supports Driver Strength 0.7x = 50 Ohms.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:390</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s_html_a2a0e49e55c0e12679f9eebfb153b543f"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a2a0e49e55c0e12679f9eebfb153b543f">_ARM_NAND_CAPABILITIES::reserved</a></div><div class="ttdeci">uint32_t reserved</div><div class="ttdoc">Reserved (must be zero)</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:391</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s_html_a49a58436873128fc73028d686e6bc960"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a49a58436873128fc73028d686e6bc960">_ARM_NAND_CAPABILITIES::rb_monitor</a></div><div class="ttdeci">uint32_t rb_monitor</div><div class="ttdoc">Supports R/Bn (Ready/Busy) Monitoring.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:381</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s_html_a5218d99c90a4ba1d98c05fc2e74a0266"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a5218d99c90a4ba1d98c05fc2e74a0266">_ARM_NAND_CAPABILITIES::ddr2</a></div><div class="ttdeci">uint32_t ddr2</div><div class="ttdoc">Supports NV-DDR2 Data Interface (ONFI)</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:384</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s_html_a5258619be4269f75fbdcc3b80deb879d"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a5258619be4269f75fbdcc3b80deb879d">_ARM_NAND_CAPABILITIES::sequence_operation</a></div><div class="ttdeci">uint32_t sequence_operation</div><div class="ttdoc">Supports Sequence operation (ExecuteSequence, AbortSequence)</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:372</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s_html_a541a5503db03b9dfac1a8b8cf7e84476"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a541a5503db03b9dfac1a8b8cf7e84476">_ARM_NAND_CAPABILITIES::data_width_16</a></div><div class="ttdeci">uint32_t data_width_16</div><div class="ttdoc">Supports 16-bit data.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:382</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s_html_a5913bbf60c0621d0b88873f4b2b45b14"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a5913bbf60c0621d0b88873f4b2b45b14">_ARM_NAND_CAPABILITIES::sdr_timing_mode</a></div><div class="ttdeci">uint32_t sdr_timing_mode</div><div class="ttdoc">Fastest (highest) SDR Timing Mode supported (ONFI)</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:385</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s_html_a5b90c6429fb627314d323e4590048a85"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a5b90c6429fb627314d323e4590048a85">_ARM_NAND_CAPABILITIES::ddr2_timing_mode</a></div><div class="ttdeci">uint32_t ddr2_timing_mode</div><div class="ttdoc">Fastest (highest) NV_DDR2 Timing Mode supported (ONFI)</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:387</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s_html_a610354b14c6c1593e59a86bc114d9280"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a610354b14c6c1593e59a86bc114d9280">_ARM_NAND_CAPABILITIES::vcc_1v8</a></div><div class="ttdeci">uint32_t vcc_1v8</div><div class="ttdoc">Supports 1.8 VCC Power Supply.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:374</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s_html_a6ce164d7b3c4cd9bb1ffb0298d41e261"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a6ce164d7b3c4cd9bb1ffb0298d41e261">_ARM_NAND_CAPABILITIES::vcc</a></div><div class="ttdeci">uint32_t vcc</div><div class="ttdoc">Supports VCC Power Supply Control.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:373</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s_html_a88dff8c51b2960140ab9f79050b865a5"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a88dff8c51b2960140ab9f79050b865a5">_ARM_NAND_CAPABILITIES::event_device_ready</a></div><div class="ttdeci">uint32_t event_device_ready</div><div class="ttdoc">Signal Device Ready event (R/Bn rising edge)</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:370</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s_html_a9ccf37a6d13291c69d7c65cabf92e060"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#a9ccf37a6d13291c69d7c65cabf92e060">_ARM_NAND_CAPABILITIES::ce_manual</a></div><div class="ttdeci">uint32_t ce_manual</div><div class="ttdoc">Supports manual CEn (Chip Enable) Control.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:380</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s_html_abb18ef55a0811f4a5755249f5e5da117"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#abb18ef55a0811f4a5755249f5e5da117">_ARM_NAND_CAPABILITIES::reentrant_operation</a></div><div class="ttdeci">uint32_t reentrant_operation</div><div class="ttdoc">Supports re-entrant operation (SendCommand/Address, Read/WriteData)</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:371</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s_html_ac2152c639b6b71ea3b08ec1730afdbea"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#ac2152c639b6b71ea3b08ec1730afdbea">_ARM_NAND_CAPABILITIES::vccq_1v8</a></div><div class="ttdeci">uint32_t vccq_1v8</div><div class="ttdoc">Supports 1.8 VCCQ I/O Power Supply.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:376</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s_html_ac886af9048c12e64cee6b3d3a172a4b3"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#ac886af9048c12e64cee6b3d3a172a4b3">_ARM_NAND_CAPABILITIES::driver_strength_25</a></div><div class="ttdeci">uint32_t driver_strength_25</div><div class="ttdoc">Supports Driver Strength 1.4x = 25 Ohms.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:389</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s_html_acd29ea9ffbefe2ae08ea1b67cfcb7839"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#acd29ea9ffbefe2ae08ea1b67cfcb7839">_ARM_NAND_CAPABILITIES::vccq</a></div><div class="ttdeci">uint32_t vccq</div><div class="ttdoc">Supports VCCQ I/O Power Supply Control.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:375</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s_html_adabb26b47f4be38712619c6ca8441a89"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#adabb26b47f4be38712619c6ca8441a89">_ARM_NAND_CAPABILITIES::ce_lines</a></div><div class="ttdeci">uint32_t ce_lines</div><div class="ttdoc">Number of CEn (Chip Enable) lines: ce_lines + 1.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:379</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s_html_ade6ff2957054772f1e53b4c3889674d6"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#ade6ff2957054772f1e53b4c3889674d6">_ARM_NAND_CAPABILITIES::ddr</a></div><div class="ttdeci">uint32_t ddr</div><div class="ttdoc">Supports NV-DDR Data Interface (ONFI)</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:383</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s_html_adfb67f516a3d19a936d00b2dffe13f2c"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#adfb67f516a3d19a936d00b2dffe13f2c">_ARM_NAND_CAPABILITIES::ddr_timing_mode</a></div><div class="ttdeci">uint32_t ddr_timing_mode</div><div class="ttdoc">Fastest (highest) NV_DDR Timing Mode supported (ONFI)</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:386</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s_html_ae367d1ac5d085d1211d34ca4ef84a642"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#ae367d1ac5d085d1211d34ca4ef84a642">_ARM_NAND_CAPABILITIES::wp</a></div><div class="ttdeci">uint32_t wp</div><div class="ttdoc">Supports WPn (Write Protect) Control.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:378</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s_html_af09686b4f9a901992d94184287b4a6de"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#af09686b4f9a901992d94184287b4a6de">_ARM_NAND_CAPABILITIES::driver_strength_18</a></div><div class="ttdeci">uint32_t driver_strength_18</div><div class="ttdoc">Supports Driver Strength 2.0x = 18 Ohms.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:388</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s_html_afe40d18644dc718c9d0f63203a0ecce6"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html#afe40d18644dc718c9d0f63203a0ecce6">_ARM_NAND_CAPABILITIES::vpp</a></div><div class="ttdeci">uint32_t vpp</div><div class="ttdoc">Supports VPP High Voltage Power Supply Control.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:377</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___e_c_c___i_n_f_o_html"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html">_ARM_NAND_ECC_INFO</a></div><div class="ttdoc">NAND ECC (Error Correction Code) Information.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:185</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___e_c_c___i_n_f_o_html_a1794f67f63ddde28e446ec4413281251"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a1794f67f63ddde28e446ec4413281251">_ARM_NAND_ECC_INFO::virtual_page_size</a></div><div class="ttdeci">uint16_t virtual_page_size[2]</div><div class="ttdoc">Virtual Page size in bytes (Main/Spare)</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:196</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___e_c_c___i_n_f_o_html_a1e99b7f25124a87cc11e0a27fb7c2fae"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a1e99b7f25124a87cc11e0a27fb7c2fae">_ARM_NAND_ECC_INFO::codeword_offset</a></div><div class="ttdeci">uint16_t codeword_offset[2]</div><div class="ttdoc">Codeword offset in bytes (where ECC protected data starts in Main/Spare)</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:197</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___e_c_c___i_n_f_o_html_a35a86c2bd44d0f8b2ab66768d5ac9d0c"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a35a86c2bd44d0f8b2ab66768d5ac9d0c">_ARM_NAND_ECC_INFO::type</a></div><div class="ttdeci">uint32_t type</div><div class="ttdoc">Type: 1=ECC0 over Main, 2=ECC0 over Main+Spare, 3=ECC0 over Main and ECC1 over Spare.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:186</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___e_c_c___i_n_f_o_html_a4325aab319f140c0b57abd8a2d23c8e4"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a4325aab319f140c0b57abd8a2d23c8e4">_ARM_NAND_ECC_INFO::ecc_gap</a></div><div class="ttdeci">uint16_t ecc_gap[2]</div><div class="ttdoc">ECC gap in bytes till next generated ECC.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:199</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___e_c_c___i_n_f_o_html_a48c124dc0a0b8b82df3fb923a8eabab3"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a48c124dc0a0b8b82df3fb923a8eabab3">_ARM_NAND_ECC_INFO::reserved</a></div><div class="ttdeci">uint32_t reserved</div><div class="ttdoc">Reserved (must be zero)</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:190</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___e_c_c___i_n_f_o_html_a49bd250ac8dbc81125e73a4da8cdd681"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a49bd250ac8dbc81125e73a4da8cdd681">_ARM_NAND_ECC_INFO::correctable_bits</a></div><div class="ttdeci">uint32_t correctable_bits</div><div class="ttdoc">Number of correctable bits (based on 512 byte codeword size)</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:191</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___e_c_c___i_n_f_o_html_a4e9099416113531ff479d09e08a1d60d"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a4e9099416113531ff479d09e08a1d60d">_ARM_NAND_ECC_INFO::codeword_size</a></div><div class="ttdeci">uint16_t codeword_size[2]</div><div class="ttdoc">Number of bytes over which ECC is calculated.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:192</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___e_c_c___i_n_f_o_html_a5e95b32dd267ca08a1d2249e38a6727f"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a5e95b32dd267ca08a1d2249e38a6727f">_ARM_NAND_ECC_INFO::page_count</a></div><div class="ttdeci">uint32_t page_count</div><div class="ttdoc">Number of virtual pages: N = 2 ^ page_count.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:188</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___e_c_c___i_n_f_o_html_a7532bd8cd262a8afe8ba87566f2c6209"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a7532bd8cd262a8afe8ba87566f2c6209">_ARM_NAND_ECC_INFO::page_layout</a></div><div class="ttdeci">uint32_t page_layout</div><div class="ttdoc">Page layout: 0=|Main0|Spare0|...|MainN-1|SpareN-1|, 1=|Main0|...|MainN-1|Spare0|.....</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:187</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___e_c_c___i_n_f_o_html_a7f2039428c6ff8063ab6471b04a3055a"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#a7f2039428c6ff8063ab6471b04a3055a">_ARM_NAND_ECC_INFO::page_size</a></div><div class="ttdeci">uint32_t page_size</div><div class="ttdoc">Virtual Page size (Main+Spare): 0=512+16, 1=1k+32, 2=2k+64, 3=4k+128, 4=8k+256, 8=512+28,...</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:189</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___e_c_c___i_n_f_o_html_aadcc2754e104d199014b088ecf4e8ea0"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#aadcc2754e104d199014b088ecf4e8ea0">_ARM_NAND_ECC_INFO::ecc_size</a></div><div class="ttdeci">uint16_t ecc_size[2]</div><div class="ttdoc">ECC size in bytes (rounded up)</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:193</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___e_c_c___i_n_f_o_html_ad3402ad3d9cb4272bdf092a7fcfa4a1d"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#ad3402ad3d9cb4272bdf092a7fcfa4a1d">_ARM_NAND_ECC_INFO::codeword_gap</a></div><div class="ttdeci">uint16_t codeword_gap[2]</div><div class="ttdoc">Codeword gap in bytes till next protected data.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:198</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___e_c_c___i_n_f_o_html_ae669027a5d609910982d31833558afa0"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html#ae669027a5d609910982d31833558afa0">_ARM_NAND_ECC_INFO::ecc_offset</a></div><div class="ttdeci">uint16_t ecc_offset[2]</div><div class="ttdoc">ECC offset in bytes (where ECC starts in Spare)</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:194</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___s_t_a_t_u_s_html"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___s_t_a_t_u_s.html">_ARM_NAND_STATUS</a></div><div class="ttdoc">NAND Status.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:206</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___s_t_a_t_u_s_html_ad12a9225882127cf20df43066f17c120"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___s_t_a_t_u_s.html#ad12a9225882127cf20df43066f17c120">_ARM_NAND_STATUS::ecc_error</a></div><div class="ttdeci">uint32_t ecc_error</div><div class="ttdoc">ECC error detected (cleared on next Read/WriteData or ExecuteSequence)</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:208</div></div>
<div class="ttc" id="astruct___a_r_m___n_a_n_d___s_t_a_t_u_s_html_af0eb4f4414ac51db30150bbc8bc35e52"><div class="ttname"><a href="struct___a_r_m___n_a_n_d___s_t_a_t_u_s.html#af0eb4f4414ac51db30150bbc8bc35e52">_ARM_NAND_STATUS::busy</a></div><div class="ttdeci">uint32_t busy</div><div class="ttdoc">Driver busy flag.</div><div class="ttdef"><b>Definition:</b> Driver_NAND.h:207</div></div>
<div class="ttc" id="astruct_a_r_m___d_r_i_v_e_r___n_a_n_d_html"><div class="ttname"><a href="struct_a_r_m___d_r_i_v_e_r___n_a_n_d.html">ARM_DRIVER_NAND</a></div></div>
<div class="ttc" id="astruct_a_r_m___d_r_i_v_e_r___v_e_r_s_i_o_n_html"><div class="ttname"><a href="struct_a_r_m___d_r_i_v_e_r___v_e_r_s_i_o_n.html">ARM_DRIVER_VERSION</a></div></div>
<div class="ttc" id="astruct_a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s_html"><div class="ttname"><a href="struct_a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html">ARM_NAND_CAPABILITIES</a></div></div>
<div class="ttc" id="astruct_a_r_m___n_a_n_d___e_c_c___i_n_f_o_html"><div class="ttname"><a href="struct_a_r_m___n_a_n_d___e_c_c___i_n_f_o.html">ARM_NAND_ECC_INFO</a></div></div>
<div class="ttc" id="astruct_a_r_m___n_a_n_d___s_t_a_t_u_s_html"><div class="ttname"><a href="struct_a_r_m___n_a_n_d___s_t_a_t_u_s.html">ARM_NAND_STATUS</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b0711b29c54d5b28b994ab991c188edf.html">CMSIS_5</a></li><li class="navelem"><a class="el" href="dir_765d4abb0ca875d5450ac7556e5b54b6.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_edcc38623fbd60453adf8f9d3e17df5b.html">Driver</a></li><li class="navelem"><a class="el" href="dir_fca0e395cac3cf709196e37dade66326.html">Include</a></li><li class="navelem"><b>Driver_NAND.h</b></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
