

================================================================
== Vitis HLS Report for 'encode'
================================================================
* Date:           Fri May 30 21:17:05 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.213 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      165|      167|  1.320 us|  1.336 us|  165|  167|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- encode_label0  |       20|       20|         2|          -|          -|    10|        no|
        |- encode_label1  |       44|       44|         2|          -|          -|    22|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 
6 --> 7 8 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 13 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:241]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%xa_1 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 15 'alloca' 'xa_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%xb_1 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 16 'alloca' 'xb_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.69ns)   --->   "%tqmf_load = load i32 0" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 17 'load' 'tqmf_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 18 [2/2] (0.69ns)   --->   "%tqmf_load_1 = load i32 1" [data/benchmarks/adpcm/adpcm.c:251]   --->   Operation 18 'load' 'tqmf_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln241 = store i4 0, i4 %i" [data/benchmarks/adpcm/adpcm.c:241]   --->   Operation 19 'store' 'store_ln241' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %idx"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 4.25>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%xin2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xin2" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 21 'read' 'xin2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%xin1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xin1" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 22 'read' 'xin1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.69ns)   --->   "%tqmf_load = load i32 0" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 23 'load' 'tqmf_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %tqmf_load, i4 0" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 24 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln250 = sext i36 %shl_ln" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 25 'sext' 'sext_ln250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln250_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tqmf_load, i2 0" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 26 'bitconcatenate' 'shl_ln250_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln250_1 = sext i34 %shl_ln250_1" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 27 'sext' 'sext_ln250_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.92ns)   --->   "%xa = sub i37 %sext_ln250, i37 %sext_ln250_1" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 28 'sub' 'xa' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln244 = sext i37 %xa" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 29 'sext' 'sext_ln244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.69ns)   --->   "%tqmf_load_1 = load i32 1" [data/benchmarks/adpcm/adpcm.c:251]   --->   Operation 30 'load' 'tqmf_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln251 = sext i32 %tqmf_load_1" [data/benchmarks/adpcm/adpcm.c:251]   --->   Operation 31 'sext' 'sext_ln251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (3.17ns)   --->   "%xb = mul i39 %sext_ln251, i39 549755813844" [data/benchmarks/adpcm/adpcm.c:251]   --->   Operation 32 'mul' 'xb' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln244_1 = sext i39 %xb" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 33 'sext' 'sext_ln244_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln244 = store i50 %sext_ln244_1, i50 %xb_1" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 34 'store' 'store_ln244' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln244 = store i50 %sext_ln244, i50 %xa_1" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 35 'store' 'store_ln244' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln255 = br void %for.inc" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 36 'br' 'br_ln255' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.40>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%i_10 = load i4 %i" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 37 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.70ns)   --->   "%icmp_ln255 = icmp_eq  i4 %i_10, i4 10" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 38 'icmp' 'icmp_ln255' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.70ns)   --->   "%i_11 = add i4 %i_10, i4 1" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 39 'add' 'i_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln255 = br i1 %icmp_ln255, void %for.inc.split, void %for.end" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 40 'br' 'br_ln255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%idx_load = load i5 %idx" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 41 'load' 'idx_load' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.70ns)   --->   "%add_ln243 = add i5 %idx_load, i5 2" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 42 'add' 'add_ln243' <Predicate = (!icmp_ln255)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln243 = zext i5 %add_ln243" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 43 'zext' 'zext_ln243' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tqmf_ptr = getelementptr i32 %tqmf, i64 0, i64 %zext_ln243" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 44 'getelementptr' 'tqmf_ptr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%h_ptr = getelementptr i15 %h, i64 0, i64 %zext_ln243" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 45 'getelementptr' 'h_ptr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.70ns)   --->   "%add_ln257 = add i5 %idx_load, i5 3" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 46 'add' 'add_ln257' <Predicate = (!icmp_ln255)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i5 %add_ln257" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 47 'zext' 'zext_ln257' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tqmf_ptr_1 = getelementptr i32 %tqmf, i64 0, i64 %zext_ln257" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 48 'getelementptr' 'tqmf_ptr_1' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (0.69ns)   --->   "%tqmf_ptr_load = load i5 %tqmf_ptr" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 49 'load' 'tqmf_ptr_load' <Predicate = (!icmp_ln255)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%h_ptr_1 = getelementptr i15 %h, i64 0, i64 %zext_ln257" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 50 'getelementptr' 'h_ptr_1' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (0.68ns)   --->   "%h_ptr_load = load i5 %h_ptr" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 51 'load' 'h_ptr_load' <Predicate = (!icmp_ln255)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_3 : Operation 52 [2/2] (0.69ns)   --->   "%tqmf_ptr_1_load = load i5 %tqmf_ptr_1" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 52 'load' 'tqmf_ptr_1_load' <Predicate = (!icmp_ln255)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 53 [2/2] (0.68ns)   --->   "%h_ptr_1_load = load i5 %h_ptr_1" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 53 'load' 'h_ptr_1_load' <Predicate = (!icmp_ln255)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_3 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln241 = store i4 %i_11, i4 %i" [data/benchmarks/adpcm/adpcm.c:241]   --->   Operation 54 'store' 'store_ln241' <Predicate = (!icmp_ln255)> <Delay = 0.38>
ST_3 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln243 = store i5 %add_ln243, i5 %idx" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 55 'store' 'store_ln243' <Predicate = (!icmp_ln255)> <Delay = 0.38>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%idx118 = alloca i32 1"   --->   Operation 56 'alloca' 'idx118' <Predicate = (icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:241]   --->   Operation 57 'alloca' 'i_6' <Predicate = (icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (0.69ns)   --->   "%tqmf_load_2 = load i32 22" [data/benchmarks/adpcm/adpcm.c:262]   --->   Operation 58 'load' 'tqmf_load_2' <Predicate = (icmp_ln255)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 59 [2/2] (0.69ns)   --->   "%tqmf_load_3 = load i32 23" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 59 'load' 'tqmf_load_3' <Predicate = (icmp_ln255)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 60 [1/1] (0.38ns)   --->   "%store_ln241 = store i5 0, i5 %i_6" [data/benchmarks/adpcm/adpcm.c:241]   --->   Operation 60 'store' 'store_ln241' <Predicate = (icmp_ln255)> <Delay = 0.38>
ST_3 : Operation 61 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %idx118"   --->   Operation 61 'store' 'store_ln0' <Predicate = (icmp_ln255)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 5.21>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%xa_1_load_1 = load i50 %xa_1" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 62 'load' 'xa_1_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%xb_1_load_1 = load i50 %xb_1" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 63 'load' 'xb_1_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln256 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [data/benchmarks/adpcm/adpcm.c:256]   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln256' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln259 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [data/benchmarks/adpcm/adpcm.c:259]   --->   Operation 65 'specloopname' 'specloopname_ln259' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/2] (0.69ns)   --->   "%tqmf_ptr_load = load i5 %tqmf_ptr" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 66 'load' 'tqmf_ptr_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln257 = sext i32 %tqmf_ptr_load" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 67 'sext' 'sext_ln257' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/2] (0.68ns)   --->   "%h_ptr_load = load i5 %h_ptr" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 68 'load' 'h_ptr_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln257_1 = sext i15 %h_ptr_load" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 69 'sext' 'sext_ln257_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (3.17ns)   --->   "%mul_ln257 = mul i47 %sext_ln257_1, i47 %sext_ln257" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 70 'mul' 'mul_ln257' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln257_2 = sext i47 %mul_ln257" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 71 'sext' 'sext_ln257_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.95ns)   --->   "%xa_3 = add i50 %sext_ln257_2, i50 %xa_1_load_1" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 72 'add' 'xa_3' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/2] (0.69ns)   --->   "%tqmf_ptr_1_load = load i5 %tqmf_ptr_1" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 73 'load' 'tqmf_ptr_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln258 = sext i32 %tqmf_ptr_1_load" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 74 'sext' 'sext_ln258' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/2] (0.68ns)   --->   "%h_ptr_1_load = load i5 %h_ptr_1" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 75 'load' 'h_ptr_1_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln258_1 = sext i15 %h_ptr_1_load" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 76 'sext' 'sext_ln258_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (3.17ns)   --->   "%mul_ln258 = mul i47 %sext_ln258_1, i47 %sext_ln258" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 77 'mul' 'mul_ln258' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln258_2 = sext i47 %mul_ln258" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 78 'sext' 'sext_ln258_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.95ns)   --->   "%xb_3 = add i50 %sext_ln258_2, i50 %xb_1_load_1" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 79 'add' 'xb_3' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.38ns)   --->   "%store_ln244 = store i50 %xb_3, i50 %xb_1" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 80 'store' 'store_ln244' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 81 [1/1] (0.38ns)   --->   "%store_ln244 = store i50 %xa_3, i50 %xa_1" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 81 'store' 'store_ln244' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln255 = br void %for.inc" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 82 'br' 'br_ln255' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.69>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%xa_1_load = load i50 %xa_1" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 83 'load' 'xa_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%xb_1_load = load i50 %xb_1" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 84 'load' 'xb_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln255 = trunc i50 %xb_1_load" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 85 'trunc' 'trunc_ln255' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln255_1 = trunc i50 %xa_1_load" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 86 'trunc' 'trunc_ln255_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/2] (0.69ns)   --->   "%tqmf_load_2 = load i32 22" [data/benchmarks/adpcm/adpcm.c:262]   --->   Operation 87 'load' 'tqmf_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 88 [1/2] (0.69ns)   --->   "%tqmf_load_3 = load i32 23" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 88 'load' 'tqmf_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln269 = br void %for.inc35" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 89 'br' 'br_ln269' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 5.08>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%i_12 = load i5 %i_6" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 90 'load' 'i_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.70ns)   --->   "%icmp_ln269 = icmp_eq  i5 %i_12, i5 22" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 91 'icmp' 'icmp_ln269' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.70ns)   --->   "%i_13 = add i5 %i_12, i5 1" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 92 'add' 'i_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %icmp_ln269, void %for.inc35.split, void %for.end37" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 93 'br' 'br_ln269' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%idx118_load = load i6 %idx118" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 94 'load' 'idx118_load' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln269 = trunc i6 %idx118_load" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 95 'trunc' 'trunc_ln269' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.70ns)   --->   "%add_ln243_1 = add i5 %trunc_ln269, i5 21" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 96 'add' 'add_ln243_1' <Predicate = (!icmp_ln269)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln243_1 = zext i5 %add_ln243_1" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 97 'zext' 'zext_ln243_1' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tqmf_ptr1 = getelementptr i32 %tqmf, i64 0, i64 %zext_ln243_1" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 98 'getelementptr' 'tqmf_ptr1' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 99 [2/2] (0.69ns)   --->   "%tqmf_ptr1_load = load i5 %tqmf_ptr1" [data/benchmarks/adpcm/adpcm.c:271]   --->   Operation 99 'load' 'tqmf_ptr1_load' <Predicate = (!icmp_ln269)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 100 [1/1] (0.70ns)   --->   "%add_ln269 = add i6 %idx118_load, i6 63" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 100 'add' 'add_ln269' <Predicate = (!icmp_ln269)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.38ns)   --->   "%store_ln241 = store i5 %i_13, i5 %i_6" [data/benchmarks/adpcm/adpcm.c:241]   --->   Operation 101 'store' 'store_ln241' <Predicate = (!icmp_ln269)> <Delay = 0.38>
ST_6 : Operation 102 [1/1] (0.38ns)   --->   "%store_ln269 = store i6 %add_ln269, i6 %idx118" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 102 'store' 'store_ln269' <Predicate = (!icmp_ln269)> <Delay = 0.38>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln263 = sext i32 %tqmf_load_2" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 103 'sext' 'sext_ln263' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (3.17ns)   --->   "%mul_ln262 = mul i39 %sext_ln263, i39 549755813844" [data/benchmarks/adpcm/adpcm.c:262]   --->   Operation 104 'mul' 'mul_ln262' <Predicate = (icmp_ln269)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln263_1 = sext i39 %mul_ln262" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 105 'sext' 'sext_ln263_1' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %tqmf_load_3, i4 0" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 106 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln263_2 = sext i36 %shl_ln2" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 107 'sext' 'sext_ln263_2' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln263_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tqmf_load_3, i2 0" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 108 'bitconcatenate' 'shl_ln263_1' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln263_3 = sext i34 %shl_ln263_1" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 109 'sext' 'sext_ln263_3' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.92ns)   --->   "%sub_ln263 = sub i37 %sext_ln263_2, i37 %sext_ln263_3" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 110 'sub' 'sub_ln263' <Predicate = (icmp_ln269)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln262 = sext i37 %sub_ln263" [data/benchmarks/adpcm/adpcm.c:262]   --->   Operation 111 'sext' 'sext_ln262' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.95ns)   --->   "%xa_4 = add i47 %sext_ln263_1, i47 %trunc_ln255_1" [data/benchmarks/adpcm/adpcm.c:262]   --->   Operation 112 'add' 'xa_4' <Predicate = (icmp_ln269)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.95ns)   --->   "%xb_4 = add i47 %sext_ln262, i47 %trunc_ln255" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 113 'add' 'xb_4' <Predicate = (icmp_ln269)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.69ns)   --->   "%store_ln274 = store i32 %xin1_read, i32 1" [data/benchmarks/adpcm/adpcm.c:274]   --->   Operation 114 'store' 'store_ln274' <Predicate = (icmp_ln269)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 115 [1/1] (0.69ns)   --->   "%store_ln275 = store i32 %xin2_read, i32 0" [data/benchmarks/adpcm/adpcm.c:275]   --->   Operation 115 'store' 'store_ln275' <Predicate = (icmp_ln269)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 116 [1/1] (0.95ns)   --->   "%add_ln278 = add i47 %xb_4, i47 %xa_4" [data/benchmarks/adpcm/adpcm.c:278]   --->   Operation 116 'add' 'add_ln278' <Predicate = (icmp_ln269)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln278, i32 15, i32 46" [data/benchmarks/adpcm/adpcm.c:278]   --->   Operation 117 'partselect' 'trunc_ln1' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.95ns)   --->   "%sub_ln279 = sub i47 %xa_4, i47 %xb_4" [data/benchmarks/adpcm/adpcm.c:279]   --->   Operation 118 'sub' 'sub_ln279' <Predicate = (icmp_ln269)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %sub_ln279, i32 15, i32 46" [data/benchmarks/adpcm/adpcm.c:279]   --->   Operation 119 'partselect' 'trunc_ln2' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 120 [2/2] (0.00ns)   --->   "%tmp = call i32 @filtez, i32 %delay_bpl, i16 %delay_dltx" [data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 120 'call' 'tmp' <Predicate = (icmp_ln269)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%rlt1_load = load i31 %rlt1" [data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 121 'load' 'rlt1_load' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%al1_load = load i16 %al1" [data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 122 'load' 'al1_load' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%rlt2_load = load i31 %rlt2" [data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 123 'load' 'rlt2_load' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%al2_load = load i15 %al2" [data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 124 'load' 'al2_load' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%pl = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rlt1_load, i1 0" [data/benchmarks/adpcm/adpcm.c:476->data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 125 'bitconcatenate' 'pl' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln475 = sext i32 %pl" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 126 'sext' 'sext_ln475' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln475_1 = sext i16 %al1_load" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 127 'sext' 'sext_ln475_1' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (3.17ns)   --->   "%mul_ln475 = mul i47 %sext_ln475_1, i47 %sext_ln475" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 128 'mul' 'mul_ln475' <Predicate = (icmp_ln269)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%pl2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rlt2_load, i1 0" [data/benchmarks/adpcm/adpcm.c:478->data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 129 'bitconcatenate' 'pl2' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln475_2 = sext i32 %pl2" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 130 'sext' 'sext_ln475_2' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln479_1 = sext i15 %al2_load" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 131 'sext' 'sext_ln479_1' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (3.17ns)   --->   "%mul_ln479 = mul i47 %sext_ln479_1, i47 %sext_ln475_2" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 132 'mul' 'mul_ln479' <Predicate = (icmp_ln269)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.95ns)   --->   "%pl_1 = add i47 %mul_ln479, i47 %mul_ln475" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 133 'add' 'pl_1' <Predicate = (icmp_ln269)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_1, i32 15, i32 46" [data/benchmarks/adpcm/adpcm.c:480->data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 134 'partselect' 'trunc_ln3' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %al1_load, i32 5, i32 15" [data/benchmarks/adpcm/adpcm.c:572->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 135 'partselect' 'tmp_5' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln295 = store i31 %rlt1_load, i31 %rlt2" [data/benchmarks/adpcm/adpcm.c:295]   --->   Operation 136 'store' 'store_ln295' <Predicate = (icmp_ln269)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.40>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%speclooptripcount_ln270 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 22, i64 22, i64 22" [data/benchmarks/adpcm/adpcm.c:270]   --->   Operation 137 'speclooptripcount' 'speclooptripcount_ln270' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln272 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [data/benchmarks/adpcm/adpcm.c:272]   --->   Operation 138 'specloopname' 'specloopname_ln272' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.70ns)   --->   "%add_ln243_2 = add i5 %trunc_ln269, i5 23" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 139 'add' 'add_ln243_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln243_2 = zext i5 %add_ln243_2" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 140 'zext' 'zext_ln243_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%tqmf_ptr_2 = getelementptr i32 %tqmf, i64 0, i64 %zext_ln243_2" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 141 'getelementptr' 'tqmf_ptr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/2] (0.69ns)   --->   "%tqmf_ptr1_load = load i5 %tqmf_ptr1" [data/benchmarks/adpcm/adpcm.c:271]   --->   Operation 142 'load' 'tqmf_ptr1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 143 [1/1] (0.69ns)   --->   "%store_ln271 = store i32 %tqmf_ptr1_load, i5 %tqmf_ptr_2" [data/benchmarks/adpcm/adpcm.c:271]   --->   Operation 143 'store' 'store_ln271' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln269 = br void %for.inc35" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 144 'br' 'br_ln269' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 4.12>
ST_8 : Operation 145 [1/2] (0.00ns)   --->   "%tmp = call i32 @filtez, i32 %delay_bpl, i16 %delay_dltx" [data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 145 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 146 [1/1] (0.88ns)   --->   "%add_ln284 = add i32 %trunc_ln3, i32 %tmp" [data/benchmarks/adpcm/adpcm.c:284]   --->   Operation 146 'add' 'add_ln284' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln285 = trunc i32 %add_ln284" [data/benchmarks/adpcm/adpcm.c:285]   --->   Operation 147 'trunc' 'trunc_ln285' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.88ns)   --->   "%sub_ln285 = sub i32 %trunc_ln1, i32 %add_ln284" [data/benchmarks/adpcm/adpcm.c:285]   --->   Operation 148 'sub' 'sub_ln285' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%detl_load = load i15 %detl" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 149 'load' 'detl_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [2/2] (1.10ns)   --->   "%il_assign = call i6 @quantl, i32 %sub_ln285, i15 %detl_load, i15 %decis_levl, i6 %quant26bt_pos, i6 %quant26bt_neg" [data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 150 'call' 'il_assign' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 151 [2/2] (0.00ns)   --->   "%tmp_2 = call i32 @filtez, i32 %delay_bph, i16 %delay_dhx" [data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 151 'call' 'tmp_2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%rh1_load = load i31 %rh1" [data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 152 'load' 'rh1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%ah1_load = load i16 %ah1" [data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 153 'load' 'ah1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%rh2_load = load i31 %rh2" [data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 154 'load' 'rh2_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%ah2_load = load i15 %ah2" [data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 155 'load' 'ah2_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%pl_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rh1_load, i1 0" [data/benchmarks/adpcm/adpcm.c:476->data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 156 'bitconcatenate' 'pl_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln475_3 = sext i32 %pl_2" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 157 'sext' 'sext_ln475_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln475_4 = sext i16 %ah1_load" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 158 'sext' 'sext_ln475_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (3.17ns)   --->   "%mul_ln475_1 = mul i47 %sext_ln475_4, i47 %sext_ln475_3" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 159 'mul' 'mul_ln475_1' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%pl2_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rh2_load, i1 0" [data/benchmarks/adpcm/adpcm.c:478->data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 160 'bitconcatenate' 'pl2_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln475_5 = sext i32 %pl2_1" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 161 'sext' 'sext_ln475_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln479_3 = sext i15 %ah2_load" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 162 'sext' 'sext_ln479_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (3.17ns)   --->   "%mul_ln479_1 = mul i47 %sext_ln479_3, i47 %sext_ln475_5" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 163 'mul' 'mul_ln479_1' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.95ns)   --->   "%pl_3 = add i47 %mul_ln479_1, i47 %mul_ln475_1" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 164 'add' 'pl_3' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln480_1 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_3, i32 15, i32 46" [data/benchmarks/adpcm/adpcm.c:480->data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 165 'partselect' 'trunc_ln480_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %ah1_load, i32 5, i32 15" [data/benchmarks/adpcm/adpcm.c:572->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 166 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%store_ln322 = store i31 %rh1_load, i31 %rh2" [data/benchmarks/adpcm/adpcm.c:322]   --->   Operation 167 'store' 'store_ln322' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 3.52>
ST_9 : Operation 168 [1/2] (0.96ns)   --->   "%il_assign = call i6 @quantl, i32 %sub_ln285, i15 %detl_load, i15 %decis_levl, i6 %quant26bt_pos, i6 %quant26bt_neg" [data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 168 'call' 'il_assign' <Predicate = true> <Delay = 0.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%store_ln286 = store i6 %il_assign, i6 %il" [data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 169 'store' 'store_ln286' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %il_assign, i32 2, i32 5" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 170 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln287_1 = zext i4 %lshr_ln" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 171 'zext' 'zext_ln287_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%qq4_code4_table_addr = getelementptr i16 %qq4_code4_table, i64 0, i64 %zext_ln287_1" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 172 'getelementptr' 'qq4_code4_table_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [2/2] (0.68ns)   --->   "%qq4_code4_table_load = load i4 %qq4_code4_table_addr" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 173 'load' 'qq4_code4_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%wl_code_table_addr = getelementptr i13 %wl_code_table, i64 0, i64 %zext_ln287_1" [data/benchmarks/adpcm/adpcm.c:512->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 174 'getelementptr' 'wl_code_table_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [2/2] (0.68ns)   --->   "%wl_code_table_load = load i4 %wl_code_table_addr" [data/benchmarks/adpcm/adpcm.c:512->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 175 'load' 'wl_code_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>
ST_9 : Operation 176 [1/2] (0.00ns)   --->   "%tmp_2 = call i32 @filtez, i32 %delay_bph, i16 %delay_dhx" [data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 176 'call' 'tmp_2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 177 [1/1] (0.88ns)   --->   "%add_ln303 = add i32 %trunc_ln480_1, i32 %tmp_2" [data/benchmarks/adpcm/adpcm.c:303]   --->   Operation 177 'add' 'add_ln303' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln304 = trunc i32 %add_ln303" [data/benchmarks/adpcm/adpcm.c:304]   --->   Operation 178 'trunc' 'trunc_ln304' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.88ns)   --->   "%sub_ln304 = sub i32 %trunc_ln2, i32 %add_ln303" [data/benchmarks/adpcm/adpcm.c:304]   --->   Operation 179 'sub' 'sub_ln304' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln304, i32 31" [data/benchmarks/adpcm/adpcm.c:305]   --->   Operation 180 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%deth_load = load i15 %deth" [data/benchmarks/adpcm/adpcm.c:310]   --->   Operation 181 'load' 'deth_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln310_1 = zext i15 %deth_load" [data/benchmarks/adpcm/adpcm.c:310]   --->   Operation 182 'zext' 'zext_ln310_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (1.92ns)   --->   "%mul_ln310 = mul i25 %zext_ln310_1, i25 564" [data/benchmarks/adpcm/adpcm.c:310]   --->   Operation 183 'mul' 'mul_ln310' <Predicate = true> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln311)   --->   "%decis = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln310, i32 12, i32 24" [data/benchmarks/adpcm/adpcm.c:310]   --->   Operation 184 'partselect' 'decis' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln311)   --->   "%zext_ln310_2 = zext i13 %decis" [data/benchmarks/adpcm/adpcm.c:310]   --->   Operation 185 'zext' 'zext_ln310_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.88ns)   --->   "%m = sub i32 0, i32 %sub_ln304" [data/benchmarks/adpcm/adpcm.c:236->data/benchmarks/adpcm/adpcm.c:311]   --->   Operation 186 'sub' 'm' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln311)   --->   "%m_3 = select i1 %tmp_11, i32 %m, i32 %sub_ln304" [data/benchmarks/adpcm/adpcm.c:233->data/benchmarks/adpcm/adpcm.c:311]   --->   Operation 187 'select' 'm_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 188 [1/1] (0.88ns) (out node of the LUT)   --->   "%icmp_ln311 = icmp_sgt  i32 %m_3, i32 %zext_ln310_2" [data/benchmarks/adpcm/adpcm.c:311]   --->   Operation 188 'icmp' 'icmp_ln311' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 4.01>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i15 %detl_load" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 189 'zext' 'zext_ln287' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/2] (0.68ns)   --->   "%qq4_code4_table_load = load i4 %qq4_code4_table_addr" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 190 'load' 'qq4_code4_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln287 = sext i16 %qq4_code4_table_load" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 191 'sext' 'sext_ln287' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (1.94ns)   --->   "%mul_ln287 = mul i31 %sext_ln287, i31 %zext_ln287" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 192 'mul' 'mul_ln287' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln287, i32 15, i32 30" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 193 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln287_1 = sext i16 %trunc_ln5" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 194 'sext' 'sext_ln287_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln511 = sext i16 %trunc_ln5" [data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 195 'sext' 'sext_ln511' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%nbl_load = load i15 %nbl" [data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 196 'load' 'nbl_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln511 = zext i15 %nbl_load" [data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 197 'zext' 'zext_ln511' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %nbl_load, i7 0" [data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 198 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln511_1 = zext i22 %shl_ln3" [data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 199 'zext' 'zext_ln511_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.82ns)   --->   "%sub_ln511 = sub i23 %zext_ln511_1, i23 %zext_ln511" [data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 200 'sub' 'sub_ln511' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln511, i32 7, i32 22" [data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 201 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln512 = sext i16 %trunc_ln6" [data/benchmarks/adpcm/adpcm.c:512->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 202 'sext' 'sext_ln512' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/2] (0.68ns)   --->   "%wl_code_table_load = load i4 %wl_code_table_addr" [data/benchmarks/adpcm/adpcm.c:512->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 203 'load' 'wl_code_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln512_1 = sext i13 %wl_code_table_load" [data/benchmarks/adpcm/adpcm.c:512->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 204 'sext' 'sext_ln512_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (0.78ns)   --->   "%add_ln512 = add i17 %sext_ln512_1, i17 %sext_ln512" [data/benchmarks/adpcm/adpcm.c:512->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 205 'add' 'add_ln512' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln509 = sext i17 %add_ln512" [data/benchmarks/adpcm/adpcm.c:509->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 206 'sext' 'sext_ln509' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln509, i32 31" [data/benchmarks/adpcm/adpcm.c:513->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 207 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.26ns)   --->   "%select_ln513 = select i1 %tmp_4, i17 0, i17 %add_ln512" [data/benchmarks/adpcm/adpcm.c:513->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 208 'select' 'select_ln513' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln509 = trunc i17 %select_ln513" [data/benchmarks/adpcm/adpcm.c:509->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 209 'trunc' 'trunc_ln509' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.79ns)   --->   "%icmp_ln515 = icmp_ugt  i17 %select_ln513, i17 18432" [data/benchmarks/adpcm/adpcm.c:515->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 210 'icmp' 'icmp_ln515' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [1/1] (0.29ns)   --->   "%select_ln515 = select i1 %icmp_ln515, i15 18432, i15 %trunc_ln509" [data/benchmarks/adpcm/adpcm.c:515->data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 211 'select' 'select_ln515' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%store_ln288 = store i15 %select_ln515, i15 %nbl" [data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 212 'store' 'store_ln288' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%wd1 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln515, i32 6, i32 10" [data/benchmarks/adpcm/adpcm.c:523->data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 213 'partselect' 'wd1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln515, i32 11, i32 14" [data/benchmarks/adpcm/adpcm.c:522->data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 214 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln525 = zext i5 %wd1" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 215 'zext' 'zext_ln525' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%ilb_table_addr = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln525" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 216 'getelementptr' 'ilb_table_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 217 [2/2] (0.68ns)   --->   "%ilb_table_load = load i5 %ilb_table_addr" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 217 'load' 'ilb_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_10 : Operation 218 [1/1] (0.88ns)   --->   "%add_ln290 = add i32 %sext_ln287_1, i32 %tmp" [data/benchmarks/adpcm/adpcm.c:290]   --->   Operation 218 'add' 'add_ln290' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 219 [2/2] (1.20ns)   --->   "%call_ln291 = call void @upzero, i16 %trunc_ln5, i16 %delay_dltx, i32 %delay_bpl" [data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 219 'call' 'call_ln291' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 220 [1/1] (0.87ns)   --->   "%add_ln294 = add i31 %sext_ln511, i31 %trunc_ln285" [data/benchmarks/adpcm/adpcm.c:294]   --->   Operation 220 'add' 'add_ln294' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%store_ln296 = store i31 %add_ln294, i31 %rlt1" [data/benchmarks/adpcm/adpcm.c:296]   --->   Operation 221 'store' 'store_ln296' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node add_ln314)   --->   "%select_ln305 = select i1 %tmp_11, i2 2, i2 0" [data/benchmarks/adpcm/adpcm.c:305]   --->   Operation 222 'select' 'select_ln305' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln310 = zext i15 %deth_load" [data/benchmarks/adpcm/adpcm.c:310]   --->   Operation 223 'zext' 'zext_ln310' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node add_ln314)   --->   "%select_ln311 = select i1 %icmp_ln311, i2 2, i2 3" [data/benchmarks/adpcm/adpcm.c:311]   --->   Operation 224 'select' 'select_ln311' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 225 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln314 = add i2 %select_ln311, i2 %select_ln305" [data/benchmarks/adpcm/adpcm.c:314]   --->   Operation 225 'add' 'add_ln314' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 226 [1/1] (0.45ns)   --->   "%tmp_1 = mux i14 @_ssdm_op_Mux.ap_auto.4i14.i2, i14 8976, i14 14768, i14 7408, i14 1616, i2 %add_ln314" [data/benchmarks/adpcm/adpcm.c:314]   --->   Operation 226 'mux' 'tmp_1' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln314 = sext i14 %tmp_1" [data/benchmarks/adpcm/adpcm.c:314]   --->   Operation 227 'sext' 'sext_ln314' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 228 [1/1] (1.92ns)   --->   "%mul_ln314 = mul i29 %sext_ln314, i29 %zext_ln310" [data/benchmarks/adpcm/adpcm.c:314]   --->   Operation 228 'mul' 'mul_ln314' <Predicate = true> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln314, i32 15, i32 28" [data/benchmarks/adpcm/adpcm.c:314]   --->   Operation 229 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln314_1 = sext i14 %trunc_ln7" [data/benchmarks/adpcm/adpcm.c:314]   --->   Operation 230 'sext' 'sext_ln314_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln620_1 = sext i14 %trunc_ln7" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 231 'sext' 'sext_ln620_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln620 = sext i14 %trunc_ln7" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 232 'sext' 'sext_ln620' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "%nbh_load = load i15 %nbh" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 233 'load' 'nbh_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln620 = zext i15 %nbh_load" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 234 'zext' 'zext_ln620' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %nbh_load, i7 0" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 235 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln620_1 = zext i22 %shl_ln7" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 236 'zext' 'zext_ln620_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (0.82ns)   --->   "%sub_ln620 = sub i23 %zext_ln620_1, i23 %zext_ln620" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 237 'sub' 'sub_ln620' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node add_ln621)   --->   "%wd = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln620, i32 7, i32 22" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 238 'partselect' 'wd' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node add_ln621)   --->   "%sext_ln618 = sext i16 %wd" [data/benchmarks/adpcm/adpcm.c:618->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 239 'sext' 'sext_ln618' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node add_ln621)   --->   "%tmp_3 = mux i11 @_ssdm_op_Mux.ap_auto.4i11.i2, i11 798, i11 1834, i11 798, i11 1834, i2 %add_ln314" [data/benchmarks/adpcm/adpcm.c:621->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 240 'mux' 'tmp_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node add_ln621)   --->   "%sext_ln621 = sext i11 %tmp_3" [data/benchmarks/adpcm/adpcm.c:621->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 241 'sext' 'sext_ln621' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln621 = add i17 %sext_ln618, i17 %sext_ln621" [data/benchmarks/adpcm/adpcm.c:621->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 242 'add' 'add_ln621' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln617 = sext i17 %add_ln621" [data/benchmarks/adpcm/adpcm.c:617->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 243 'sext' 'sext_ln617' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln617, i32 31" [data/benchmarks/adpcm/adpcm.c:622->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 244 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (0.26ns)   --->   "%select_ln622 = select i1 %tmp_12, i17 0, i17 %add_ln621" [data/benchmarks/adpcm/adpcm.c:622->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 245 'select' 'select_ln622' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln617 = trunc i17 %select_ln622" [data/benchmarks/adpcm/adpcm.c:617->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 246 'trunc' 'trunc_ln617' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.79ns)   --->   "%icmp_ln624 = icmp_ugt  i17 %select_ln622, i17 22528" [data/benchmarks/adpcm/adpcm.c:624->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 247 'icmp' 'icmp_ln624' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 248 [1/1] (0.29ns)   --->   "%select_ln624 = select i1 %icmp_ln624, i15 22528, i15 %trunc_ln617" [data/benchmarks/adpcm/adpcm.c:624->data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 248 'select' 'select_ln624' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln315 = store i15 %select_ln624, i15 %nbh" [data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 249 'store' 'store_ln315' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "%wd1_1 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln624, i32 6, i32 10" [data/benchmarks/adpcm/adpcm.c:523->data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 250 'partselect' 'wd1_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln522_1 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln624, i32 11, i32 14" [data/benchmarks/adpcm/adpcm.c:522->data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 251 'partselect' 'trunc_ln522_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln525_1 = zext i5 %wd1_1" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 252 'zext' 'zext_ln525_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%ilb_table_addr_1 = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln525_1" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 253 'getelementptr' 'ilb_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 254 [2/2] (0.68ns)   --->   "%ilb_table_load_1 = load i5 %ilb_table_addr_1" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 254 'load' 'ilb_table_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_10 : Operation 255 [1/1] (0.88ns)   --->   "%add_ln317 = add i32 %sext_ln314_1, i32 %tmp_2" [data/benchmarks/adpcm/adpcm.c:317]   --->   Operation 255 'add' 'add_ln317' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 256 [2/2] (1.20ns)   --->   "%call_ln318 = call void @upzero, i16 %sext_ln620_1, i16 %delay_dhx, i32 %delay_bph" [data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 256 'call' 'call_ln318' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 257 [1/1] (0.87ns)   --->   "%add_ln321 = add i31 %trunc_ln304, i31 %sext_ln620" [data/benchmarks/adpcm/adpcm.c:321]   --->   Operation 257 'add' 'add_ln321' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "%store_ln323 = store i31 %add_ln321, i31 %rh1" [data/benchmarks/adpcm/adpcm.c:323]   --->   Operation 258 'store' 'store_ln323' <Predicate = true> <Delay = 0.00>

State 11 <SV = 8> <Delay = 4.15>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln479 = sext i15 %al2_load" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 259 'sext' 'sext_ln479' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 260 [1/2] (0.68ns)   --->   "%ilb_table_load = load i5 %ilb_table_addr" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 260 'load' 'ilb_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_11 : Operation 261 [1/1] (0.70ns)   --->   "%sub_ln525 = sub i4 9, i4 %trunc_ln8" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 261 'sub' 'sub_ln525' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "%sub_ln525cast = zext i4 %sub_ln525" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 262 'zext' 'sub_ln525cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 263 [1/1] (0.77ns)   --->   "%wd3 = lshr i12 %ilb_table_load, i12 %sub_ln525cast" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 263 'lshr' 'wd3' <Predicate = true> <Delay = 0.77> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3, i3 0" [data/benchmarks/adpcm/adpcm.c:526->data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 264 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%store_ln289 = store i15 %shl_ln4, i15 %detl" [data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 265 'store' 'store_ln289' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 266 [1/2] (0.00ns)   --->   "%call_ln291 = call void @upzero, i16 %trunc_ln5, i16 %delay_dltx, i32 %delay_bpl" [data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 266 'call' 'call_ln291' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%plt1_load = load i32 %plt1" [data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 267 'load' 'plt1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%plt2_load = load i32 %plt2" [data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 268 'load' 'plt2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%wd2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %al1_load, i2 0" [data/benchmarks/adpcm/adpcm.c:569->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 269 'bitconcatenate' 'wd2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln566 = sext i18 %wd2" [data/benchmarks/adpcm/adpcm.c:566->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 270 'sext' 'sext_ln566' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln570 = sext i32 %add_ln290" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 271 'sext' 'sext_ln570' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln570_1 = sext i32 %plt1_load" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 272 'sext' 'sext_ln570_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 273 [1/1] (3.17ns)   --->   "%mul_ln570 = mul i64 %sext_ln570_1, i64 %sext_ln570" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 273 'mul' 'mul_ln570' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln570, i32 63" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 274 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (0.79ns)   --->   "%sub_ln571 = sub i19 0, i19 %sext_ln566" [data/benchmarks/adpcm/adpcm.c:571->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 275 'sub' 'sub_ln571' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln572 = sext i11 %tmp_5" [data/benchmarks/adpcm/adpcm.c:572->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 276 'sext' 'sext_ln572' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln571, i32 7, i32 18" [data/benchmarks/adpcm/adpcm.c:572->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 277 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 278 [1/1] (0.29ns)   --->   "%select_ln570 = select i1 %tmp_7, i12 %sext_ln572, i12 %tmp_6" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 278 'select' 'select_ln570' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln574_2 = sext i12 %select_ln570" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 279 'sext' 'sext_ln574_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln574 = sext i32 %plt2_load" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 280 'sext' 'sext_ln574' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 281 [1/1] (3.17ns)   --->   "%mul_ln574 = mul i64 %sext_ln574, i64 %sext_ln570" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 281 'mul' 'mul_ln574' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln574, i32 63" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 282 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 283 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %al2_load, i7 0" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 283 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln580 = sext i22 %shl_ln5" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 284 'sext' 'sext_ln580' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (0.82ns)   --->   "%sub_ln580 = sub i23 %sext_ln580, i23 %sext_ln479" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 285 'sub' 'sub_ln580' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln580, i32 7, i32 22" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 286 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln580_1 = sext i16 %trunc_ln" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 287 'sext' 'sext_ln580_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 288 [1/1] (0.30ns)   --->   "%select_ln580 = select i1 %tmp_10, i17 130944, i17 128" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 288 'select' 'select_ln580' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln580 = add i17 %sext_ln580_1, i17 %select_ln580" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 289 'add' 'add_ln580' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 290 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%apl2 = add i17 %add_ln580, i17 %sext_ln574_2" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 290 'add' 'apl2' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 291 [1/1] (0.00ns)   --->   "%store_ln297 = store i32 %plt1_load, i32 %plt2" [data/benchmarks/adpcm/adpcm.c:297]   --->   Operation 291 'store' 'store_ln297' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%store_ln298 = store i32 %add_ln290, i32 %plt1" [data/benchmarks/adpcm/adpcm.c:298]   --->   Operation 292 'store' 'store_ln298' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln479_2 = sext i15 %ah2_load" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 293 'sext' 'sext_ln479_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 294 [1/2] (0.68ns)   --->   "%ilb_table_load_1 = load i5 %ilb_table_addr_1" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 294 'load' 'ilb_table_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_11 : Operation 295 [1/1] (0.70ns)   --->   "%sub_ln525_1 = sub i4 11, i4 %trunc_ln522_1" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 295 'sub' 'sub_ln525_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 296 [1/1] (0.00ns)   --->   "%sub_ln525_1cast = zext i4 %sub_ln525_1" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 296 'zext' 'sub_ln525_1cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 297 [1/1] (0.77ns)   --->   "%wd3_2 = lshr i12 %ilb_table_load_1, i12 %sub_ln525_1cast" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 297 'lshr' 'wd3_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%shl_ln526_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3_2, i3 0" [data/benchmarks/adpcm/adpcm.c:526->data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 298 'bitconcatenate' 'shl_ln526_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%store_ln316 = store i15 %shl_ln526_1, i15 %deth" [data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 299 'store' 'store_ln316' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 300 [1/2] (0.00ns)   --->   "%call_ln318 = call void @upzero, i16 %sext_ln620_1, i16 %delay_dhx, i32 %delay_bph" [data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 300 'call' 'call_ln318' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%ph1_load = load i32 %ph1" [data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 301 'load' 'ph1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (0.00ns)   --->   "%ph2_load = load i32 %ph2" [data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 302 'load' 'ph2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 303 [1/1] (0.00ns)   --->   "%wd2_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %ah1_load, i2 0" [data/benchmarks/adpcm/adpcm.c:569->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 303 'bitconcatenate' 'wd2_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln566_1 = sext i18 %wd2_1" [data/benchmarks/adpcm/adpcm.c:566->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 304 'sext' 'sext_ln566_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln570_2 = sext i32 %add_ln317" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 305 'sext' 'sext_ln570_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln570_3 = sext i32 %ph1_load" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 306 'sext' 'sext_ln570_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 307 [1/1] (3.17ns)   --->   "%mul_ln570_1 = mul i64 %sext_ln570_3, i64 %sext_ln570_2" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 307 'mul' 'mul_ln570_1' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln570_1, i32 63" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 308 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 309 [1/1] (0.79ns)   --->   "%sub_ln571_1 = sub i19 0, i19 %sext_ln566_1" [data/benchmarks/adpcm/adpcm.c:571->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 309 'sub' 'sub_ln571_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln572_1 = sext i11 %tmp_8" [data/benchmarks/adpcm/adpcm.c:572->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 310 'sext' 'sext_ln572_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln571_1, i32 7, i32 18" [data/benchmarks/adpcm/adpcm.c:572->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 311 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 312 [1/1] (0.29ns)   --->   "%select_ln570_1 = select i1 %tmp_13, i12 %sext_ln572_1, i12 %tmp_9" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 312 'select' 'select_ln570_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln574_3 = sext i12 %select_ln570_1" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 313 'sext' 'sext_ln574_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln574_1 = sext i32 %ph2_load" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 314 'sext' 'sext_ln574_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 315 [1/1] (3.17ns)   --->   "%mul_ln574_1 = mul i64 %sext_ln574_1, i64 %sext_ln570_2" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 315 'mul' 'mul_ln574_1' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln574_1, i32 63" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 316 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 317 [1/1] (0.00ns)   --->   "%shl_ln580_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %ah2_load, i7 0" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 317 'bitconcatenate' 'shl_ln580_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln580_2 = sext i22 %shl_ln580_1" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 318 'sext' 'sext_ln580_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 319 [1/1] (0.82ns)   --->   "%sub_ln580_1 = sub i23 %sext_ln580_2, i23 %sext_ln479_2" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 319 'sub' 'sub_ln580_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln580_1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln580_1, i32 7, i32 22" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 320 'partselect' 'trunc_ln580_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln580_3 = sext i16 %trunc_ln580_1" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 321 'sext' 'sext_ln580_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 322 [1/1] (0.30ns)   --->   "%select_ln580_1 = select i1 %tmp_14, i17 130944, i17 128" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 322 'select' 'select_ln580_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln580_2 = add i17 %sext_ln580_3, i17 %select_ln580_1" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 323 'add' 'add_ln580_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 324 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%apl2_3 = add i17 %add_ln580_2, i17 %sext_ln574_3" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 324 'add' 'apl2_3' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 325 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %ph1_load, i32 %ph2" [data/benchmarks/adpcm/adpcm.c:324]   --->   Operation 325 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 326 [1/1] (0.00ns)   --->   "%store_ln325 = store i32 %add_ln317, i32 %ph1" [data/benchmarks/adpcm/adpcm.c:325]   --->   Operation 326 'store' 'store_ln325' <Predicate = true> <Delay = 0.00>

State 12 <SV = 9> <Delay = 5.04>
ST_12 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln477 = sext i16 %al1_load" [data/benchmarks/adpcm/adpcm.c:477->data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 327 'sext' 'sext_ln477' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 328 [1/1] (0.79ns)   --->   "%icmp_ln583 = icmp_sgt  i17 %apl2, i17 12288" [data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 328 'icmp' 'icmp_ln583' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 329 [1/1] (0.26ns)   --->   "%apl2_1 = select i1 %icmp_ln583, i17 12288, i17 %apl2" [data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 329 'select' 'apl2_1' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln567 = trunc i17 %apl2_1" [data/benchmarks/adpcm/adpcm.c:567->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 330 'trunc' 'trunc_ln567' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 331 [1/1] (0.79ns)   --->   "%icmp_ln585 = icmp_slt  i17 %apl2_1, i17 118784" [data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 331 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 332 [1/1] (0.29ns)   --->   "%apl2_2 = select i1 %icmp_ln585, i15 20480, i15 %trunc_ln567" [data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 332 'select' 'apl2_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 333 [1/1] (0.00ns)   --->   "%store_ln292 = store i15 %apl2_2, i15 %al2" [data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 333 'store' 'store_ln292' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 334 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %al1_load, i8 0" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 334 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln597 = sext i24 %shl_ln6" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 335 'sext' 'sext_ln597' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 336 [1/1] (0.83ns)   --->   "%sub_ln597 = sub i25 %sext_ln597, i25 %sext_ln477" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 336 'sub' 'sub_ln597' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%trunc_ln4 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln597, i32 8, i32 24" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 337 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%sext_ln599 = sext i17 %trunc_ln4" [data/benchmarks/adpcm/adpcm.c:599->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 338 'sext' 'sext_ln599' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%select_ln599 = select i1 %tmp_7, i18 261952, i18 192" [data/benchmarks/adpcm/adpcm.c:599->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 339 'select' 'select_ln599' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 340 [1/1] (0.79ns) (out node of the LUT)   --->   "%apl1 = add i18 %select_ln599, i18 %sext_ln599" [data/benchmarks/adpcm/adpcm.c:599->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 340 'add' 'apl1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 341 [1/1] (0.77ns)   --->   "%wd3_1 = sub i15 15360, i15 %apl2_2" [data/benchmarks/adpcm/adpcm.c:606->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 341 'sub' 'wd3_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln595 = zext i15 %wd3_1" [data/benchmarks/adpcm/adpcm.c:595->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 342 'zext' 'zext_ln595' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln595_1 = zext i15 %wd3_1" [data/benchmarks/adpcm/adpcm.c:595->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 343 'zext' 'zext_ln595_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 344 [1/1] (0.79ns)   --->   "%icmp_ln607 = icmp_sgt  i18 %apl1, i18 %zext_ln595" [data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 344 'icmp' 'icmp_ln607' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 345 [1/1] (0.29ns)   --->   "%apl1_1 = select i1 %icmp_ln607, i18 %zext_ln595, i18 %apl1" [data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 345 'select' 'apl1_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln595 = trunc i18 %apl1_1" [data/benchmarks/adpcm/adpcm.c:595->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 346 'trunc' 'trunc_ln595' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 347 [1/1] (0.77ns)   --->   "%apl1_2 = sub i16 0, i16 %zext_ln595_1" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 347 'sub' 'apl1_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln609 = sext i16 %apl1_2" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 348 'sext' 'sext_ln609' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 349 [1/1] (0.79ns)   --->   "%icmp_ln609 = icmp_slt  i18 %apl1_1, i18 %sext_ln609" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 349 'icmp' 'icmp_ln609' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 350 [1/1] (0.24ns)   --->   "%apl1_3 = select i1 %icmp_ln609, i16 %apl1_2, i16 %trunc_ln595" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 350 'select' 'apl1_3' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 351 [1/1] (0.00ns)   --->   "%store_ln293 = store i16 %apl1_3, i16 %al1" [data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 351 'store' 'store_ln293' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln477_1 = sext i16 %ah1_load" [data/benchmarks/adpcm/adpcm.c:477->data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 352 'sext' 'sext_ln477_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 353 [1/1] (0.79ns)   --->   "%icmp_ln583_1 = icmp_sgt  i17 %apl2_3, i17 12288" [data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 353 'icmp' 'icmp_ln583_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 354 [1/1] (0.26ns)   --->   "%apl2_4 = select i1 %icmp_ln583_1, i17 12288, i17 %apl2_3" [data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 354 'select' 'apl2_4' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln567_1 = trunc i17 %apl2_4" [data/benchmarks/adpcm/adpcm.c:567->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 355 'trunc' 'trunc_ln567_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 356 [1/1] (0.79ns)   --->   "%icmp_ln585_1 = icmp_slt  i17 %apl2_4, i17 118784" [data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 356 'icmp' 'icmp_ln585_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 357 [1/1] (0.29ns)   --->   "%apl2_5 = select i1 %icmp_ln585_1, i15 20480, i15 %trunc_ln567_1" [data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 357 'select' 'apl2_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 358 [1/1] (0.00ns)   --->   "%store_ln319 = store i15 %apl2_5, i15 %ah2" [data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 358 'store' 'store_ln319' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 359 [1/1] (0.00ns)   --->   "%shl_ln597_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %ah1_load, i8 0" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 359 'bitconcatenate' 'shl_ln597_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln597_1 = sext i24 %shl_ln597_1" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 360 'sext' 'sext_ln597_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 361 [1/1] (0.83ns)   --->   "%sub_ln597_1 = sub i25 %sext_ln597_1, i25 %sext_ln477_1" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 361 'sub' 'sub_ln597_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node apl1_4)   --->   "%trunc_ln597_1 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln597_1, i32 8, i32 24" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 362 'partselect' 'trunc_ln597_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node apl1_4)   --->   "%sext_ln599_1 = sext i17 %trunc_ln597_1" [data/benchmarks/adpcm/adpcm.c:599->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 363 'sext' 'sext_ln599_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node apl1_4)   --->   "%select_ln599_1 = select i1 %tmp_13, i18 261952, i18 192" [data/benchmarks/adpcm/adpcm.c:599->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 364 'select' 'select_ln599_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 365 [1/1] (0.79ns) (out node of the LUT)   --->   "%apl1_4 = add i18 %select_ln599_1, i18 %sext_ln599_1" [data/benchmarks/adpcm/adpcm.c:599->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 365 'add' 'apl1_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 366 [1/1] (0.77ns)   --->   "%wd3_3 = sub i15 15360, i15 %apl2_5" [data/benchmarks/adpcm/adpcm.c:606->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 366 'sub' 'wd3_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln595_2 = zext i15 %wd3_3" [data/benchmarks/adpcm/adpcm.c:595->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 367 'zext' 'zext_ln595_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln595_3 = zext i15 %wd3_3" [data/benchmarks/adpcm/adpcm.c:595->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 368 'zext' 'zext_ln595_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 369 [1/1] (0.79ns)   --->   "%icmp_ln607_1 = icmp_sgt  i18 %apl1_4, i18 %zext_ln595_2" [data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 369 'icmp' 'icmp_ln607_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 370 [1/1] (0.29ns)   --->   "%apl1_5 = select i1 %icmp_ln607_1, i18 %zext_ln595_2, i18 %apl1_4" [data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 370 'select' 'apl1_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln595_1 = trunc i18 %apl1_5" [data/benchmarks/adpcm/adpcm.c:595->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 371 'trunc' 'trunc_ln595_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 372 [1/1] (0.77ns)   --->   "%apl1_6 = sub i16 0, i16 %zext_ln595_3" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 372 'sub' 'apl1_6' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln609_1 = sext i16 %apl1_6" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 373 'sext' 'sext_ln609_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 374 [1/1] (0.79ns)   --->   "%icmp_ln609_1 = icmp_slt  i18 %apl1_5, i18 %sext_ln609_1" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 374 'icmp' 'icmp_ln609_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 375 [1/1] (0.24ns)   --->   "%apl1_7 = select i1 %icmp_ln609_1, i16 %apl1_6, i16 %trunc_ln595_1" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 375 'select' 'apl1_7' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 376 [1/1] (0.00ns)   --->   "%store_ln320 = store i16 %apl1_7, i16 %ah1" [data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 376 'store' 'store_ln320' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 377 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %add_ln314, i6 %il_assign" [data/benchmarks/adpcm/adpcm.c:328]   --->   Operation 377 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 378 [1/1] (0.00ns)   --->   "%ret_ln328 = ret i8 %or_ln" [data/benchmarks/adpcm/adpcm.c:328]   --->   Operation 378 'ret' 'ret_ln328' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.699ns
The critical path consists of the following:
	'load' operation 32 bit ('tqmf_load', data/benchmarks/adpcm/adpcm.c:250) on array 'tqmf' [38]  (0.699 ns)

 <State 2>: 4.256ns
The critical path consists of the following:
	'load' operation 32 bit ('tqmf_load_1', data/benchmarks/adpcm/adpcm.c:251) on array 'tqmf' [45]  (0.699 ns)
	'mul' operation 39 bit ('xb', data/benchmarks/adpcm/adpcm.c:251) [47]  (3.170 ns)
	'store' operation 0 bit ('store_ln244', data/benchmarks/adpcm/adpcm.c:244) of variable 'sext_ln244_1', data/benchmarks/adpcm/adpcm.c:244 on local variable 'xb', data/benchmarks/adpcm/adpcm.c:244 [49]  (0.387 ns)

 <State 3>: 1.406ns
The critical path consists of the following:
	'load' operation 5 bit ('idx_load', data/benchmarks/adpcm/adpcm.c:243) on local variable 'idx' [60]  (0.000 ns)
	'add' operation 5 bit ('add_ln243', data/benchmarks/adpcm/adpcm.c:243) [65]  (0.707 ns)
	'getelementptr' operation 5 bit ('tqmf_ptr', data/benchmarks/adpcm/adpcm.c:243) [67]  (0.000 ns)
	'load' operation 32 bit ('tqmf_ptr_load', data/benchmarks/adpcm/adpcm.c:257) on array 'tqmf' [72]  (0.699 ns)

 <State 4>: 5.213ns
The critical path consists of the following:
	'load' operation 32 bit ('tqmf_ptr_1_load', data/benchmarks/adpcm/adpcm.c:258) on array 'tqmf' [80]  (0.699 ns)
	'mul' operation 47 bit ('mul_ln258', data/benchmarks/adpcm/adpcm.c:258) [84]  (3.170 ns)
	'add' operation 50 bit ('xb', data/benchmarks/adpcm/adpcm.c:258) [86]  (0.957 ns)
	'store' operation 0 bit ('store_ln244', data/benchmarks/adpcm/adpcm.c:244) of variable 'xb', data/benchmarks/adpcm/adpcm.c:258 on local variable 'xb', data/benchmarks/adpcm/adpcm.c:244 [87]  (0.387 ns)

 <State 5>: 0.699ns
The critical path consists of the following:
	'load' operation 32 bit ('tqmf_load_2', data/benchmarks/adpcm/adpcm.c:262) on array 'tqmf' [99]  (0.699 ns)

 <State 6>: 5.088ns
The critical path consists of the following:
	'mul' operation 39 bit ('mul_ln262', data/benchmarks/adpcm/adpcm.c:262) [128]  (3.170 ns)
	'add' operation 47 bit ('xa_4', data/benchmarks/adpcm/adpcm.c:262) [136]  (0.959 ns)
	'add' operation 47 bit ('add_ln278', data/benchmarks/adpcm/adpcm.c:278) [140]  (0.959 ns)

 <State 7>: 1.406ns
The critical path consists of the following:
	'add' operation 5 bit ('add_ln243_2', data/benchmarks/adpcm/adpcm.c:243) [117]  (0.707 ns)
	'getelementptr' operation 5 bit ('tqmf_ptr', data/benchmarks/adpcm/adpcm.c:243) [119]  (0.000 ns)
	'store' operation 0 bit ('store_ln271', data/benchmarks/adpcm/adpcm.c:271) of variable 'tqmf_ptr1_load', data/benchmarks/adpcm/adpcm.c:271 on array 'tqmf' [121]  (0.699 ns)

 <State 8>: 4.129ns
The critical path consists of the following:
	'load' operation 31 bit ('rlt1', data/benchmarks/adpcm/adpcm.c:302) on static variable 'rh1' [262]  (0.000 ns)
	'mul' operation 47 bit ('mul_ln475_1', data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:302) [270]  (3.170 ns)
	'add' operation 47 bit ('pl', data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:302) [276]  (0.959 ns)

 <State 9>: 3.520ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_2', data/benchmarks/adpcm/adpcm.c:301) to 'filtez' [261]  (0.000 ns)
	'add' operation 32 bit ('add_ln303', data/benchmarks/adpcm/adpcm.c:303) [278]  (0.880 ns)
	'sub' operation 32 bit ('n', data/benchmarks/adpcm/adpcm.c:304) [280]  (0.880 ns)
	'sub' operation 32 bit ('m', data/benchmarks/adpcm/adpcm.c:236->data/benchmarks/adpcm/adpcm.c:311) [289]  (0.880 ns)
	'select' operation 32 bit ('m', data/benchmarks/adpcm/adpcm.c:233->data/benchmarks/adpcm/adpcm.c:311) [290]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln311', data/benchmarks/adpcm/adpcm.c:311) [291]  (0.880 ns)

 <State 10>: 4.018ns
The critical path consists of the following:
	'select' operation 2 bit ('select_ln305', data/benchmarks/adpcm/adpcm.c:305) [282]  (0.000 ns)
	'add' operation 2 bit ('ih', data/benchmarks/adpcm/adpcm.c:314) [293]  (0.436 ns)
	'mux' operation 14 bit ('tmp_1', data/benchmarks/adpcm/adpcm.c:314) [294]  (0.453 ns)
	'mul' operation 29 bit ('mul_ln314', data/benchmarks/adpcm/adpcm.c:314) [296]  (1.924 ns)
	'call' operation 0 bit ('call_ln318', data/benchmarks/adpcm/adpcm.c:318) to 'upzero' [329]  (1.205 ns)

 <State 11>: 4.151ns
The critical path consists of the following:
	'load' operation 32 bit ('plt2', data/benchmarks/adpcm/adpcm.c:292) on static variable 'plt2' [208]  (0.000 ns)
	'mul' operation 64 bit ('mul_ln574', data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:292) [222]  (3.170 ns)
	'select' operation 17 bit ('select_ln580', data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:292) [229]  (0.303 ns)
	'add' operation 17 bit ('add_ln580', data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:292) [230]  (0.000 ns)
	'add' operation 17 bit ('apl2', data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:292) [231]  (0.678 ns)

 <State 12>: 5.048ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln583', data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:292) [232]  (0.791 ns)
	'select' operation 17 bit ('apl2', data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:292) [233]  (0.268 ns)
	'icmp' operation 1 bit ('icmp_ln585', data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:292) [235]  (0.791 ns)
	'select' operation 15 bit ('apl2', data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:292) [236]  (0.292 ns)
	'sub' operation 15 bit ('wd3', data/benchmarks/adpcm/adpcm.c:606->data/benchmarks/adpcm/adpcm.c:293) [245]  (0.775 ns)
	'icmp' operation 1 bit ('icmp_ln607', data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:293) [248]  (0.797 ns)
	'select' operation 18 bit ('apl1', data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:293) [249]  (0.293 ns)
	'icmp' operation 1 bit ('icmp_ln609', data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:293) [253]  (0.797 ns)
	'select' operation 16 bit ('apl1', data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:293) [254]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
