#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun  1 12:56:21 2020
# Process ID: 16888
# Current directory: C:/eFPGA/3_State_Machine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15484 C:\eFPGA\3_State_Machine\3_State_Machine.xpr
# Log file: C:/eFPGA/3_State_Machine/vivado.log
# Journal file: C:/eFPGA/3_State_Machine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/eFPGA/3_State_Machine/3_State_Machine.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : <C:\eFPGA\3_State_Machine\3_State_Machine.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1035.504 ; gain = 63.523
update_compile_order -fileset sources_1
add_files -norecurse C:/eFPGA/Extra/vhdlnoclock.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference vhdlnoclk vhdlnoclk_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference main main_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
save_bd_design
Wrote  : <C:\eFPGA\3_State_Machine\3_State_Machine.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
CRITICAL WARNING: [HDL 9-806] Syntax error near "s". [C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/new/main.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near "-". [C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/new/main.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "s". [C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/new/main.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near "-". [C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/new/main.vhd:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "s". [C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/new/main.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near "s". [C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/new/main.vhd:18]
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 13:23:05 2020] Launched synth_1...
Run output will be captured here: C:/eFPGA/3_State_Machine/3_State_Machine.runs/synth_1/runme.log
[Mon Jun  1 13:23:05 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/3_State_Machine/3_State_Machine.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z007sclg225-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1355.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1436.781 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1436.781 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1436.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1635.164 ; gain = 556.832
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_bd_design {C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/design_1.bd] -top
Wrote  : <C:\eFPGA\3_State_Machine\3_State_Machine.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
add_files -norecurse C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
update_module_reference design_1_main_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'light_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_main_0_0 from main_v1_0 1.0 to main_v1_0 1.0
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'light_reset' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_main_0_0'.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'clk_65MHz'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'light_reset'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_main_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_main_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\eFPGA\3_State_Machine\3_State_Machine.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs synth_1 -jobs 24
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/main_0/clk_65MHz
/main_0/light_reset

Wrote  : <C:\eFPGA\3_State_Machine\3_State_Machine.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block main_0 .
Exporting to file C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Jun  1 13:27:47 2020] Launched design_1_main_0_0_synth_1, design_1_vhdlnoclk_0_0_synth_1...
Run output will be captured here:
design_1_main_0_0_synth_1: C:/eFPGA/3_State_Machine/3_State_Machine.runs/design_1_main_0_0_synth_1/runme.log
design_1_vhdlnoclk_0_0_synth_1: C:/eFPGA/3_State_Machine/3_State_Machine.runs/design_1_vhdlnoclk_0_0_synth_1/runme.log
[Mon Jun  1 13:27:47 2020] Launched synth_1...
Run output will be captured here: C:/eFPGA/3_State_Machine/3_State_Machine.runs/synth_1/runme.log
set_property location {0.5 -130 -390} [get_bd_cells vhdlnoclk_0]
connect_bd_net [get_bd_pins vhdlnoclk_0/clk65MHz] [get_bd_pins main_0/clk_65MHz]
startgroup
make_bd_pins_external  [get_bd_pins main_0/light_reset]
endgroup
set_property location {-179 -324} [get_bd_ports light_reset_0]
set_property location {-45 -232} [get_bd_ports light_reset_0]
set_property location {0.5 -288 -401} [get_bd_cells vhdlnoclk_0]
set_property location {1 -287 -395} [get_bd_cells vhdlnoclk_0]
set_property location {-144 -359} [get_bd_ports light_reset_0]
set_property location {-135 -380} [get_bd_ports light_reset_0]
set_property location {-81 -250} [get_bd_ports light_reset_0]
set_property location {-86 -5} [get_bd_ports light_reset_0]
set_property location {-88 17} [get_bd_ports light_reset_0]
set_property location {-150 -53} [get_bd_ports light_reset_0]
set_property location {-86 -11} [get_bd_ports light_reset_0]
set_property location {-216 -216} [get_bd_ports light_reset_0]
delete_bd_objs [get_bd_nets light_reset_0_1] [get_bd_ports light_reset_0]
startgroup
make_bd_pins_external  [get_bd_pins main_0/light_reset]
endgroup
set_property location {0.5 -408 -389} [get_bd_cells vhdlnoclk_0]
set_property location {-322 -368} [get_bd_ports light_reset_0]
set_property location {-364 -317} [get_bd_ports light_reset_0]
set_property location {-30 -301} [get_bd_ports light_reset_0]
set_property location {-280 -63} [get_bd_ports light_reset_0]
set_property location {-199 -208} [get_bd_ports light_reset_0]
set_property location {1.5 -187 -402} [get_bd_cells vhdlnoclk_0]
set_property location {2 -191 -389} [get_bd_cells vhdlnoclk_0]
set_property location {-132 -290} [get_bd_ports light_reset_0]
set_property name RESET [get_bd_ports light_reset_0]
startgroup
make_bd_pins_external  [get_bd_pins main_0/LED_G]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins main_0/LED_R]
endgroup
delete_bd_objs [get_bd_nets vhdlnoclk_0_clk65MHz] [get_bd_cells vhdlnoclk_0]
set_property location {-136 -424} [get_bd_ports RESET]
delete_bd_objs [get_bd_nets light_reset_0_1]
delete_bd_objs [get_bd_ports RESET]
startgroup
make_bd_pins_external  [get_bd_pins main_0/light_reset]
endgroup
update_compile_order -fileset sources_1
create_bd_cell -type module -reference vhdlnoclk vhdlnoclk_0
set_property location {1 -175 -390} [get_bd_cells vhdlnoclk_0]
undo
INFO: [Common 17-17] undo 'set_property location {1 -175 -390} [get_bd_cells vhdlnoclk_0]'
set_property location {1 -153 -417} [get_bd_cells vhdlnoclk_0]
set_property location {1 -186 -429} [get_bd_cells vhdlnoclk_0]
connect_bd_net [get_bd_pins vhdlnoclk_0/clk65MHz] [get_bd_pins main_0/clk_65MHz]
set_property location {-318 -368} [get_bd_ports light_reset_0]
set_property name LED_G [get_bd_ports LED_G_0]
set_property name LED_R [get_bd_ports LED_R_0]
set_property location {-475 -371} [get_bd_ports light_reset_0]
save_bd_design
Wrote  : <C:\eFPGA\3_State_Machine\3_State_Machine.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_compile_order -fileset sources_1
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_65MHz]]
set_property IOSTANDARD LVCMOS33 [get_ports [list LED_G]]
set_property IOSTANDARD LVCMOS33 [get_ports [list LED_R]]
set_property IOSTANDARD LVCMOS33 [get_ports [list light_reset]]
reset_run synth_1
file mkdir C:/eFPGA/3_State_Machine/3_State_Machine.srcs/constrs_1/new
close [ open C:/eFPGA/3_State_Machine/3_State_Machine.srcs/constrs_1/new/XDC.xdc w ]
add_files -fileset constrs_1 C:/eFPGA/3_State_Machine/3_State_Machine.srcs/constrs_1/new/XDC.xdc
set_property target_constrs_file C:/eFPGA/3_State_Machine/3_State_Machine.srcs/constrs_1/new/XDC.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -jobs 24
Wrote  : <C:\eFPGA\3_State_Machine\3_State_Machine.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block main_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
Exporting to file C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Jun  1 13:32:24 2020] Launched design_1_vhdlnoclk_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_vhdlnoclk_0_1_synth_1: C:/eFPGA/3_State_Machine/3_State_Machine.runs/design_1_vhdlnoclk_0_1_synth_1/runme.log
synth_1: C:/eFPGA/3_State_Machine/3_State_Machine.runs/synth_1/runme.log
[Mon Jun  1 13:32:24 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/3_State_Machine/3_State_Machine.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2495.996 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2495.996 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2495.996 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
place_ports light_reset_0 L15
place_ports LED_G E13
place_ports LED_R E12
set_property IOSTANDARD LVCMOS33 [get_ports [list light_reset_0]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 13:35:18 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/3_State_Machine/3_State_Machine.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2495.996 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3617.664 ; gain = 1121.668
set_property PROGRAM.FILE {C:/eFPGA/3_State_Machine/3_State_Machine.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1435] Device xc7z007s (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/3_State_Machine/3_State_Machine.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/eFPGA/3_State_Machine/3_State_Machine.srcs/sources_1/bd/design_1/design_1.bd}
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/eFPGA/3_State_Machine/3_State_Machine.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun  1 14:33:27 2020...
