From c8a9a468d8c74c7c65bb5a9bf69c23c57834476f Mon Sep 17 00:00:00 2001
From: Richard Zhu <hongxing.zhu@nxp.com>
Date: Thu, 17 May 2018 16:50:04 +0800
Subject: [PATCH 3848/5242] MLK-18298-3 clk: imx8mm: set the parent clks of
 pcie

commit  ba49d1b1ec3dca7d834c63e31475dbd5b5312273 from
https://source.codeaurora.org/external/imx/linux-imx.git

Set the parent clks of pcie.

Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 drivers/clk/imx/clk-imx8mm.c |    2 ++
 1 file changed, 2 insertions(+)

diff --git a/drivers/clk/imx/clk-imx8mm.c b/drivers/clk/imx/clk-imx8mm.c
index f8de523..6d761ea 100644
--- a/drivers/clk/imx/clk-imx8mm.c
+++ b/drivers/clk/imx/clk-imx8mm.c
@@ -909,6 +909,8 @@ static void __init imx8mm_clocks_init(struct device_node *ccm_node)
 	/* increase NOC clock to design target */
 	clk_set_rate(clks[IMX8MM_SYS_PLL3], 750000000);
 	clk_set_parent(clks[IMX8MM_CLK_NOC_SRC], clks[IMX8MM_SYS_PLL3_OUT]);
+	clk_set_parent(clks[IMX8MM_CLK_PCIE1_CTRL_SRC], clks[IMX8MM_SYS_PLL2_250M]);
+	clk_set_parent(clks[IMX8MM_CLK_PCIE1_PHY_SRC], clks[IMX8MM_SYS_PLL2_100M]);
 
 	pr_info("i.MX8MM clock driver init done\n");
 }
-- 
1.7.9.5

