ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"cv_convert.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.midi_to_cv_init,"ax",%progbits
  18              		.align	1
  19              		.global	midi_to_cv_init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	midi_to_cv_init:
  27              	.LFB130:
  28              		.file 1 "src/cv_convert.c"
   1:src/cv_convert.c **** /*
   2:src/cv_convert.c ****  * cv_convert.c
   3:src/cv_convert.c ****  *
   4:src/cv_convert.c ****  *  Created on: 09.02.2020
   5:src/cv_convert.c ****  *      Author: lukas
   6:src/cv_convert.c ****  */
   7:src/cv_convert.c **** #include "cv_convert.h"
   8:src/cv_convert.c **** 
   9:src/cv_convert.c **** volatile uint8_t dacBuf1, dacBuf2, dacbuffer[2];
  10:src/cv_convert.c **** 
  11:src/cv_convert.c **** 
  12:src/cv_convert.c **** void midi_to_cv_init(void){
  29              		.loc 1 12 27 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  13:src/cv_convert.c **** 	/* Clock Pin (PB0) */
  14:src/cv_convert.c **** 	RCC->AHBENR |= RCC_AHBENR_GPIOBEN;								// clock for GPIOB
  34              		.loc 1 14 2 view .LVU1
  35              		.loc 1 14 14 is_stmt 0 view .LVU2
  36 0000 3E49     		ldr	r1, .L2
  37 0002 4B69     		ldr	r3, [r1, #20]
  38 0004 43F48023 		orr	r3, r3, #262144
  39 0008 4B61     		str	r3, [r1, #20]
  15:src/cv_convert.c **** 	GPIOB->MODER &= ~0x3;											// reset mode for PB0
  40              		.loc 1 15 2 is_stmt 1 view .LVU3
  41              		.loc 1 15 15 is_stmt 0 view .LVU4
  42 000a 3D4A     		ldr	r2, .L2+4
  43 000c 1368     		ldr	r3, [r2]
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 2


  44 000e 23F00303 		bic	r3, r3, #3
  45 0012 1360     		str	r3, [r2]
  16:src/cv_convert.c **** 	GPIOB->MODER |= GPIOx_MODER_OUTPUT << GPIO_MODER_MODER0_Pos;	// clock output PB0
  46              		.loc 1 16 2 is_stmt 1 view .LVU5
  47              		.loc 1 16 15 is_stmt 0 view .LVU6
  48 0014 1368     		ldr	r3, [r2]
  49 0016 43F00103 		orr	r3, r3, #1
  50 001a 1360     		str	r3, [r2]
  17:src/cv_convert.c **** 
  18:src/cv_convert.c **** 	/* start/stop (PB1) */
  19:src/cv_convert.c **** 	RCC->AHBENR |= RCC_AHBENR_GPIOBEN;								// clock for GPIOB
  51              		.loc 1 19 2 is_stmt 1 view .LVU7
  52              		.loc 1 19 14 is_stmt 0 view .LVU8
  53 001c 4B69     		ldr	r3, [r1, #20]
  54 001e 43F48023 		orr	r3, r3, #262144
  55 0022 4B61     		str	r3, [r1, #20]
  20:src/cv_convert.c **** 	GPIOB->MODER &= ~0xC;											// reset mode for PB1
  56              		.loc 1 20 2 is_stmt 1 view .LVU9
  57              		.loc 1 20 15 is_stmt 0 view .LVU10
  58 0024 1368     		ldr	r3, [r2]
  59 0026 23F00C03 		bic	r3, r3, #12
  60 002a 1360     		str	r3, [r2]
  21:src/cv_convert.c **** 	GPIOB->MODER |= GPIOx_MODER_OUTPUT << GPIO_MODER_MODER1_Pos;	// start/stop output PB1
  61              		.loc 1 21 2 is_stmt 1 view .LVU11
  62              		.loc 1 21 15 is_stmt 0 view .LVU12
  63 002c 1368     		ldr	r3, [r2]
  64 002e 43F00403 		orr	r3, r3, #4
  65 0032 1360     		str	r3, [r2]
  22:src/cv_convert.c **** 
  23:src/cv_convert.c **** 	/* Gates / Triggers */
  24:src/cv_convert.c **** 	RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOBEN;			// clock for GPIOA & B
  66              		.loc 1 24 2 is_stmt 1 view .LVU13
  67              		.loc 1 24 14 is_stmt 0 view .LVU14
  68 0034 4B69     		ldr	r3, [r1, #20]
  69 0036 43F4C023 		orr	r3, r3, #393216
  70 003a 4B61     		str	r3, [r1, #20]
  25:src/cv_convert.c **** 	GPIOA->MODER &= ~0xFFFF;										// Reset mode for pins
  71              		.loc 1 25 2 is_stmt 1 view .LVU15
  72              		.loc 1 25 15 is_stmt 0 view .LVU16
  73 003c 4FF09043 		mov	r3, #1207959552
  74 0040 1868     		ldr	r0, [r3]
  75 0042 000C     		lsrs	r0, r0, #16
  76 0044 0004     		lsls	r0, r0, #16
  77 0046 1860     		str	r0, [r3]
  26:src/cv_convert.c **** 	GPIOA->MODER |= GPIOx_MODER_OUTPUT << GPIO_MODER_MODER0_Pos;	// Trig 1 (PA0)
  78              		.loc 1 26 2 is_stmt 1 view .LVU17
  79              		.loc 1 26 15 is_stmt 0 view .LVU18
  80 0048 1868     		ldr	r0, [r3]
  81 004a 40F00100 		orr	r0, r0, #1
  82 004e 1860     		str	r0, [r3]
  27:src/cv_convert.c **** 	GPIOA->MODER |= GPIOx_MODER_OUTPUT << GPIO_MODER_MODER1_Pos;	// Trig 2 (PA1)
  83              		.loc 1 27 2 is_stmt 1 view .LVU19
  84              		.loc 1 27 15 is_stmt 0 view .LVU20
  85 0050 1868     		ldr	r0, [r3]
  86 0052 40F00400 		orr	r0, r0, #4
  87 0056 1860     		str	r0, [r3]
  28:src/cv_convert.c **** 	GPIOA->MODER |= GPIOx_MODER_OUTPUT << GPIO_MODER_MODER2_Pos;	// Trig 3 (PA2)
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 3


  88              		.loc 1 28 2 is_stmt 1 view .LVU21
  89              		.loc 1 28 15 is_stmt 0 view .LVU22
  90 0058 1868     		ldr	r0, [r3]
  91 005a 40F01000 		orr	r0, r0, #16
  92 005e 1860     		str	r0, [r3]
  29:src/cv_convert.c **** 	GPIOA->MODER |= GPIOx_MODER_OUTPUT << GPIO_MODER_MODER3_Pos;	// Trig 4 (PA3)
  93              		.loc 1 29 2 is_stmt 1 view .LVU23
  94              		.loc 1 29 15 is_stmt 0 view .LVU24
  95 0060 1868     		ldr	r0, [r3]
  96 0062 40F04000 		orr	r0, r0, #64
  97 0066 1860     		str	r0, [r3]
  30:src/cv_convert.c **** //	GPIOA->MODER |= GPIOx_MODER_OUTPUT << GPIO_MODER_MODER4_Pos;	// Trig 5 (PA4)
  31:src/cv_convert.c **** //	GPIOA->MODER |= GPIOx_MODER_OUTPUT << GPIO_MODER_MODER5_Pos;	// Trig 6 (PA5)
  32:src/cv_convert.c **** 	GPIOA->MODER |= GPIOx_MODER_OUTPUT << GPIO_MODER_MODER6_Pos;	// Trig 7 (PA6)
  98              		.loc 1 32 2 is_stmt 1 view .LVU25
  99              		.loc 1 32 15 is_stmt 0 view .LVU26
 100 0068 1868     		ldr	r0, [r3]
 101 006a 40F48050 		orr	r0, r0, #4096
 102 006e 1860     		str	r0, [r3]
  33:src/cv_convert.c **** 	GPIOA->MODER |= GPIOx_MODER_OUTPUT << GPIO_MODER_MODER7_Pos;	// Trig 8 (PA7)
 103              		.loc 1 33 2 is_stmt 1 view .LVU27
 104              		.loc 1 33 15 is_stmt 0 view .LVU28
 105 0070 1868     		ldr	r0, [r3]
 106 0072 40F48040 		orr	r0, r0, #16384
 107 0076 1860     		str	r0, [r3]
  34:src/cv_convert.c **** 
  35:src/cv_convert.c **** 	GPIOB->MODER &= ~0xFF00;										// Reset mode for pins
 108              		.loc 1 35 2 is_stmt 1 view .LVU29
 109              		.loc 1 35 15 is_stmt 0 view .LVU30
 110 0078 1068     		ldr	r0, [r2]
 111 007a 20F47F40 		bic	r0, r0, #65280
 112 007e 1060     		str	r0, [r2]
  36:src/cv_convert.c **** 	GPIOB->MODER |= GPIOx_MODER_OUTPUT << GPIO_MODER_MODER4_Pos;	// Gate 1 (PB4)
 113              		.loc 1 36 2 is_stmt 1 view .LVU31
 114              		.loc 1 36 15 is_stmt 0 view .LVU32
 115 0080 1068     		ldr	r0, [r2]
 116 0082 40F48070 		orr	r0, r0, #256
 117 0086 1060     		str	r0, [r2]
  37:src/cv_convert.c **** 	GPIOB->MODER |= GPIOx_MODER_OUTPUT << GPIO_MODER_MODER5_Pos;	// Gate 2 (PB5)
 118              		.loc 1 37 2 is_stmt 1 view .LVU33
 119              		.loc 1 37 15 is_stmt 0 view .LVU34
 120 0088 1068     		ldr	r0, [r2]
 121 008a 40F48060 		orr	r0, r0, #1024
 122 008e 1060     		str	r0, [r2]
  38:src/cv_convert.c **** 	GPIOB->MODER |= GPIOx_MODER_OUTPUT << GPIO_MODER_MODER6_Pos;	// Gate 3 (PB6)
 123              		.loc 1 38 2 is_stmt 1 view .LVU35
 124              		.loc 1 38 15 is_stmt 0 view .LVU36
 125 0090 1068     		ldr	r0, [r2]
 126 0092 40F48050 		orr	r0, r0, #4096
 127 0096 1060     		str	r0, [r2]
  39:src/cv_convert.c **** 	GPIOB->MODER |= GPIOx_MODER_OUTPUT << GPIO_MODER_MODER7_Pos;	// Gate 4 (PB7)
 128              		.loc 1 39 2 is_stmt 1 view .LVU37
 129              		.loc 1 39 15 is_stmt 0 view .LVU38
 130 0098 1068     		ldr	r0, [r2]
 131 009a 40F48040 		orr	r0, r0, #16384
 132 009e 1060     		str	r0, [r2]
  40:src/cv_convert.c **** 
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 4


  41:src/cv_convert.c **** 
  42:src/cv_convert.c **** 
  43:src/cv_convert.c **** 	/* DAC config PA4/PA5*/
  44:src/cv_convert.c **** 	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;								// clock for GPIOA
 133              		.loc 1 44 2 is_stmt 1 view .LVU39
 134              		.loc 1 44 14 is_stmt 0 view .LVU40
 135 00a0 4A69     		ldr	r2, [r1, #20]
 136 00a2 42F40032 		orr	r2, r2, #131072
 137 00a6 4A61     		str	r2, [r1, #20]
  45:src/cv_convert.c **** 	RCC->APB1ENR |=  RCC_APB1ENR_TIM6EN | RCC_APB1ENR_DAC1EN;		// clock for DAC1 & TIM6 interface
 138              		.loc 1 45 2 is_stmt 1 view .LVU41
 139              		.loc 1 45 15 is_stmt 0 view .LVU42
 140 00a8 CA69     		ldr	r2, [r1, #28]
 141 00aa 42F00052 		orr	r2, r2, #536870912
 142 00ae 42F01002 		orr	r2, r2, #16
 143 00b2 CA61     		str	r2, [r1, #28]
  46:src/cv_convert.c **** 	GPIOA->MODER |= GPIOx_MODER_ANALOG << GPIO_MODER_MODER4_Pos;	// alternate function on PA4
 144              		.loc 1 46 2 is_stmt 1 view .LVU43
 145              		.loc 1 46 15 is_stmt 0 view .LVU44
 146 00b4 1A68     		ldr	r2, [r3]
 147 00b6 42F44072 		orr	r2, r2, #768
 148 00ba 1A60     		str	r2, [r3]
  47:src/cv_convert.c **** 	GPIOA->MODER |= GPIOx_MODER_ANALOG << GPIO_MODER_MODER5_Pos;	// alternate function on PA5
 149              		.loc 1 47 2 is_stmt 1 view .LVU45
 150              		.loc 1 47 15 is_stmt 0 view .LVU46
 151 00bc 1A68     		ldr	r2, [r3]
 152 00be 42F44062 		orr	r2, r2, #3072
 153 00c2 1A60     		str	r2, [r3]
  48:src/cv_convert.c **** 	DAC1->CR |= DAC_CR_TEN1 | DAC_CR_TEN2 | DAC_CR_EN1 | DAC_CR_EN2;
 154              		.loc 1 48 2 is_stmt 1 view .LVU47
 155              		.loc 1 48 11 is_stmt 0 view .LVU48
 156 00c4 0F4A     		ldr	r2, .L2+8
 157 00c6 1368     		ldr	r3, [r2]
 158 00c8 43F00513 		orr	r3, r3, #327685
 159 00cc 1360     		str	r3, [r2]
  49:src/cv_convert.c **** 	TIM6->PSC = 14; 						/* Trigger @48kHz */
 160              		.loc 1 49 2 is_stmt 1 view .LVU49
 161              		.loc 1 49 12 is_stmt 0 view .LVU50
 162 00ce 0E4B     		ldr	r3, .L2+12
 163 00d0 0E22     		movs	r2, #14
 164 00d2 9A62     		str	r2, [r3, #40]
  50:src/cv_convert.c **** 	TIM6->ARR = 99;
 165              		.loc 1 50 2 is_stmt 1 view .LVU51
 166              		.loc 1 50 12 is_stmt 0 view .LVU52
 167 00d4 6322     		movs	r2, #99
 168 00d6 DA62     		str	r2, [r3, #44]
  51:src/cv_convert.c **** 	TIM6->CR2 |= 0b010 << TIM_CR2_MMS_Pos;	/* Update Event as TRGO */
 169              		.loc 1 51 2 is_stmt 1 view .LVU53
 170              		.loc 1 51 12 is_stmt 0 view .LVU54
 171 00d8 5A68     		ldr	r2, [r3, #4]
 172 00da 42F02002 		orr	r2, r2, #32
 173 00de 5A60     		str	r2, [r3, #4]
  52:src/cv_convert.c **** 	TIM6->DIER |= TIM_DIER_UIE;				/* enable interrupt for data transfer */
 174              		.loc 1 52 2 is_stmt 1 view .LVU55
 175              		.loc 1 52 13 is_stmt 0 view .LVU56
 176 00e0 DA68     		ldr	r2, [r3, #12]
 177 00e2 42F00102 		orr	r2, r2, #1
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 5


 178 00e6 DA60     		str	r2, [r3, #12]
  53:src/cv_convert.c **** 	TIM6->CR1 |= TIM_CR1_CEN; 				/* enable TIM6 */
 179              		.loc 1 53 2 is_stmt 1 view .LVU57
 180              		.loc 1 53 12 is_stmt 0 view .LVU58
 181 00e8 1A68     		ldr	r2, [r3]
 182 00ea 42F00102 		orr	r2, r2, #1
 183 00ee 1A60     		str	r2, [r3]
  54:src/cv_convert.c **** 	NVIC_EnableIRQ(TIM6_DAC_IRQn);
 184              		.loc 1 54 2 is_stmt 1 view .LVU59
 185              	.LVL0:
 186              	.LBB4:
 187              	.LBI4:
 188              		.file 2 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 6


  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 7


 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 8


 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:Drivers/CMSIS/Include/core_cm4.h **** 
 208:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Drivers/CMSIS/Include/core_cm4.h **** /**
 210:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Drivers/CMSIS/Include/core_cm4.h **** 
 212:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Drivers/CMSIS/Include/core_cm4.h **** */
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 9


 216:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Drivers/CMSIS/Include/core_cm4.h **** #else
 219:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** 
 224:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Drivers/CMSIS/Include/core_cm4.h **** 
 231:Drivers/CMSIS/Include/core_cm4.h **** 
 232:Drivers/CMSIS/Include/core_cm4.h **** 
 233:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 237:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:Drivers/CMSIS/Include/core_cm4.h **** /**
 245:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Drivers/CMSIS/Include/core_cm4.h **** */
 248:Drivers/CMSIS/Include/core_cm4.h **** 
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Drivers/CMSIS/Include/core_cm4.h ****   @{
 254:Drivers/CMSIS/Include/core_cm4.h ****  */
 255:Drivers/CMSIS/Include/core_cm4.h **** 
 256:Drivers/CMSIS/Include/core_cm4.h **** /**
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Drivers/CMSIS/Include/core_cm4.h ****  */
 259:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 260:Drivers/CMSIS/Include/core_cm4.h **** {
 261:Drivers/CMSIS/Include/core_cm4.h ****   struct
 262:Drivers/CMSIS/Include/core_cm4.h ****   {
 263:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 10


 273:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:Drivers/CMSIS/Include/core_cm4.h **** 
 275:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Drivers/CMSIS/Include/core_cm4.h **** 
 279:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Drivers/CMSIS/Include/core_cm4.h **** 
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Drivers/CMSIS/Include/core_cm4.h **** 
 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Drivers/CMSIS/Include/core_cm4.h **** 
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Drivers/CMSIS/Include/core_cm4.h **** 
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Drivers/CMSIS/Include/core_cm4.h **** 
 294:Drivers/CMSIS/Include/core_cm4.h **** 
 295:Drivers/CMSIS/Include/core_cm4.h **** /**
 296:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Drivers/CMSIS/Include/core_cm4.h ****  */
 298:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 299:Drivers/CMSIS/Include/core_cm4.h **** {
 300:Drivers/CMSIS/Include/core_cm4.h ****   struct
 301:Drivers/CMSIS/Include/core_cm4.h ****   {
 302:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 307:Drivers/CMSIS/Include/core_cm4.h **** 
 308:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Drivers/CMSIS/Include/core_cm4.h **** 
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /**
 314:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Drivers/CMSIS/Include/core_cm4.h ****  */
 316:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 317:Drivers/CMSIS/Include/core_cm4.h **** {
 318:Drivers/CMSIS/Include/core_cm4.h ****   struct
 319:Drivers/CMSIS/Include/core_cm4.h ****   {
 320:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 11


 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:Drivers/CMSIS/Include/core_cm4.h **** 
 336:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Drivers/CMSIS/Include/core_cm4.h **** 
 340:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Drivers/CMSIS/Include/core_cm4.h **** 
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Drivers/CMSIS/Include/core_cm4.h **** 
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Drivers/CMSIS/Include/core_cm4.h **** 
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Drivers/CMSIS/Include/core_cm4.h **** 
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm4.h **** 
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm4.h **** 
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** 
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Drivers/CMSIS/Include/core_cm4.h **** 
 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm4.h **** 
 367:Drivers/CMSIS/Include/core_cm4.h **** 
 368:Drivers/CMSIS/Include/core_cm4.h **** /**
 369:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Drivers/CMSIS/Include/core_cm4.h ****  */
 371:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 372:Drivers/CMSIS/Include/core_cm4.h **** {
 373:Drivers/CMSIS/Include/core_cm4.h ****   struct
 374:Drivers/CMSIS/Include/core_cm4.h ****   {
 375:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:Drivers/CMSIS/Include/core_cm4.h **** 
 383:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 12


 387:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Drivers/CMSIS/Include/core_cm4.h **** 
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Drivers/CMSIS/Include/core_cm4.h **** 
 393:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** 
 396:Drivers/CMSIS/Include/core_cm4.h **** /**
 397:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Drivers/CMSIS/Include/core_cm4.h ****   @{
 401:Drivers/CMSIS/Include/core_cm4.h ****  */
 402:Drivers/CMSIS/Include/core_cm4.h **** 
 403:Drivers/CMSIS/Include/core_cm4.h **** /**
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Drivers/CMSIS/Include/core_cm4.h ****  */
 406:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 407:Drivers/CMSIS/Include/core_cm4.h **** {
 408:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:Drivers/CMSIS/Include/core_cm4.h **** 
 423:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Drivers/CMSIS/Include/core_cm4.h **** 
 427:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Drivers/CMSIS/Include/core_cm4.h **** 
 429:Drivers/CMSIS/Include/core_cm4.h **** 
 430:Drivers/CMSIS/Include/core_cm4.h **** /**
 431:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Drivers/CMSIS/Include/core_cm4.h ****   @{
 435:Drivers/CMSIS/Include/core_cm4.h ****  */
 436:Drivers/CMSIS/Include/core_cm4.h **** 
 437:Drivers/CMSIS/Include/core_cm4.h **** /**
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Drivers/CMSIS/Include/core_cm4.h ****  */
 440:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 441:Drivers/CMSIS/Include/core_cm4.h **** {
 442:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 13


 444:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:Drivers/CMSIS/Include/core_cm4.h **** 
 465:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Drivers/CMSIS/Include/core_cm4.h **** 
 469:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Drivers/CMSIS/Include/core_cm4.h **** 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Drivers/CMSIS/Include/core_cm4.h **** 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Drivers/CMSIS/Include/core_cm4.h **** 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Drivers/CMSIS/Include/core_cm4.h **** 
 481:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** 
 485:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Drivers/CMSIS/Include/core_cm4.h **** 
 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Drivers/CMSIS/Include/core_cm4.h **** 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm4.h **** 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm4.h **** 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm4.h **** 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 14


 501:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm4.h **** 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm4.h **** 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm4.h **** 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm4.h **** 
 512:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** 
 516:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm4.h **** 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm4.h **** 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm4.h **** 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm4.h **** 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm4.h **** 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm4.h **** 
 538:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** 
 542:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm4.h **** 
 548:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** 
 552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm4.h **** 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 15


 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm4.h **** 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm4.h **** 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm4.h **** 
 567:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** 
 571:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm4.h **** 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm4.h **** 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm4.h **** 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm4.h **** 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm4.h **** 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm4.h **** 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm4.h **** 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm4.h **** 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm4.h **** 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm4.h **** 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm4.h **** 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm4.h **** 
 610:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** 
 614:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 16


 615:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm4.h **** 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm4.h **** 
 620:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** 
 624:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** 
 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm4.h **** 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm4.h **** 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm4.h **** 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm4.h **** 
 639:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Drivers/CMSIS/Include/core_cm4.h **** 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Drivers/CMSIS/Include/core_cm4.h **** 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Drivers/CMSIS/Include/core_cm4.h **** 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Drivers/CMSIS/Include/core_cm4.h **** 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Drivers/CMSIS/Include/core_cm4.h **** 
 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Drivers/CMSIS/Include/core_cm4.h **** 
 661:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** 
 665:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Drivers/CMSIS/Include/core_cm4.h **** 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Drivers/CMSIS/Include/core_cm4.h **** 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 17


 672:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Drivers/CMSIS/Include/core_cm4.h **** 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Drivers/CMSIS/Include/core_cm4.h **** 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Drivers/CMSIS/Include/core_cm4.h **** 
 680:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** 
 684:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm4.h **** 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm4.h **** 
 690:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Drivers/CMSIS/Include/core_cm4.h **** 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Drivers/CMSIS/Include/core_cm4.h **** 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Drivers/CMSIS/Include/core_cm4.h **** 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Drivers/CMSIS/Include/core_cm4.h **** 
 706:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** 
 709:Drivers/CMSIS/Include/core_cm4.h **** /**
 710:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Drivers/CMSIS/Include/core_cm4.h ****   @{
 714:Drivers/CMSIS/Include/core_cm4.h ****  */
 715:Drivers/CMSIS/Include/core_cm4.h **** 
 716:Drivers/CMSIS/Include/core_cm4.h **** /**
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Drivers/CMSIS/Include/core_cm4.h ****  */
 719:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 720:Drivers/CMSIS/Include/core_cm4.h **** {
 721:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:Drivers/CMSIS/Include/core_cm4.h **** 
 726:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 18


 729:Drivers/CMSIS/Include/core_cm4.h **** 
 730:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Drivers/CMSIS/Include/core_cm4.h **** 
 734:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Drivers/CMSIS/Include/core_cm4.h **** 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Drivers/CMSIS/Include/core_cm4.h **** 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Drivers/CMSIS/Include/core_cm4.h **** 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Drivers/CMSIS/Include/core_cm4.h **** 
 746:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** 
 749:Drivers/CMSIS/Include/core_cm4.h **** /**
 750:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Drivers/CMSIS/Include/core_cm4.h ****   @{
 754:Drivers/CMSIS/Include/core_cm4.h ****  */
 755:Drivers/CMSIS/Include/core_cm4.h **** 
 756:Drivers/CMSIS/Include/core_cm4.h **** /**
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Drivers/CMSIS/Include/core_cm4.h ****  */
 759:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 760:Drivers/CMSIS/Include/core_cm4.h **** {
 761:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:Drivers/CMSIS/Include/core_cm4.h **** 
 767:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Drivers/CMSIS/Include/core_cm4.h **** 
 771:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Drivers/CMSIS/Include/core_cm4.h **** 
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Drivers/CMSIS/Include/core_cm4.h **** 
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Drivers/CMSIS/Include/core_cm4.h **** 
 780:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** 
 784:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 19


 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** 
 788:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** 
 792:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Drivers/CMSIS/Include/core_cm4.h **** 
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Drivers/CMSIS/Include/core_cm4.h **** 
 798:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** 
 801:Drivers/CMSIS/Include/core_cm4.h **** /**
 802:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Drivers/CMSIS/Include/core_cm4.h ****   @{
 806:Drivers/CMSIS/Include/core_cm4.h ****  */
 807:Drivers/CMSIS/Include/core_cm4.h **** 
 808:Drivers/CMSIS/Include/core_cm4.h **** /**
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Drivers/CMSIS/Include/core_cm4.h ****  */
 811:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 812:Drivers/CMSIS/Include/core_cm4.h **** {
 813:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 814:Drivers/CMSIS/Include/core_cm4.h ****   {
 815:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 20


 843:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 846:Drivers/CMSIS/Include/core_cm4.h **** 
 847:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Drivers/CMSIS/Include/core_cm4.h **** 
 851:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Drivers/CMSIS/Include/core_cm4.h **** 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Drivers/CMSIS/Include/core_cm4.h **** 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Drivers/CMSIS/Include/core_cm4.h **** 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Drivers/CMSIS/Include/core_cm4.h **** 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Drivers/CMSIS/Include/core_cm4.h **** 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Drivers/CMSIS/Include/core_cm4.h **** 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Drivers/CMSIS/Include/core_cm4.h **** 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Drivers/CMSIS/Include/core_cm4.h **** 
 876:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Drivers/CMSIS/Include/core_cm4.h **** 
 879:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Drivers/CMSIS/Include/core_cm4.h **** 
 883:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Drivers/CMSIS/Include/core_cm4.h **** 
 887:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Drivers/CMSIS/Include/core_cm4.h **** 
 895:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Drivers/CMSIS/Include/core_cm4.h **** 
 898:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 21


 900:Drivers/CMSIS/Include/core_cm4.h **** 
 901:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Drivers/CMSIS/Include/core_cm4.h **** 
 903:Drivers/CMSIS/Include/core_cm4.h **** 
 904:Drivers/CMSIS/Include/core_cm4.h **** /**
 905:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Drivers/CMSIS/Include/core_cm4.h ****   @{
 909:Drivers/CMSIS/Include/core_cm4.h ****  */
 910:Drivers/CMSIS/Include/core_cm4.h **** 
 911:Drivers/CMSIS/Include/core_cm4.h **** /**
 912:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Drivers/CMSIS/Include/core_cm4.h ****  */
 914:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 915:Drivers/CMSIS/Include/core_cm4.h **** {
 916:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 940:Drivers/CMSIS/Include/core_cm4.h **** 
 941:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Drivers/CMSIS/Include/core_cm4.h **** 
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Drivers/CMSIS/Include/core_cm4.h **** 
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Drivers/CMSIS/Include/core_cm4.h **** 
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 22


 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Drivers/CMSIS/Include/core_cm4.h **** 
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Drivers/CMSIS/Include/core_cm4.h **** 
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Drivers/CMSIS/Include/core_cm4.h **** 
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Drivers/CMSIS/Include/core_cm4.h **** 
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Drivers/CMSIS/Include/core_cm4.h **** 
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Drivers/CMSIS/Include/core_cm4.h **** 
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Drivers/CMSIS/Include/core_cm4.h **** 
 981:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Drivers/CMSIS/Include/core_cm4.h **** 
 984:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Drivers/CMSIS/Include/core_cm4.h **** 
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Drivers/CMSIS/Include/core_cm4.h **** 
 993:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Drivers/CMSIS/Include/core_cm4.h **** 
 996:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Drivers/CMSIS/Include/core_cm4.h **** 
1000:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Drivers/CMSIS/Include/core_cm4.h **** 
1004:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Drivers/CMSIS/Include/core_cm4.h **** 
1008:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Drivers/CMSIS/Include/core_cm4.h **** 
1012:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 23


1014:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Drivers/CMSIS/Include/core_cm4.h **** 
1016:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Drivers/CMSIS/Include/core_cm4.h **** 
1020:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Drivers/CMSIS/Include/core_cm4.h **** 
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Drivers/CMSIS/Include/core_cm4.h **** 
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Drivers/CMSIS/Include/core_cm4.h **** 
1033:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Drivers/CMSIS/Include/core_cm4.h **** 
1036:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Drivers/CMSIS/Include/core_cm4.h **** 
1039:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Drivers/CMSIS/Include/core_cm4.h **** 
1042:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Drivers/CMSIS/Include/core_cm4.h **** 
1045:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Drivers/CMSIS/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Drivers/CMSIS/Include/core_cm4.h **** 
1050:Drivers/CMSIS/Include/core_cm4.h **** 
1051:Drivers/CMSIS/Include/core_cm4.h **** /**
1052:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Drivers/CMSIS/Include/core_cm4.h ****   @{
1056:Drivers/CMSIS/Include/core_cm4.h ****  */
1057:Drivers/CMSIS/Include/core_cm4.h **** 
1058:Drivers/CMSIS/Include/core_cm4.h **** /**
1059:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Drivers/CMSIS/Include/core_cm4.h ****  */
1061:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1062:Drivers/CMSIS/Include/core_cm4.h **** {
1063:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 24


1071:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:Drivers/CMSIS/Include/core_cm4.h **** 
1093:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:Drivers/CMSIS/Include/core_cm4.h **** 
1097:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:Drivers/CMSIS/Include/core_cm4.h **** 
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:Drivers/CMSIS/Include/core_cm4.h **** 
1110:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:Drivers/CMSIS/Include/core_cm4.h **** 
1114:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:Drivers/CMSIS/Include/core_cm4.h **** 
1117:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:Drivers/CMSIS/Include/core_cm4.h **** 
1121:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 25


1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:Drivers/CMSIS/Include/core_cm4.h **** 
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:Drivers/CMSIS/Include/core_cm4.h **** 
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:Drivers/CMSIS/Include/core_cm4.h **** 
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:Drivers/CMSIS/Include/core_cm4.h **** 
1140:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:Drivers/CMSIS/Include/core_cm4.h **** 
1143:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:Drivers/CMSIS/Include/core_cm4.h **** 
1147:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:Drivers/CMSIS/Include/core_cm4.h **** 
1150:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Drivers/CMSIS/Include/core_cm4.h **** 
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Drivers/CMSIS/Include/core_cm4.h **** 
1157:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Drivers/CMSIS/Include/core_cm4.h **** 
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Drivers/CMSIS/Include/core_cm4.h **** 
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Drivers/CMSIS/Include/core_cm4.h **** 
1172:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:Drivers/CMSIS/Include/core_cm4.h **** 
1176:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:Drivers/CMSIS/Include/core_cm4.h **** 
1179:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:Drivers/CMSIS/Include/core_cm4.h **** 
1183:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 26


1185:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:Drivers/CMSIS/Include/core_cm4.h **** 
1187:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:Drivers/CMSIS/Include/core_cm4.h **** 
1190:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:Drivers/CMSIS/Include/core_cm4.h **** 
1193:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Drivers/CMSIS/Include/core_cm4.h **** 
1206:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:Drivers/CMSIS/Include/core_cm4.h **** 
1209:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:Drivers/CMSIS/Include/core_cm4.h **** 
1211:Drivers/CMSIS/Include/core_cm4.h **** 
1212:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:Drivers/CMSIS/Include/core_cm4.h **** /**
1214:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:Drivers/CMSIS/Include/core_cm4.h ****   @{
1218:Drivers/CMSIS/Include/core_cm4.h ****  */
1219:Drivers/CMSIS/Include/core_cm4.h **** 
1220:Drivers/CMSIS/Include/core_cm4.h **** /**
1221:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:Drivers/CMSIS/Include/core_cm4.h ****  */
1223:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1224:Drivers/CMSIS/Include/core_cm4.h **** {
1225:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1237:Drivers/CMSIS/Include/core_cm4.h **** 
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:Drivers/CMSIS/Include/core_cm4.h **** 
1240:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 27


1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** 
1250:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** 
1254:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** 
1257:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** 
1260:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** 
1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** 
1274:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:Drivers/CMSIS/Include/core_cm4.h **** 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:Drivers/CMSIS/Include/core_cm4.h **** 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:Drivers/CMSIS/Include/core_cm4.h **** 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:Drivers/CMSIS/Include/core_cm4.h **** 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:Drivers/CMSIS/Include/core_cm4.h **** 
1290:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:Drivers/CMSIS/Include/core_cm4.h **** 
1293:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:Drivers/CMSIS/Include/core_cm4.h **** 
1296:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 28


1299:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:Drivers/CMSIS/Include/core_cm4.h **** 
1302:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:Drivers/CMSIS/Include/core_cm4.h **** 
1305:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:Drivers/CMSIS/Include/core_cm4.h **** 
1308:Drivers/CMSIS/Include/core_cm4.h **** 
1309:Drivers/CMSIS/Include/core_cm4.h **** /**
1310:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:Drivers/CMSIS/Include/core_cm4.h ****   @{
1314:Drivers/CMSIS/Include/core_cm4.h ****  */
1315:Drivers/CMSIS/Include/core_cm4.h **** 
1316:Drivers/CMSIS/Include/core_cm4.h **** /**
1317:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:Drivers/CMSIS/Include/core_cm4.h ****  */
1319:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1320:Drivers/CMSIS/Include/core_cm4.h **** {
1321:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1328:Drivers/CMSIS/Include/core_cm4.h **** 
1329:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:Drivers/CMSIS/Include/core_cm4.h **** 
1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:Drivers/CMSIS/Include/core_cm4.h **** 
1348:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:Drivers/CMSIS/Include/core_cm4.h **** 
1351:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:Drivers/CMSIS/Include/core_cm4.h **** 
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 29


1356:Drivers/CMSIS/Include/core_cm4.h **** 
1357:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:Drivers/CMSIS/Include/core_cm4.h **** 
1361:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:Drivers/CMSIS/Include/core_cm4.h **** 
1368:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:Drivers/CMSIS/Include/core_cm4.h **** 
1371:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:Drivers/CMSIS/Include/core_cm4.h **** 
1374:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:Drivers/CMSIS/Include/core_cm4.h **** 
1393:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:Drivers/CMSIS/Include/core_cm4.h **** 
1396:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:Drivers/CMSIS/Include/core_cm4.h **** 
1399:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:Drivers/CMSIS/Include/core_cm4.h **** 
1406:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:Drivers/CMSIS/Include/core_cm4.h **** 
1409:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:Drivers/CMSIS/Include/core_cm4.h **** 
1412:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 30


1413:Drivers/CMSIS/Include/core_cm4.h **** 
1414:Drivers/CMSIS/Include/core_cm4.h **** 
1415:Drivers/CMSIS/Include/core_cm4.h **** /**
1416:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:Drivers/CMSIS/Include/core_cm4.h ****   @{
1420:Drivers/CMSIS/Include/core_cm4.h ****  */
1421:Drivers/CMSIS/Include/core_cm4.h **** 
1422:Drivers/CMSIS/Include/core_cm4.h **** /**
1423:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:Drivers/CMSIS/Include/core_cm4.h ****  */
1425:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1426:Drivers/CMSIS/Include/core_cm4.h **** {
1427:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1432:Drivers/CMSIS/Include/core_cm4.h **** 
1433:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:Drivers/CMSIS/Include/core_cm4.h **** 
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:Drivers/CMSIS/Include/core_cm4.h **** 
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:Drivers/CMSIS/Include/core_cm4.h **** 
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:Drivers/CMSIS/Include/core_cm4.h **** 
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:Drivers/CMSIS/Include/core_cm4.h **** 
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:Drivers/CMSIS/Include/core_cm4.h **** 
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:Drivers/CMSIS/Include/core_cm4.h **** 
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 31


1470:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:Drivers/CMSIS/Include/core_cm4.h **** 
1474:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** 
1477:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:Drivers/CMSIS/Include/core_cm4.h **** 
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:Drivers/CMSIS/Include/core_cm4.h **** 
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:Drivers/CMSIS/Include/core_cm4.h **** 
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:Drivers/CMSIS/Include/core_cm4.h **** 
1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:Drivers/CMSIS/Include/core_cm4.h **** 
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:Drivers/CMSIS/Include/core_cm4.h **** 
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:Drivers/CMSIS/Include/core_cm4.h **** 
1508:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:Drivers/CMSIS/Include/core_cm4.h **** 
1511:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:Drivers/CMSIS/Include/core_cm4.h **** 
1514:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:Drivers/CMSIS/Include/core_cm4.h **** 
1517:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:Drivers/CMSIS/Include/core_cm4.h **** 
1519:Drivers/CMSIS/Include/core_cm4.h **** 
1520:Drivers/CMSIS/Include/core_cm4.h **** /**
1521:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:Drivers/CMSIS/Include/core_cm4.h ****   @{
1525:Drivers/CMSIS/Include/core_cm4.h ****  */
1526:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 32


1527:Drivers/CMSIS/Include/core_cm4.h **** /**
1528:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:Drivers/CMSIS/Include/core_cm4.h **** */
1533:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:Drivers/CMSIS/Include/core_cm4.h **** 
1535:Drivers/CMSIS/Include/core_cm4.h **** /**
1536:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:Drivers/CMSIS/Include/core_cm4.h **** */
1541:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:Drivers/CMSIS/Include/core_cm4.h **** 
1543:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:Drivers/CMSIS/Include/core_cm4.h **** 
1545:Drivers/CMSIS/Include/core_cm4.h **** 
1546:Drivers/CMSIS/Include/core_cm4.h **** /**
1547:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:Drivers/CMSIS/Include/core_cm4.h ****   @{
1551:Drivers/CMSIS/Include/core_cm4.h ****  */
1552:Drivers/CMSIS/Include/core_cm4.h **** 
1553:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:Drivers/CMSIS/Include/core_cm4.h **** 
1563:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:Drivers/CMSIS/Include/core_cm4.h **** 
1572:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:Drivers/CMSIS/Include/core_cm4.h **** #endif
1576:Drivers/CMSIS/Include/core_cm4.h **** 
1577:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:Drivers/CMSIS/Include/core_cm4.h **** 
1580:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1581:Drivers/CMSIS/Include/core_cm4.h **** 
1582:Drivers/CMSIS/Include/core_cm4.h **** 
1583:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 33


1584:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1585:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1587:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1588:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1589:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1590:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1591:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1592:Drivers/CMSIS/Include/core_cm4.h **** /**
1593:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:Drivers/CMSIS/Include/core_cm4.h **** */
1595:Drivers/CMSIS/Include/core_cm4.h **** 
1596:Drivers/CMSIS/Include/core_cm4.h **** 
1597:Drivers/CMSIS/Include/core_cm4.h **** 
1598:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:Drivers/CMSIS/Include/core_cm4.h **** /**
1600:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:Drivers/CMSIS/Include/core_cm4.h ****   @{
1604:Drivers/CMSIS/Include/core_cm4.h ****  */
1605:Drivers/CMSIS/Include/core_cm4.h **** 
1606:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1610:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:Drivers/CMSIS/Include/core_cm4.h **** #else
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:Drivers/CMSIS/Include/core_cm4.h **** 
1626:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Drivers/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1630:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:Drivers/CMSIS/Include/core_cm4.h **** #else
1632:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:Drivers/CMSIS/Include/core_cm4.h **** 
1636:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:Drivers/CMSIS/Include/core_cm4.h **** 
1638:Drivers/CMSIS/Include/core_cm4.h **** 
1639:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 34


1641:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:Drivers/CMSIS/Include/core_cm4.h **** 
1647:Drivers/CMSIS/Include/core_cm4.h **** 
1648:Drivers/CMSIS/Include/core_cm4.h **** /**
1649:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:Drivers/CMSIS/Include/core_cm4.h ****  */
1657:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:Drivers/CMSIS/Include/core_cm4.h **** {
1659:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1660:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:Drivers/CMSIS/Include/core_cm4.h **** 
1662:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:Drivers/CMSIS/Include/core_cm4.h **** }
1669:Drivers/CMSIS/Include/core_cm4.h **** 
1670:Drivers/CMSIS/Include/core_cm4.h **** 
1671:Drivers/CMSIS/Include/core_cm4.h **** /**
1672:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:Drivers/CMSIS/Include/core_cm4.h ****  */
1676:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:Drivers/CMSIS/Include/core_cm4.h **** {
1678:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:Drivers/CMSIS/Include/core_cm4.h **** }
1680:Drivers/CMSIS/Include/core_cm4.h **** 
1681:Drivers/CMSIS/Include/core_cm4.h **** 
1682:Drivers/CMSIS/Include/core_cm4.h **** /**
1683:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1687:Drivers/CMSIS/Include/core_cm4.h ****  */
1688:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 189              		.loc 2 1688 22 view .LVU60
 190              	.LBB5:
1689:Drivers/CMSIS/Include/core_cm4.h **** {
1690:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 191              		.loc 2 1690 3 view .LVU61
1691:Drivers/CMSIS/Include/core_cm4.h ****   {
1692:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 192              		.loc 2 1692 5 view .LVU62
 193              		.loc 2 1692 43 is_stmt 0 view .LVU63
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 35


 194 00f0 064B     		ldr	r3, .L2+16
 195 00f2 4FF48002 		mov	r2, #4194304
 196 00f6 5A60     		str	r2, [r3, #4]
 197              	.LVL1:
 198              		.loc 2 1692 43 view .LVU64
 199              	.LBE5:
 200              	.LBE4:
  55:src/cv_convert.c **** }
 201              		.loc 1 55 1 view .LVU65
 202 00f8 7047     		bx	lr
 203              	.L3:
 204 00fa 00BF     		.align	2
 205              	.L2:
 206 00fc 00100240 		.word	1073876992
 207 0100 00040048 		.word	1207960576
 208 0104 00740040 		.word	1073771520
 209 0108 00100040 		.word	1073745920
 210 010c 00E100E0 		.word	-536813312
 211              		.cfi_endproc
 212              	.LFE130:
 214              		.section	.text.TIM6_DACUNDER_IRQHandler,"ax",%progbits
 215              		.align	1
 216              		.global	TIM6_DACUNDER_IRQHandler
 217              		.syntax unified
 218              		.thumb
 219              		.thumb_func
 220              		.fpu fpv4-sp-d16
 222              	TIM6_DACUNDER_IRQHandler:
 223              	.LFB131:
  56:src/cv_convert.c **** 
  57:src/cv_convert.c **** void TIM6_DACUNDER_IRQHandler(void){
 224              		.loc 1 57 36 is_stmt 1 view -0
 225              		.cfi_startproc
 226              		@ args = 0, pretend = 0, frame = 0
 227              		@ frame_needed = 0, uses_anonymous_args = 0
 228              		@ link register save eliminated.
  58:src/cv_convert.c **** 	DAC1->DHR8RD = ( dacbuffer[0] | (dacbuffer[1] << 8));
 229              		.loc 1 58 2 view .LVU67
 230              		.loc 1 58 28 is_stmt 0 view .LVU68
 231 0000 064A     		ldr	r2, .L5
 232 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 233              		.loc 1 58 44 view .LVU69
 234 0004 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 235              		.loc 1 58 32 view .LVU70
 236 0006 43EA0223 		orr	r3, r3, r2, lsl #8
 237              		.loc 1 58 15 view .LVU71
 238 000a 054A     		ldr	r2, .L5+4
 239 000c 9362     		str	r3, [r2, #40]
  59:src/cv_convert.c **** 	/* ISR finished */
  60:src/cv_convert.c **** 	TIM6->SR &= ~TIM_SR_UIF;
 240              		.loc 1 60 2 is_stmt 1 view .LVU72
 241              		.loc 1 60 11 is_stmt 0 view .LVU73
 242 000e A2F5C842 		sub	r2, r2, #25600
 243 0012 1369     		ldr	r3, [r2, #16]
 244 0014 23F00103 		bic	r3, r3, #1
 245 0018 1361     		str	r3, [r2, #16]
  61:src/cv_convert.c **** }
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 36


 246              		.loc 1 61 1 view .LVU74
 247 001a 7047     		bx	lr
 248              	.L6:
 249              		.align	2
 250              	.L5:
 251 001c 00000000 		.word	dacbuffer
 252 0020 00740040 		.word	1073771520
 253              		.cfi_endproc
 254              	.LFE131:
 256              		.section	.text.NoteOn_MIDIHandler,"ax",%progbits
 257              		.align	1
 258              		.global	NoteOn_MIDIHandler
 259              		.syntax unified
 260              		.thumb
 261              		.thumb_func
 262              		.fpu fpv4-sp-d16
 264              	NoteOn_MIDIHandler:
 265              	.LVL2:
 266              	.LFB132:
  62:src/cv_convert.c **** 
  63:src/cv_convert.c **** 
  64:src/cv_convert.c **** /* ----------MIDI-Event Handlers------------------------- */
  65:src/cv_convert.c **** /* Channel Events */
  66:src/cv_convert.c **** void NoteOn_MIDIHandler(uint8_t channel, uint8_t note, uint8_t velocity){
 267              		.loc 1 66 73 is_stmt 1 view -0
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 0
 270              		@ frame_needed = 0, uses_anonymous_args = 0
 271              		@ link register save eliminated.
  67:src/cv_convert.c **** 	switch(channel){
 272              		.loc 1 67 2 view .LVU76
 273 0000 0B28     		cmp	r0, #11
 274 0002 00F2B380 		bhi	.L7
 275 0006 DFE800F0 		tbb	[pc, r0]
 276              	.L10:
 277 000a 06       		.byte	(.L21-.L10)/2
 278 000b 13       		.byte	(.L20-.L10)/2
 279 000c 20       		.byte	(.L19-.L10)/2
 280 000d 2D       		.byte	(.L18-.L10)/2
 281 000e 3A       		.byte	(.L17-.L10)/2
 282 000f 49       		.byte	(.L16-.L10)/2
 283 0010 58       		.byte	(.L15-.L10)/2
 284 0011 67       		.byte	(.L14-.L10)/2
 285 0012 76       		.byte	(.L13-.L10)/2
 286 0013 85       		.byte	(.L12-.L10)/2
 287 0014 94       		.byte	(.L11-.L10)/2
 288 0015 A3       		.byte	(.L9-.L10)/2
 289              		.p2align 1
 290              	.L21:
  68:src/cv_convert.c **** 	/* Channel 1 */
  69:src/cv_convert.c **** 	case 0:
  70:src/cv_convert.c **** 		if(!velocity)
 291              		.loc 1 70 3 view .LVU77
 292              		.loc 1 70 5 is_stmt 0 view .LVU78
 293 0016 2AB9     		cbnz	r2, .L22
  71:src/cv_convert.c **** 			GATE1_OFF;
 294              		.loc 1 71 4 is_stmt 1 view .LVU79
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 37


 295 0018 554A     		ldr	r2, .L34
 296              	.LVL3:
 297              		.loc 1 71 4 is_stmt 0 view .LVU80
 298 001a 9369     		ldr	r3, [r2, #24]
 299 001c 43F48013 		orr	r3, r3, #1048576
 300 0020 9361     		str	r3, [r2, #24]
 301 0022 7047     		bx	lr
 302              	.LVL4:
 303              	.L22:
  72:src/cv_convert.c **** 		else
  73:src/cv_convert.c **** 			GATE1_ON;
 304              		.loc 1 73 4 is_stmt 1 view .LVU81
 305 0024 524A     		ldr	r2, .L34
 306              	.LVL5:
 307              		.loc 1 73 4 is_stmt 0 view .LVU82
 308 0026 9369     		ldr	r3, [r2, #24]
 309 0028 43F01003 		orr	r3, r3, #16
 310 002c 9361     		str	r3, [r2, #24]
 311 002e 7047     		bx	lr
 312              	.LVL6:
 313              	.L20:
  74:src/cv_convert.c **** 		break;
  75:src/cv_convert.c **** 
  76:src/cv_convert.c **** 	/* Channel 2 */
  77:src/cv_convert.c **** 	case 1:
  78:src/cv_convert.c **** 		if(!velocity)
 314              		.loc 1 78 3 is_stmt 1 view .LVU83
 315              		.loc 1 78 5 is_stmt 0 view .LVU84
 316 0030 2AB9     		cbnz	r2, .L23
  79:src/cv_convert.c **** 			GATE2_OFF;
 317              		.loc 1 79 4 is_stmt 1 view .LVU85
 318 0032 4F4A     		ldr	r2, .L34
 319              	.LVL7:
 320              		.loc 1 79 4 is_stmt 0 view .LVU86
 321 0034 9369     		ldr	r3, [r2, #24]
 322 0036 43F40013 		orr	r3, r3, #2097152
 323 003a 9361     		str	r3, [r2, #24]
 324 003c 7047     		bx	lr
 325              	.LVL8:
 326              	.L23:
  80:src/cv_convert.c **** 		else
  81:src/cv_convert.c **** 			GATE2_ON;
 327              		.loc 1 81 4 is_stmt 1 view .LVU87
 328 003e 4C4A     		ldr	r2, .L34
 329              	.LVL9:
 330              		.loc 1 81 4 is_stmt 0 view .LVU88
 331 0040 9369     		ldr	r3, [r2, #24]
 332 0042 43F02003 		orr	r3, r3, #32
 333 0046 9361     		str	r3, [r2, #24]
 334 0048 7047     		bx	lr
 335              	.LVL10:
 336              	.L19:
  82:src/cv_convert.c **** 		break;
  83:src/cv_convert.c **** 
  84:src/cv_convert.c **** 	/* Channel 3 */
  85:src/cv_convert.c **** 	case 2:
  86:src/cv_convert.c **** 		if(!velocity)
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 38


 337              		.loc 1 86 3 is_stmt 1 view .LVU89
 338              		.loc 1 86 5 is_stmt 0 view .LVU90
 339 004a 2AB9     		cbnz	r2, .L24
  87:src/cv_convert.c **** 			GATE3_OFF;
 340              		.loc 1 87 4 is_stmt 1 view .LVU91
 341 004c 484A     		ldr	r2, .L34
 342              	.LVL11:
 343              		.loc 1 87 4 is_stmt 0 view .LVU92
 344 004e 9369     		ldr	r3, [r2, #24]
 345 0050 43F48003 		orr	r3, r3, #4194304
 346 0054 9361     		str	r3, [r2, #24]
 347 0056 7047     		bx	lr
 348              	.LVL12:
 349              	.L24:
  88:src/cv_convert.c **** 		else
  89:src/cv_convert.c **** 			GATE3_ON;
 350              		.loc 1 89 4 is_stmt 1 view .LVU93
 351 0058 454A     		ldr	r2, .L34
 352              	.LVL13:
 353              		.loc 1 89 4 is_stmt 0 view .LVU94
 354 005a 9369     		ldr	r3, [r2, #24]
 355 005c 43F04003 		orr	r3, r3, #64
 356 0060 9361     		str	r3, [r2, #24]
 357 0062 7047     		bx	lr
 358              	.LVL14:
 359              	.L18:
  90:src/cv_convert.c **** 		break;
  91:src/cv_convert.c **** 
  92:src/cv_convert.c **** 	/* Channel 4 */
  93:src/cv_convert.c **** 	case 3:
  94:src/cv_convert.c **** 		if(!velocity)
 360              		.loc 1 94 3 is_stmt 1 view .LVU95
 361              		.loc 1 94 5 is_stmt 0 view .LVU96
 362 0064 2AB9     		cbnz	r2, .L25
  95:src/cv_convert.c **** 			GATE4_OFF;
 363              		.loc 1 95 4 is_stmt 1 view .LVU97
 364 0066 424A     		ldr	r2, .L34
 365              	.LVL15:
 366              		.loc 1 95 4 is_stmt 0 view .LVU98
 367 0068 9369     		ldr	r3, [r2, #24]
 368 006a 43F40003 		orr	r3, r3, #8388608
 369 006e 9361     		str	r3, [r2, #24]
 370 0070 7047     		bx	lr
 371              	.LVL16:
 372              	.L25:
  96:src/cv_convert.c **** 		else
  97:src/cv_convert.c **** 			GATE4_ON;
 373              		.loc 1 97 4 is_stmt 1 view .LVU99
 374 0072 3F4A     		ldr	r2, .L34
 375              	.LVL17:
 376              		.loc 1 97 4 is_stmt 0 view .LVU100
 377 0074 9369     		ldr	r3, [r2, #24]
 378 0076 43F08003 		orr	r3, r3, #128
 379 007a 9361     		str	r3, [r2, #24]
 380 007c 7047     		bx	lr
 381              	.LVL18:
 382              	.L17:
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 39


  98:src/cv_convert.c **** 		break;
  99:src/cv_convert.c **** 
 100:src/cv_convert.c **** 	/* Channel 5 */
 101:src/cv_convert.c **** 	case 4:
 102:src/cv_convert.c **** 		if(!velocity)
 383              		.loc 1 102 3 is_stmt 1 view .LVU101
 384              		.loc 1 102 5 is_stmt 0 view .LVU102
 385 007e 32B9     		cbnz	r2, .L26
 103:src/cv_convert.c **** 			TRIG1_OFF;
 386              		.loc 1 103 4 is_stmt 1 view .LVU103
 387 0080 4FF09042 		mov	r2, #1207959552
 388              	.LVL19:
 389              		.loc 1 103 4 is_stmt 0 view .LVU104
 390 0084 9369     		ldr	r3, [r2, #24]
 391 0086 43F48033 		orr	r3, r3, #65536
 392 008a 9361     		str	r3, [r2, #24]
 393 008c 7047     		bx	lr
 394              	.LVL20:
 395              	.L26:
 104:src/cv_convert.c **** 		else
 105:src/cv_convert.c **** 			TRIG1_ON;
 396              		.loc 1 105 4 is_stmt 1 view .LVU105
 397 008e 4FF09042 		mov	r2, #1207959552
 398              	.LVL21:
 399              		.loc 1 105 4 is_stmt 0 view .LVU106
 400 0092 9369     		ldr	r3, [r2, #24]
 401 0094 43F00103 		orr	r3, r3, #1
 402 0098 9361     		str	r3, [r2, #24]
 403 009a 7047     		bx	lr
 404              	.LVL22:
 405              	.L16:
 106:src/cv_convert.c **** 		break;
 107:src/cv_convert.c **** 
 108:src/cv_convert.c **** 	/* Channel 6 */
 109:src/cv_convert.c **** 	case 5:
 110:src/cv_convert.c **** 		if(!velocity)
 406              		.loc 1 110 3 is_stmt 1 view .LVU107
 407              		.loc 1 110 5 is_stmt 0 view .LVU108
 408 009c 32B9     		cbnz	r2, .L27
 111:src/cv_convert.c **** 			TRIG2_OFF;
 409              		.loc 1 111 4 is_stmt 1 view .LVU109
 410 009e 4FF09042 		mov	r2, #1207959552
 411              	.LVL23:
 412              		.loc 1 111 4 is_stmt 0 view .LVU110
 413 00a2 9369     		ldr	r3, [r2, #24]
 414 00a4 43F40033 		orr	r3, r3, #131072
 415 00a8 9361     		str	r3, [r2, #24]
 416 00aa 7047     		bx	lr
 417              	.LVL24:
 418              	.L27:
 112:src/cv_convert.c **** 		else
 113:src/cv_convert.c **** 			TRIG2_ON;
 419              		.loc 1 113 4 is_stmt 1 view .LVU111
 420 00ac 4FF09042 		mov	r2, #1207959552
 421              	.LVL25:
 422              		.loc 1 113 4 is_stmt 0 view .LVU112
 423 00b0 9369     		ldr	r3, [r2, #24]
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 40


 424 00b2 43F00203 		orr	r3, r3, #2
 425 00b6 9361     		str	r3, [r2, #24]
 426 00b8 7047     		bx	lr
 427              	.LVL26:
 428              	.L15:
 114:src/cv_convert.c **** 		break;
 115:src/cv_convert.c **** 
 116:src/cv_convert.c **** 	/* Channel 7 */
 117:src/cv_convert.c **** 	case 6:
 118:src/cv_convert.c **** 		if(!velocity)
 429              		.loc 1 118 3 is_stmt 1 view .LVU113
 430              		.loc 1 118 5 is_stmt 0 view .LVU114
 431 00ba 32B9     		cbnz	r2, .L28
 119:src/cv_convert.c **** 			TRIG3_OFF;
 432              		.loc 1 119 4 is_stmt 1 view .LVU115
 433 00bc 4FF09042 		mov	r2, #1207959552
 434              	.LVL27:
 435              		.loc 1 119 4 is_stmt 0 view .LVU116
 436 00c0 9369     		ldr	r3, [r2, #24]
 437 00c2 43F48023 		orr	r3, r3, #262144
 438 00c6 9361     		str	r3, [r2, #24]
 439 00c8 7047     		bx	lr
 440              	.LVL28:
 441              	.L28:
 120:src/cv_convert.c **** 		else
 121:src/cv_convert.c **** 			TRIG3_ON;
 442              		.loc 1 121 4 is_stmt 1 view .LVU117
 443 00ca 4FF09042 		mov	r2, #1207959552
 444              	.LVL29:
 445              		.loc 1 121 4 is_stmt 0 view .LVU118
 446 00ce 9369     		ldr	r3, [r2, #24]
 447 00d0 43F00403 		orr	r3, r3, #4
 448 00d4 9361     		str	r3, [r2, #24]
 449 00d6 7047     		bx	lr
 450              	.LVL30:
 451              	.L14:
 122:src/cv_convert.c **** 		break;
 123:src/cv_convert.c **** 
 124:src/cv_convert.c **** 	/* Channel 8 */
 125:src/cv_convert.c **** 	case 7:
 126:src/cv_convert.c **** 		if(!velocity)
 452              		.loc 1 126 3 is_stmt 1 view .LVU119
 453              		.loc 1 126 5 is_stmt 0 view .LVU120
 454 00d8 32B9     		cbnz	r2, .L29
 127:src/cv_convert.c **** 			TRIG4_OFF;
 455              		.loc 1 127 4 is_stmt 1 view .LVU121
 456 00da 4FF09042 		mov	r2, #1207959552
 457              	.LVL31:
 458              		.loc 1 127 4 is_stmt 0 view .LVU122
 459 00de 9369     		ldr	r3, [r2, #24]
 460 00e0 43F40023 		orr	r3, r3, #524288
 461 00e4 9361     		str	r3, [r2, #24]
 462 00e6 7047     		bx	lr
 463              	.LVL32:
 464              	.L29:
 128:src/cv_convert.c **** 		else
 129:src/cv_convert.c **** 			TRIG4_ON;
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 41


 465              		.loc 1 129 4 is_stmt 1 view .LVU123
 466 00e8 4FF09042 		mov	r2, #1207959552
 467              	.LVL33:
 468              		.loc 1 129 4 is_stmt 0 view .LVU124
 469 00ec 9369     		ldr	r3, [r2, #24]
 470 00ee 43F00803 		orr	r3, r3, #8
 471 00f2 9361     		str	r3, [r2, #24]
 472 00f4 7047     		bx	lr
 473              	.LVL34:
 474              	.L13:
 130:src/cv_convert.c **** 		break;
 131:src/cv_convert.c **** 
 132:src/cv_convert.c **** 	/* Channel 9 */
 133:src/cv_convert.c **** 	case 8:
 134:src/cv_convert.c **** 		if(!velocity)
 475              		.loc 1 134 3 is_stmt 1 view .LVU125
 476              		.loc 1 134 5 is_stmt 0 view .LVU126
 477 00f6 32B9     		cbnz	r2, .L30
 135:src/cv_convert.c **** 			TRIG5_OFF;
 478              		.loc 1 135 4 is_stmt 1 view .LVU127
 479 00f8 4FF09042 		mov	r2, #1207959552
 480              	.LVL35:
 481              		.loc 1 135 4 is_stmt 0 view .LVU128
 482 00fc 9369     		ldr	r3, [r2, #24]
 483 00fe 43F48013 		orr	r3, r3, #1048576
 484 0102 9361     		str	r3, [r2, #24]
 485 0104 7047     		bx	lr
 486              	.LVL36:
 487              	.L30:
 136:src/cv_convert.c **** 		else
 137:src/cv_convert.c **** 			TRIG5_ON;
 488              		.loc 1 137 4 is_stmt 1 view .LVU129
 489 0106 4FF09042 		mov	r2, #1207959552
 490              	.LVL37:
 491              		.loc 1 137 4 is_stmt 0 view .LVU130
 492 010a 9369     		ldr	r3, [r2, #24]
 493 010c 43F01003 		orr	r3, r3, #16
 494 0110 9361     		str	r3, [r2, #24]
 495 0112 7047     		bx	lr
 496              	.LVL38:
 497              	.L12:
 138:src/cv_convert.c **** 		break;
 139:src/cv_convert.c **** 
 140:src/cv_convert.c **** 	/* Channel 10 */
 141:src/cv_convert.c **** 	case 9:
 142:src/cv_convert.c **** 		if(!velocity)
 498              		.loc 1 142 3 is_stmt 1 view .LVU131
 499              		.loc 1 142 5 is_stmt 0 view .LVU132
 500 0114 32B9     		cbnz	r2, .L31
 143:src/cv_convert.c **** 			TRIG6_OFF;
 501              		.loc 1 143 4 is_stmt 1 view .LVU133
 502 0116 4FF09042 		mov	r2, #1207959552
 503              	.LVL39:
 504              		.loc 1 143 4 is_stmt 0 view .LVU134
 505 011a 9369     		ldr	r3, [r2, #24]
 506 011c 43F40013 		orr	r3, r3, #2097152
 507 0120 9361     		str	r3, [r2, #24]
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 42


 508 0122 7047     		bx	lr
 509              	.LVL40:
 510              	.L31:
 144:src/cv_convert.c **** 		else
 145:src/cv_convert.c **** 			TRIG6_ON;
 511              		.loc 1 145 4 is_stmt 1 view .LVU135
 512 0124 4FF09042 		mov	r2, #1207959552
 513              	.LVL41:
 514              		.loc 1 145 4 is_stmt 0 view .LVU136
 515 0128 9369     		ldr	r3, [r2, #24]
 516 012a 43F02003 		orr	r3, r3, #32
 517 012e 9361     		str	r3, [r2, #24]
 518 0130 7047     		bx	lr
 519              	.LVL42:
 520              	.L11:
 146:src/cv_convert.c **** 		break;
 147:src/cv_convert.c **** 
 148:src/cv_convert.c **** 	/* Channel 11 */
 149:src/cv_convert.c **** 	case 10:
 150:src/cv_convert.c **** 		if(!velocity)
 521              		.loc 1 150 3 is_stmt 1 view .LVU137
 522              		.loc 1 150 5 is_stmt 0 view .LVU138
 523 0132 32B9     		cbnz	r2, .L32
 151:src/cv_convert.c **** 			TRIG7_OFF;
 524              		.loc 1 151 4 is_stmt 1 view .LVU139
 525 0134 4FF09042 		mov	r2, #1207959552
 526              	.LVL43:
 527              		.loc 1 151 4 is_stmt 0 view .LVU140
 528 0138 9369     		ldr	r3, [r2, #24]
 529 013a 43F48003 		orr	r3, r3, #4194304
 530 013e 9361     		str	r3, [r2, #24]
 531 0140 7047     		bx	lr
 532              	.LVL44:
 533              	.L32:
 152:src/cv_convert.c **** 		else
 153:src/cv_convert.c **** 			TRIG7_ON;
 534              		.loc 1 153 4 is_stmt 1 view .LVU141
 535 0142 4FF09042 		mov	r2, #1207959552
 536              	.LVL45:
 537              		.loc 1 153 4 is_stmt 0 view .LVU142
 538 0146 9369     		ldr	r3, [r2, #24]
 539 0148 43F04003 		orr	r3, r3, #64
 540 014c 9361     		str	r3, [r2, #24]
 541 014e 7047     		bx	lr
 542              	.LVL46:
 543              	.L9:
 154:src/cv_convert.c **** 		break;
 155:src/cv_convert.c **** 
 156:src/cv_convert.c **** 	/* Channel 12 */
 157:src/cv_convert.c **** 	case 11:
 158:src/cv_convert.c **** 		if(!velocity)
 544              		.loc 1 158 3 is_stmt 1 view .LVU143
 545              		.loc 1 158 5 is_stmt 0 view .LVU144
 546 0150 32B9     		cbnz	r2, .L33
 159:src/cv_convert.c **** 			TRIG8_OFF;
 547              		.loc 1 159 4 is_stmt 1 view .LVU145
 548 0152 4FF09042 		mov	r2, #1207959552
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 43


 549              	.LVL47:
 550              		.loc 1 159 4 is_stmt 0 view .LVU146
 551 0156 9369     		ldr	r3, [r2, #24]
 552 0158 43F40003 		orr	r3, r3, #8388608
 553 015c 9361     		str	r3, [r2, #24]
 554 015e 7047     		bx	lr
 555              	.LVL48:
 556              	.L33:
 160:src/cv_convert.c **** 		else
 161:src/cv_convert.c **** 			TRIG8_ON;
 557              		.loc 1 161 4 is_stmt 1 view .LVU147
 558 0160 4FF09042 		mov	r2, #1207959552
 559              	.LVL49:
 560              		.loc 1 161 4 is_stmt 0 view .LVU148
 561 0164 9369     		ldr	r3, [r2, #24]
 562 0166 43F08003 		orr	r3, r3, #128
 563 016a 9361     		str	r3, [r2, #24]
 564              	.L7:
 162:src/cv_convert.c **** 		break;
 163:src/cv_convert.c **** 
 164:src/cv_convert.c **** //	/* Channel 13 */
 165:src/cv_convert.c **** //	case 12:
 166:src/cv_convert.c **** //		if(!velocity)
 167:src/cv_convert.c **** //			TRIG1_OFF;
 168:src/cv_convert.c **** //		else
 169:src/cv_convert.c **** //			TRIG1_ON;
 170:src/cv_convert.c **** //		break;
 171:src/cv_convert.c **** //
 172:src/cv_convert.c **** //	/* Channel 14 */
 173:src/cv_convert.c **** //	case 13:
 174:src/cv_convert.c **** //		if(!velocity)
 175:src/cv_convert.c **** //			TRIG1_OFF;
 176:src/cv_convert.c **** //		else
 177:src/cv_convert.c **** //			TRIG1_ON;
 178:src/cv_convert.c **** //		break;
 179:src/cv_convert.c **** //
 180:src/cv_convert.c **** //	/* Channel 15 */
 181:src/cv_convert.c **** //	case 14:
 182:src/cv_convert.c **** //		if(!velocity)
 183:src/cv_convert.c **** //			TRIG1_OFF;
 184:src/cv_convert.c **** //		else
 185:src/cv_convert.c **** //			TRIG1_ON;
 186:src/cv_convert.c **** //		break;
 187:src/cv_convert.c **** //
 188:src/cv_convert.c **** //	/* Channel 16 */
 189:src/cv_convert.c **** //	case 15:
 190:src/cv_convert.c **** //		if(!velocity)
 191:src/cv_convert.c **** //			TRIG1_OFF;
 192:src/cv_convert.c **** //		else
 193:src/cv_convert.c **** //			TRIG1_ON;
 194:src/cv_convert.c **** //		break;
 195:src/cv_convert.c **** 	}
 196:src/cv_convert.c **** }
 565              		.loc 1 196 1 view .LVU149
 566 016c 7047     		bx	lr
 567              	.L35:
 568 016e 00BF     		.align	2
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 44


 569              	.L34:
 570 0170 00040048 		.word	1207960576
 571              		.cfi_endproc
 572              	.LFE132:
 574              		.section	.text.NoteOff_MIDIHandler,"ax",%progbits
 575              		.align	1
 576              		.global	NoteOff_MIDIHandler
 577              		.syntax unified
 578              		.thumb
 579              		.thumb_func
 580              		.fpu fpv4-sp-d16
 582              	NoteOff_MIDIHandler:
 583              	.LVL50:
 584              	.LFB133:
 197:src/cv_convert.c **** 
 198:src/cv_convert.c **** void NoteOff_MIDIHandler(uint8_t channel, uint8_t note, uint8_t velocity){
 585              		.loc 1 198 74 is_stmt 1 view -0
 586              		.cfi_startproc
 587              		@ args = 0, pretend = 0, frame = 0
 588              		@ frame_needed = 0, uses_anonymous_args = 0
 589              		@ link register save eliminated.
 199:src/cv_convert.c **** 	switch(channel){
 590              		.loc 1 199 2 view .LVU151
 591 0000 0B28     		cmp	r0, #11
 592 0002 56D8     		bhi	.L36
 593 0004 DFE800F0 		tbb	[pc, r0]
 594              	.L39:
 595 0008 06       		.byte	(.L50-.L39)/2
 596 0009 0C       		.byte	(.L49-.L39)/2
 597 000a 12       		.byte	(.L48-.L39)/2
 598 000b 18       		.byte	(.L47-.L39)/2
 599 000c 1E       		.byte	(.L46-.L39)/2
 600 000d 25       		.byte	(.L45-.L39)/2
 601 000e 2C       		.byte	(.L44-.L39)/2
 602 000f 33       		.byte	(.L43-.L39)/2
 603 0010 3A       		.byte	(.L42-.L39)/2
 604 0011 41       		.byte	(.L41-.L39)/2
 605 0012 48       		.byte	(.L40-.L39)/2
 606 0013 4F       		.byte	(.L38-.L39)/2
 607              		.p2align 1
 608              	.L50:
 200:src/cv_convert.c **** 	/* Channel 1 */
 201:src/cv_convert.c **** 	case 0:
 202:src/cv_convert.c **** 		GATE1_OFF;
 609              		.loc 1 202 3 view .LVU152
 610 0014 274A     		ldr	r2, .L51
 611              	.LVL51:
 612              		.loc 1 202 3 is_stmt 0 view .LVU153
 613 0016 9369     		ldr	r3, [r2, #24]
 614 0018 43F48013 		orr	r3, r3, #1048576
 615 001c 9361     		str	r3, [r2, #24]
 203:src/cv_convert.c **** 		break;
 616              		.loc 1 203 3 is_stmt 1 view .LVU154
 617 001e 7047     		bx	lr
 618              	.LVL52:
 619              	.L49:
 204:src/cv_convert.c **** 
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 45


 205:src/cv_convert.c **** 	/* Channel 2 */
 206:src/cv_convert.c **** 	case 1:
 207:src/cv_convert.c **** 		GATE2_OFF;
 620              		.loc 1 207 3 view .LVU155
 621 0020 244A     		ldr	r2, .L51
 622              	.LVL53:
 623              		.loc 1 207 3 is_stmt 0 view .LVU156
 624 0022 9369     		ldr	r3, [r2, #24]
 625 0024 43F40013 		orr	r3, r3, #2097152
 626 0028 9361     		str	r3, [r2, #24]
 208:src/cv_convert.c **** 		break;
 627              		.loc 1 208 3 is_stmt 1 view .LVU157
 628 002a 7047     		bx	lr
 629              	.LVL54:
 630              	.L48:
 209:src/cv_convert.c **** 
 210:src/cv_convert.c **** 	/* Channel 3 */
 211:src/cv_convert.c **** 	case 2:
 212:src/cv_convert.c **** 		GATE3_OFF;
 631              		.loc 1 212 3 view .LVU158
 632 002c 214A     		ldr	r2, .L51
 633              	.LVL55:
 634              		.loc 1 212 3 is_stmt 0 view .LVU159
 635 002e 9369     		ldr	r3, [r2, #24]
 636 0030 43F48003 		orr	r3, r3, #4194304
 637 0034 9361     		str	r3, [r2, #24]
 213:src/cv_convert.c **** 		break;
 638              		.loc 1 213 3 is_stmt 1 view .LVU160
 639 0036 7047     		bx	lr
 640              	.LVL56:
 641              	.L47:
 214:src/cv_convert.c **** 
 215:src/cv_convert.c **** 	/* Channel 4 */
 216:src/cv_convert.c **** 	case 3:
 217:src/cv_convert.c **** 		GATE4_OFF;
 642              		.loc 1 217 3 view .LVU161
 643 0038 1E4A     		ldr	r2, .L51
 644              	.LVL57:
 645              		.loc 1 217 3 is_stmt 0 view .LVU162
 646 003a 9369     		ldr	r3, [r2, #24]
 647 003c 43F40003 		orr	r3, r3, #8388608
 648 0040 9361     		str	r3, [r2, #24]
 218:src/cv_convert.c **** 		break;
 649              		.loc 1 218 3 is_stmt 1 view .LVU163
 650 0042 7047     		bx	lr
 651              	.LVL58:
 652              	.L46:
 219:src/cv_convert.c **** 
 220:src/cv_convert.c **** 	/* Channel 5 */
 221:src/cv_convert.c **** 	case 4:
 222:src/cv_convert.c **** 		TRIG1_OFF;
 653              		.loc 1 222 3 view .LVU164
 654 0044 4FF09042 		mov	r2, #1207959552
 655              	.LVL59:
 656              		.loc 1 222 3 is_stmt 0 view .LVU165
 657 0048 9369     		ldr	r3, [r2, #24]
 658 004a 43F48033 		orr	r3, r3, #65536
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 46


 659 004e 9361     		str	r3, [r2, #24]
 223:src/cv_convert.c **** 		break;
 660              		.loc 1 223 3 is_stmt 1 view .LVU166
 661 0050 7047     		bx	lr
 662              	.LVL60:
 663              	.L45:
 224:src/cv_convert.c **** 
 225:src/cv_convert.c **** 	/* Channel 6 */
 226:src/cv_convert.c **** 	case 5:
 227:src/cv_convert.c **** 		TRIG2_OFF;
 664              		.loc 1 227 3 view .LVU167
 665 0052 4FF09042 		mov	r2, #1207959552
 666              	.LVL61:
 667              		.loc 1 227 3 is_stmt 0 view .LVU168
 668 0056 9369     		ldr	r3, [r2, #24]
 669 0058 43F40033 		orr	r3, r3, #131072
 670 005c 9361     		str	r3, [r2, #24]
 228:src/cv_convert.c **** 		break;
 671              		.loc 1 228 3 is_stmt 1 view .LVU169
 672 005e 7047     		bx	lr
 673              	.LVL62:
 674              	.L44:
 229:src/cv_convert.c **** 
 230:src/cv_convert.c **** 	/* Channel 7 */
 231:src/cv_convert.c **** 	case 6:
 232:src/cv_convert.c **** 		TRIG3_OFF;
 675              		.loc 1 232 3 view .LVU170
 676 0060 4FF09042 		mov	r2, #1207959552
 677              	.LVL63:
 678              		.loc 1 232 3 is_stmt 0 view .LVU171
 679 0064 9369     		ldr	r3, [r2, #24]
 680 0066 43F48023 		orr	r3, r3, #262144
 681 006a 9361     		str	r3, [r2, #24]
 233:src/cv_convert.c **** 		break;
 682              		.loc 1 233 3 is_stmt 1 view .LVU172
 683 006c 7047     		bx	lr
 684              	.LVL64:
 685              	.L43:
 234:src/cv_convert.c **** 
 235:src/cv_convert.c **** 	/* Channel 8 */
 236:src/cv_convert.c **** 	case 7:
 237:src/cv_convert.c **** 		TRIG4_OFF;
 686              		.loc 1 237 3 view .LVU173
 687 006e 4FF09042 		mov	r2, #1207959552
 688              	.LVL65:
 689              		.loc 1 237 3 is_stmt 0 view .LVU174
 690 0072 9369     		ldr	r3, [r2, #24]
 691 0074 43F40023 		orr	r3, r3, #524288
 692 0078 9361     		str	r3, [r2, #24]
 238:src/cv_convert.c **** 		break;
 693              		.loc 1 238 3 is_stmt 1 view .LVU175
 694 007a 7047     		bx	lr
 695              	.LVL66:
 696              	.L42:
 239:src/cv_convert.c **** 
 240:src/cv_convert.c **** 	/* Channel 9 */
 241:src/cv_convert.c **** 	case 8:
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 47


 242:src/cv_convert.c **** 		TRIG5_OFF;
 697              		.loc 1 242 3 view .LVU176
 698 007c 4FF09042 		mov	r2, #1207959552
 699              	.LVL67:
 700              		.loc 1 242 3 is_stmt 0 view .LVU177
 701 0080 9369     		ldr	r3, [r2, #24]
 702 0082 43F48013 		orr	r3, r3, #1048576
 703 0086 9361     		str	r3, [r2, #24]
 243:src/cv_convert.c **** 		break;
 704              		.loc 1 243 3 is_stmt 1 view .LVU178
 705 0088 7047     		bx	lr
 706              	.LVL68:
 707              	.L41:
 244:src/cv_convert.c **** 
 245:src/cv_convert.c **** 	/* Channel 10 */
 246:src/cv_convert.c **** 	case 9:
 247:src/cv_convert.c **** 		TRIG6_OFF;
 708              		.loc 1 247 3 view .LVU179
 709 008a 4FF09042 		mov	r2, #1207959552
 710              	.LVL69:
 711              		.loc 1 247 3 is_stmt 0 view .LVU180
 712 008e 9369     		ldr	r3, [r2, #24]
 713 0090 43F40013 		orr	r3, r3, #2097152
 714 0094 9361     		str	r3, [r2, #24]
 248:src/cv_convert.c **** 		break;
 715              		.loc 1 248 3 is_stmt 1 view .LVU181
 716 0096 7047     		bx	lr
 717              	.LVL70:
 718              	.L40:
 249:src/cv_convert.c **** 
 250:src/cv_convert.c **** 	/* Channel 11 */
 251:src/cv_convert.c **** 	case 10:
 252:src/cv_convert.c **** 		TRIG7_OFF;
 719              		.loc 1 252 3 view .LVU182
 720 0098 4FF09042 		mov	r2, #1207959552
 721              	.LVL71:
 722              		.loc 1 252 3 is_stmt 0 view .LVU183
 723 009c 9369     		ldr	r3, [r2, #24]
 724 009e 43F48003 		orr	r3, r3, #4194304
 725 00a2 9361     		str	r3, [r2, #24]
 253:src/cv_convert.c **** 		break;
 726              		.loc 1 253 3 is_stmt 1 view .LVU184
 727 00a4 7047     		bx	lr
 728              	.LVL72:
 729              	.L38:
 254:src/cv_convert.c **** 
 255:src/cv_convert.c **** 	/* Channel 12 */
 256:src/cv_convert.c **** 	case 11:
 257:src/cv_convert.c **** 		TRIG8_OFF;
 730              		.loc 1 257 3 view .LVU185
 731 00a6 4FF09042 		mov	r2, #1207959552
 732              	.LVL73:
 733              		.loc 1 257 3 is_stmt 0 view .LVU186
 734 00aa 9369     		ldr	r3, [r2, #24]
 735 00ac 43F40003 		orr	r3, r3, #8388608
 736 00b0 9361     		str	r3, [r2, #24]
 258:src/cv_convert.c **** 		break;
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 48


 737              		.loc 1 258 3 is_stmt 1 view .LVU187
 738              	.L36:
 259:src/cv_convert.c **** 
 260:src/cv_convert.c **** //	/* Channel 13 */
 261:src/cv_convert.c **** //	case 12:
 262:src/cv_convert.c **** //		TRIG1_OFF;
 263:src/cv_convert.c **** //		break;
 264:src/cv_convert.c **** //
 265:src/cv_convert.c **** //	/* Channel 14 */
 266:src/cv_convert.c **** //	case 13:
 267:src/cv_convert.c **** //		TRIG1_OFF;
 268:src/cv_convert.c **** //		break;
 269:src/cv_convert.c **** //
 270:src/cv_convert.c **** //	/* Channel 15 */
 271:src/cv_convert.c **** //	case 14:
 272:src/cv_convert.c **** //		TRIG1_OFF;
 273:src/cv_convert.c **** //		break;
 274:src/cv_convert.c **** //
 275:src/cv_convert.c **** //	/* Channel 16 */
 276:src/cv_convert.c **** //	case 15:
 277:src/cv_convert.c **** //		TRIG1_OFF;
 278:src/cv_convert.c **** //		break;
 279:src/cv_convert.c **** 	}
 280:src/cv_convert.c **** 
 281:src/cv_convert.c **** }
 739              		.loc 1 281 1 is_stmt 0 view .LVU188
 740 00b2 7047     		bx	lr
 741              	.L52:
 742              		.align	2
 743              	.L51:
 744 00b4 00040048 		.word	1207960576
 745              		.cfi_endproc
 746              	.LFE133:
 748              		.section	.text.PolyPressure_MIDIHandler,"ax",%progbits
 749              		.align	1
 750              		.global	PolyPressure_MIDIHandler
 751              		.syntax unified
 752              		.thumb
 753              		.thumb_func
 754              		.fpu fpv4-sp-d16
 756              	PolyPressure_MIDIHandler:
 757              	.LVL74:
 758              	.LFB134:
 282:src/cv_convert.c **** 
 283:src/cv_convert.c **** void PolyPressure_MIDIHandler(uint8_t channel, uint8_t note, uint8_t pressure){
 759              		.loc 1 283 79 is_stmt 1 view -0
 760              		.cfi_startproc
 761              		@ args = 0, pretend = 0, frame = 0
 762              		@ frame_needed = 0, uses_anonymous_args = 0
 763              		@ link register save eliminated.
 284:src/cv_convert.c **** 
 285:src/cv_convert.c **** }
 764              		.loc 1 285 1 view .LVU190
 765 0000 7047     		bx	lr
 766              		.cfi_endproc
 767              	.LFE134:
 769              		.section	.text.ControlChange_MIDIHandler,"ax",%progbits
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 49


 770              		.align	1
 771              		.global	ControlChange_MIDIHandler
 772              		.syntax unified
 773              		.thumb
 774              		.thumb_func
 775              		.fpu fpv4-sp-d16
 777              	ControlChange_MIDIHandler:
 778              	.LVL75:
 779              	.LFB135:
 286:src/cv_convert.c **** 
 287:src/cv_convert.c **** void ControlChange_MIDIHandler(uint8_t channel, uint8_t control, uint8_t value){
 780              		.loc 1 287 80 view -0
 781              		.cfi_startproc
 782              		@ args = 0, pretend = 0, frame = 0
 783              		@ frame_needed = 0, uses_anonymous_args = 0
 784              		@ link register save eliminated.
 288:src/cv_convert.c **** 	switch(channel){
 785              		.loc 1 288 2 view .LVU192
 786 0000 0138     		subs	r0, r0, #1
 787              	.LVL76:
 788              		.loc 1 288 2 is_stmt 0 view .LVU193
 789 0002 0A28     		cmp	r0, #10
 790 0004 50D8     		bhi	.L54
 791 0006 DFE800F0 		tbb	[pc, r0]
 792              	.L57:
 793 000a 06       		.byte	(.L67-.L57)/2
 794 000b 0C       		.byte	(.L66-.L57)/2
 795 000c 12       		.byte	(.L65-.L57)/2
 796 000d 18       		.byte	(.L64-.L57)/2
 797 000e 1F       		.byte	(.L63-.L57)/2
 798 000f 26       		.byte	(.L62-.L57)/2
 799 0010 2D       		.byte	(.L61-.L57)/2
 800 0011 34       		.byte	(.L60-.L57)/2
 801 0012 3B       		.byte	(.L59-.L57)/2
 802 0013 42       		.byte	(.L58-.L57)/2
 803 0014 49       		.byte	(.L56-.L57)/2
 804 0015 00       		.p2align 1
 805              	.L67:
 289:src/cv_convert.c **** 	/* Channel 1 */
 290:src/cv_convert.c **** 	case 0:
 291:src/cv_convert.c **** //		i2cData[0] = ;
 292:src/cv_convert.c **** 		break;
 293:src/cv_convert.c **** 
 294:src/cv_convert.c **** 	/* Channel 2 */
 295:src/cv_convert.c **** 	case 1:
 296:src/cv_convert.c **** 		GATE2_OFF;
 806              		.loc 1 296 3 is_stmt 1 view .LVU194
 807 0016 254A     		ldr	r2, .L68
 808              	.LVL77:
 809              		.loc 1 296 3 is_stmt 0 view .LVU195
 810 0018 9369     		ldr	r3, [r2, #24]
 811 001a 43F40013 		orr	r3, r3, #2097152
 812 001e 9361     		str	r3, [r2, #24]
 297:src/cv_convert.c **** 		break;
 813              		.loc 1 297 3 is_stmt 1 view .LVU196
 814 0020 7047     		bx	lr
 815              	.LVL78:
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 50


 816              	.L66:
 298:src/cv_convert.c **** 
 299:src/cv_convert.c **** 	/* Channel 3 */
 300:src/cv_convert.c **** 	case 2:
 301:src/cv_convert.c **** 		GATE3_OFF;
 817              		.loc 1 301 3 view .LVU197
 818 0022 224A     		ldr	r2, .L68
 819              	.LVL79:
 820              		.loc 1 301 3 is_stmt 0 view .LVU198
 821 0024 9369     		ldr	r3, [r2, #24]
 822 0026 43F48003 		orr	r3, r3, #4194304
 823 002a 9361     		str	r3, [r2, #24]
 302:src/cv_convert.c **** 		break;
 824              		.loc 1 302 3 is_stmt 1 view .LVU199
 825 002c 7047     		bx	lr
 826              	.LVL80:
 827              	.L65:
 303:src/cv_convert.c **** 
 304:src/cv_convert.c **** 	/* Channel 4 */
 305:src/cv_convert.c **** 	case 3:
 306:src/cv_convert.c **** 		GATE4_OFF;
 828              		.loc 1 306 3 view .LVU200
 829 002e 1F4A     		ldr	r2, .L68
 830              	.LVL81:
 831              		.loc 1 306 3 is_stmt 0 view .LVU201
 832 0030 9369     		ldr	r3, [r2, #24]
 833 0032 43F40003 		orr	r3, r3, #8388608
 834 0036 9361     		str	r3, [r2, #24]
 307:src/cv_convert.c **** 		break;
 835              		.loc 1 307 3 is_stmt 1 view .LVU202
 836 0038 7047     		bx	lr
 837              	.LVL82:
 838              	.L64:
 308:src/cv_convert.c **** 
 309:src/cv_convert.c **** 	/* Channel 5 */
 310:src/cv_convert.c **** 	case 4:
 311:src/cv_convert.c **** 		TRIG1_OFF;
 839              		.loc 1 311 3 view .LVU203
 840 003a 4FF09042 		mov	r2, #1207959552
 841              	.LVL83:
 842              		.loc 1 311 3 is_stmt 0 view .LVU204
 843 003e 9369     		ldr	r3, [r2, #24]
 844 0040 43F48033 		orr	r3, r3, #65536
 845 0044 9361     		str	r3, [r2, #24]
 312:src/cv_convert.c **** 		break;
 846              		.loc 1 312 3 is_stmt 1 view .LVU205
 847 0046 7047     		bx	lr
 848              	.LVL84:
 849              	.L63:
 313:src/cv_convert.c **** 
 314:src/cv_convert.c **** 	/* Channel 6 */
 315:src/cv_convert.c **** 	case 5:
 316:src/cv_convert.c **** 		TRIG2_OFF;
 850              		.loc 1 316 3 view .LVU206
 851 0048 4FF09042 		mov	r2, #1207959552
 852              	.LVL85:
 853              		.loc 1 316 3 is_stmt 0 view .LVU207
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 51


 854 004c 9369     		ldr	r3, [r2, #24]
 855 004e 43F40033 		orr	r3, r3, #131072
 856 0052 9361     		str	r3, [r2, #24]
 317:src/cv_convert.c **** 		break;
 857              		.loc 1 317 3 is_stmt 1 view .LVU208
 858 0054 7047     		bx	lr
 859              	.LVL86:
 860              	.L62:
 318:src/cv_convert.c **** 
 319:src/cv_convert.c **** 	/* Channel 7 */
 320:src/cv_convert.c **** 	case 6:
 321:src/cv_convert.c **** 		TRIG3_OFF;
 861              		.loc 1 321 3 view .LVU209
 862 0056 4FF09042 		mov	r2, #1207959552
 863              	.LVL87:
 864              		.loc 1 321 3 is_stmt 0 view .LVU210
 865 005a 9369     		ldr	r3, [r2, #24]
 866 005c 43F48023 		orr	r3, r3, #262144
 867 0060 9361     		str	r3, [r2, #24]
 322:src/cv_convert.c **** 		break;
 868              		.loc 1 322 3 is_stmt 1 view .LVU211
 869 0062 7047     		bx	lr
 870              	.LVL88:
 871              	.L61:
 323:src/cv_convert.c **** 
 324:src/cv_convert.c **** 	/* Channel 8 */
 325:src/cv_convert.c **** 	case 7:
 326:src/cv_convert.c **** 		TRIG4_OFF;
 872              		.loc 1 326 3 view .LVU212
 873 0064 4FF09042 		mov	r2, #1207959552
 874              	.LVL89:
 875              		.loc 1 326 3 is_stmt 0 view .LVU213
 876 0068 9369     		ldr	r3, [r2, #24]
 877 006a 43F40023 		orr	r3, r3, #524288
 878 006e 9361     		str	r3, [r2, #24]
 327:src/cv_convert.c **** 		break;
 879              		.loc 1 327 3 is_stmt 1 view .LVU214
 880 0070 7047     		bx	lr
 881              	.LVL90:
 882              	.L60:
 328:src/cv_convert.c **** 
 329:src/cv_convert.c **** 	/* Channel 9 */
 330:src/cv_convert.c **** 	case 8:
 331:src/cv_convert.c **** 		TRIG5_OFF;
 883              		.loc 1 331 3 view .LVU215
 884 0072 4FF09042 		mov	r2, #1207959552
 885              	.LVL91:
 886              		.loc 1 331 3 is_stmt 0 view .LVU216
 887 0076 9369     		ldr	r3, [r2, #24]
 888 0078 43F48013 		orr	r3, r3, #1048576
 889 007c 9361     		str	r3, [r2, #24]
 332:src/cv_convert.c **** 		break;
 890              		.loc 1 332 3 is_stmt 1 view .LVU217
 891 007e 7047     		bx	lr
 892              	.LVL92:
 893              	.L59:
 333:src/cv_convert.c **** 
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 52


 334:src/cv_convert.c **** 	/* Channel 10 */
 335:src/cv_convert.c **** 	case 9:
 336:src/cv_convert.c **** 		TRIG6_OFF;
 894              		.loc 1 336 3 view .LVU218
 895 0080 4FF09042 		mov	r2, #1207959552
 896              	.LVL93:
 897              		.loc 1 336 3 is_stmt 0 view .LVU219
 898 0084 9369     		ldr	r3, [r2, #24]
 899 0086 43F40013 		orr	r3, r3, #2097152
 900 008a 9361     		str	r3, [r2, #24]
 337:src/cv_convert.c **** 		break;
 901              		.loc 1 337 3 is_stmt 1 view .LVU220
 902 008c 7047     		bx	lr
 903              	.LVL94:
 904              	.L58:
 338:src/cv_convert.c **** 
 339:src/cv_convert.c **** 	/* Channel 11 */
 340:src/cv_convert.c **** 	case 10:
 341:src/cv_convert.c **** 		TRIG7_OFF;
 905              		.loc 1 341 3 view .LVU221
 906 008e 4FF09042 		mov	r2, #1207959552
 907              	.LVL95:
 908              		.loc 1 341 3 is_stmt 0 view .LVU222
 909 0092 9369     		ldr	r3, [r2, #24]
 910 0094 43F48003 		orr	r3, r3, #4194304
 911 0098 9361     		str	r3, [r2, #24]
 342:src/cv_convert.c **** 		break;
 912              		.loc 1 342 3 is_stmt 1 view .LVU223
 913 009a 7047     		bx	lr
 914              	.LVL96:
 915              	.L56:
 343:src/cv_convert.c **** 
 344:src/cv_convert.c **** 	/* Channel 12 */
 345:src/cv_convert.c **** 	case 11:
 346:src/cv_convert.c **** 		TRIG8_OFF;
 916              		.loc 1 346 3 view .LVU224
 917 009c 4FF09042 		mov	r2, #1207959552
 918              	.LVL97:
 919              		.loc 1 346 3 is_stmt 0 view .LVU225
 920 00a0 9369     		ldr	r3, [r2, #24]
 921 00a2 43F40003 		orr	r3, r3, #8388608
 922 00a6 9361     		str	r3, [r2, #24]
 347:src/cv_convert.c **** 		break;
 923              		.loc 1 347 3 is_stmt 1 view .LVU226
 924              	.L54:
 348:src/cv_convert.c **** 
 349:src/cv_convert.c **** //	/* Channel 13 */
 350:src/cv_convert.c **** //	case 12:
 351:src/cv_convert.c **** //		TRIG1_OFF;
 352:src/cv_convert.c **** //		break;
 353:src/cv_convert.c **** //
 354:src/cv_convert.c **** //	/* Channel 14 */
 355:src/cv_convert.c **** //	case 13:
 356:src/cv_convert.c **** //		TRIG1_OFF;
 357:src/cv_convert.c **** //		break;
 358:src/cv_convert.c **** //
 359:src/cv_convert.c **** //	/* Channel 15 */
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 53


 360:src/cv_convert.c **** //	case 14:
 361:src/cv_convert.c **** //		TRIG1_OFF;
 362:src/cv_convert.c **** //		break;
 363:src/cv_convert.c **** //
 364:src/cv_convert.c **** //	/* Channel 16 */
 365:src/cv_convert.c **** //	case 15:
 366:src/cv_convert.c **** //		TRIG1_OFF;
 367:src/cv_convert.c **** //		break;
 368:src/cv_convert.c **** 	}
 369:src/cv_convert.c **** }
 925              		.loc 1 369 1 is_stmt 0 view .LVU227
 926 00a8 7047     		bx	lr
 927              	.L69:
 928 00aa 00BF     		.align	2
 929              	.L68:
 930 00ac 00040048 		.word	1207960576
 931              		.cfi_endproc
 932              	.LFE135:
 934              		.section	.text.PitchBend_MIDIHandler,"ax",%progbits
 935              		.align	1
 936              		.global	PitchBend_MIDIHandler
 937              		.syntax unified
 938              		.thumb
 939              		.thumb_func
 940              		.fpu fpv4-sp-d16
 942              	PitchBend_MIDIHandler:
 943              	.LVL98:
 944              	.LFB136:
 370:src/cv_convert.c **** 
 371:src/cv_convert.c **** void PitchBend_MIDIHandler(uint8_t channel, uint8_t note, uint8_t velocity){
 945              		.loc 1 371 76 is_stmt 1 view -0
 946              		.cfi_startproc
 947              		@ args = 0, pretend = 0, frame = 0
 948              		@ frame_needed = 0, uses_anonymous_args = 0
 949              		@ link register save eliminated.
 372:src/cv_convert.c **** 
 373:src/cv_convert.c **** }
 950              		.loc 1 373 1 view .LVU229
 951 0000 7047     		bx	lr
 952              		.cfi_endproc
 953              	.LFE136:
 955              		.section	.text.ProgramChange_MIDIHandler,"ax",%progbits
 956              		.align	1
 957              		.global	ProgramChange_MIDIHandler
 958              		.syntax unified
 959              		.thumb
 960              		.thumb_func
 961              		.fpu fpv4-sp-d16
 963              	ProgramChange_MIDIHandler:
 964              	.LVL99:
 965              	.LFB137:
 374:src/cv_convert.c **** 
 375:src/cv_convert.c **** void ProgramChange_MIDIHandler(uint8_t channel, uint8_t programm){
 966              		.loc 1 375 66 view -0
 967              		.cfi_startproc
 968              		@ args = 0, pretend = 0, frame = 0
 969              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 54


 970              		@ link register save eliminated.
 376:src/cv_convert.c **** 
 377:src/cv_convert.c **** }
 971              		.loc 1 377 1 view .LVU231
 972 0000 7047     		bx	lr
 973              		.cfi_endproc
 974              	.LFE137:
 976              		.section	.text.ChannelPressure_MIDIHandler,"ax",%progbits
 977              		.align	1
 978              		.global	ChannelPressure_MIDIHandler
 979              		.syntax unified
 980              		.thumb
 981              		.thumb_func
 982              		.fpu fpv4-sp-d16
 984              	ChannelPressure_MIDIHandler:
 985              	.LVL100:
 986              	.LFB138:
 378:src/cv_convert.c **** 
 379:src/cv_convert.c **** void ChannelPressure_MIDIHandler(uint8_t channel, uint8_t pressure){
 987              		.loc 1 379 68 view -0
 988              		.cfi_startproc
 989              		@ args = 0, pretend = 0, frame = 0
 990              		@ frame_needed = 0, uses_anonymous_args = 0
 991              		@ link register save eliminated.
 380:src/cv_convert.c **** 
 381:src/cv_convert.c **** }
 992              		.loc 1 381 1 view .LVU233
 993 0000 7047     		bx	lr
 994              		.cfi_endproc
 995              	.LFE138:
 997              		.section	.text.Clock_MIDIHandler,"ax",%progbits
 998              		.align	1
 999              		.global	Clock_MIDIHandler
 1000              		.syntax unified
 1001              		.thumb
 1002              		.thumb_func
 1003              		.fpu fpv4-sp-d16
 1005              	Clock_MIDIHandler:
 1006              	.LFB139:
 382:src/cv_convert.c **** 
 383:src/cv_convert.c **** volatile _Bool start;
 384:src/cv_convert.c **** /* System Events */
 385:src/cv_convert.c **** void Clock_MIDIHandler(void){
 1007              		.loc 1 385 29 view -0
 1008              		.cfi_startproc
 1009              		@ args = 0, pretend = 0, frame = 0
 1010              		@ frame_needed = 0, uses_anonymous_args = 0
 1011              		@ link register save eliminated.
 386:src/cv_convert.c **** 	volatile static _Bool state=0;
 1012              		.loc 1 386 2 view .LVU235
 387:src/cv_convert.c **** 	static int8_t count=0;
 1013              		.loc 1 387 2 view .LVU236
 388:src/cv_convert.c **** 	if(start==1){
 1014              		.loc 1 388 2 view .LVU237
 1015              		.loc 1 388 10 is_stmt 0 view .LVU238
 1016 0000 1B4B     		ldr	r3, .L79
 1017 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 55


 1018              		.loc 1 388 4 view .LVU239
 1019 0004 3BB3     		cbz	r3, .L74
 389:src/cv_convert.c **** 		GPIOB->BSRR |= GPIO_BSRR_BS_0;
 1020              		.loc 1 389 3 is_stmt 1 view .LVU240
 1021              		.loc 1 389 15 is_stmt 0 view .LVU241
 1022 0006 1B4A     		ldr	r2, .L79+4
 1023 0008 9369     		ldr	r3, [r2, #24]
 1024 000a 43F00103 		orr	r3, r3, #1
 1025 000e 9361     		str	r3, [r2, #24]
 390:src/cv_convert.c **** 		count++;
 1026              		.loc 1 390 3 is_stmt 1 view .LVU242
 1027              		.loc 1 390 8 is_stmt 0 view .LVU243
 1028 0010 194A     		ldr	r2, .L79+8
 1029 0012 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1030 0014 0133     		adds	r3, r3, #1
 1031 0016 5BB2     		sxtb	r3, r3
 1032 0018 1370     		strb	r3, [r2]
 391:src/cv_convert.c **** 		if(count==12){
 1033              		.loc 1 391 3 is_stmt 1 view .LVU244
 1034              		.loc 1 391 5 is_stmt 0 view .LVU245
 1035 001a 0C2B     		cmp	r3, #12
 1036 001c 00D0     		beq	.L78
 1037              	.L73:
 392:src/cv_convert.c **** 				if(!state){
 393:src/cv_convert.c **** 					GPIOB->BSRR |= GPIO_BSRR_BR_0;
 394:src/cv_convert.c **** 				}
 395:src/cv_convert.c **** 				else if(state){
 396:src/cv_convert.c **** 					GPIOB->BSRR |= GPIO_BSRR_BS_0;
 397:src/cv_convert.c **** 				}
 398:src/cv_convert.c **** 				count=0;
 399:src/cv_convert.c **** 				state ^= 1;
 400:src/cv_convert.c **** 			}
 401:src/cv_convert.c **** 	}
 402:src/cv_convert.c **** 	else if(start==0){
 403:src/cv_convert.c **** 			count=-1;
 404:src/cv_convert.c **** 			GPIOB->BSRR |= GPIO_BSRR_BR_0;
 405:src/cv_convert.c **** 	}
 406:src/cv_convert.c **** 
 407:src/cv_convert.c **** }
 1038              		.loc 1 407 1 view .LVU246
 1039 001e 7047     		bx	lr
 1040              	.L78:
 392:src/cv_convert.c **** 				if(!state){
 1041              		.loc 1 392 5 is_stmt 1 view .LVU247
 392:src/cv_convert.c **** 				if(!state){
 1042              		.loc 1 392 8 is_stmt 0 view .LVU248
 1043 0020 164B     		ldr	r3, .L79+12
 1044 0022 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 392:src/cv_convert.c **** 				if(!state){
 1045              		.loc 1 392 7 view .LVU249
 1046 0024 6BB9     		cbnz	r3, .L76
 393:src/cv_convert.c **** 				}
 1047              		.loc 1 393 6 is_stmt 1 view .LVU250
 393:src/cv_convert.c **** 				}
 1048              		.loc 1 393 18 is_stmt 0 view .LVU251
 1049 0026 134A     		ldr	r2, .L79+4
 1050 0028 9369     		ldr	r3, [r2, #24]
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 56


 1051 002a 43F48033 		orr	r3, r3, #65536
 1052 002e 9361     		str	r3, [r2, #24]
 1053              	.L77:
 398:src/cv_convert.c **** 				state ^= 1;
 1054              		.loc 1 398 5 is_stmt 1 view .LVU252
 398:src/cv_convert.c **** 				state ^= 1;
 1055              		.loc 1 398 10 is_stmt 0 view .LVU253
 1056 0030 114B     		ldr	r3, .L79+8
 1057 0032 0022     		movs	r2, #0
 1058 0034 1A70     		strb	r2, [r3]
 399:src/cv_convert.c **** 			}
 1059              		.loc 1 399 5 is_stmt 1 view .LVU254
 399:src/cv_convert.c **** 			}
 1060              		.loc 1 399 11 is_stmt 0 view .LVU255
 1061 0036 114A     		ldr	r2, .L79+12
 1062 0038 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1063 003a 83F00103 		eor	r3, r3, #1
 1064 003e 1370     		strb	r3, [r2]
 1065 0040 7047     		bx	lr
 1066              	.L76:
 395:src/cv_convert.c **** 					GPIOB->BSRR |= GPIO_BSRR_BS_0;
 1067              		.loc 1 395 10 is_stmt 1 view .LVU256
 395:src/cv_convert.c **** 					GPIOB->BSRR |= GPIO_BSRR_BS_0;
 1068              		.loc 1 395 13 is_stmt 0 view .LVU257
 1069 0042 0E4B     		ldr	r3, .L79+12
 1070 0044 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 395:src/cv_convert.c **** 					GPIOB->BSRR |= GPIO_BSRR_BS_0;
 1071              		.loc 1 395 12 view .LVU258
 1072 0046 002B     		cmp	r3, #0
 1073 0048 F2D0     		beq	.L77
 396:src/cv_convert.c **** 				}
 1074              		.loc 1 396 6 is_stmt 1 view .LVU259
 396:src/cv_convert.c **** 				}
 1075              		.loc 1 396 18 is_stmt 0 view .LVU260
 1076 004a 0A4A     		ldr	r2, .L79+4
 1077 004c 9369     		ldr	r3, [r2, #24]
 1078 004e 43F00103 		orr	r3, r3, #1
 1079 0052 9361     		str	r3, [r2, #24]
 1080 0054 ECE7     		b	.L77
 1081              	.L74:
 402:src/cv_convert.c **** 			count=-1;
 1082              		.loc 1 402 7 is_stmt 1 view .LVU261
 402:src/cv_convert.c **** 			count=-1;
 1083              		.loc 1 402 15 is_stmt 0 view .LVU262
 1084 0056 064B     		ldr	r3, .L79
 1085 0058 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 402:src/cv_convert.c **** 			count=-1;
 1086              		.loc 1 402 9 view .LVU263
 1087 005a 002B     		cmp	r3, #0
 1088 005c DFD1     		bne	.L73
 403:src/cv_convert.c **** 			GPIOB->BSRR |= GPIO_BSRR_BR_0;
 1089              		.loc 1 403 4 is_stmt 1 view .LVU264
 403:src/cv_convert.c **** 			GPIOB->BSRR |= GPIO_BSRR_BR_0;
 1090              		.loc 1 403 9 is_stmt 0 view .LVU265
 1091 005e 064B     		ldr	r3, .L79+8
 1092 0060 FF22     		movs	r2, #255
 1093 0062 1A70     		strb	r2, [r3]
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 57


 404:src/cv_convert.c **** 	}
 1094              		.loc 1 404 4 is_stmt 1 view .LVU266
 404:src/cv_convert.c **** 	}
 1095              		.loc 1 404 16 is_stmt 0 view .LVU267
 1096 0064 034A     		ldr	r2, .L79+4
 1097 0066 9369     		ldr	r3, [r2, #24]
 1098 0068 43F48033 		orr	r3, r3, #65536
 1099 006c 9361     		str	r3, [r2, #24]
 1100              		.loc 1 407 1 view .LVU268
 1101 006e D6E7     		b	.L73
 1102              	.L80:
 1103              		.align	2
 1104              	.L79:
 1105 0070 00000000 		.word	start
 1106 0074 00040048 		.word	1207960576
 1107 0078 00000000 		.word	.LANCHOR0
 1108 007c 00000000 		.word	.LANCHOR1
 1109              		.cfi_endproc
 1110              	.LFE139:
 1112              		.section	.text.Start_MIDIHandler,"ax",%progbits
 1113              		.align	1
 1114              		.global	Start_MIDIHandler
 1115              		.syntax unified
 1116              		.thumb
 1117              		.thumb_func
 1118              		.fpu fpv4-sp-d16
 1120              	Start_MIDIHandler:
 1121              	.LFB140:
 408:src/cv_convert.c **** 
 409:src/cv_convert.c **** void Start_MIDIHandler(void){
 1122              		.loc 1 409 29 is_stmt 1 view -0
 1123              		.cfi_startproc
 1124              		@ args = 0, pretend = 0, frame = 0
 1125              		@ frame_needed = 0, uses_anonymous_args = 0
 1126              		@ link register save eliminated.
 410:src/cv_convert.c **** 	GPIOB->BSRR |= GPIO_BSRR_BS_1;		// set PB1 to high (start)
 1127              		.loc 1 410 2 view .LVU270
 1128              		.loc 1 410 14 is_stmt 0 view .LVU271
 1129 0000 044A     		ldr	r2, .L82
 1130 0002 9369     		ldr	r3, [r2, #24]
 1131 0004 43F00203 		orr	r3, r3, #2
 1132 0008 9361     		str	r3, [r2, #24]
 411:src/cv_convert.c **** 	start=1;
 1133              		.loc 1 411 2 is_stmt 1 view .LVU272
 1134              		.loc 1 411 7 is_stmt 0 view .LVU273
 1135 000a 034B     		ldr	r3, .L82+4
 1136 000c 0122     		movs	r2, #1
 1137 000e 1A70     		strb	r2, [r3]
 412:src/cv_convert.c **** }
 1138              		.loc 1 412 1 view .LVU274
 1139 0010 7047     		bx	lr
 1140              	.L83:
 1141 0012 00BF     		.align	2
 1142              	.L82:
 1143 0014 00040048 		.word	1207960576
 1144 0018 00000000 		.word	start
 1145              		.cfi_endproc
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 58


 1146              	.LFE140:
 1148              		.section	.text.Stop_MIDIHandler,"ax",%progbits
 1149              		.align	1
 1150              		.global	Stop_MIDIHandler
 1151              		.syntax unified
 1152              		.thumb
 1153              		.thumb_func
 1154              		.fpu fpv4-sp-d16
 1156              	Stop_MIDIHandler:
 1157              	.LFB141:
 413:src/cv_convert.c **** 
 414:src/cv_convert.c **** void Stop_MIDIHandler(void){
 1158              		.loc 1 414 28 is_stmt 1 view -0
 1159              		.cfi_startproc
 1160              		@ args = 0, pretend = 0, frame = 0
 1161              		@ frame_needed = 0, uses_anonymous_args = 0
 1162              		@ link register save eliminated.
 415:src/cv_convert.c **** 	GPIOB->BSRR |= GPIO_BSRR_BR_1;		// reset PB1 to low (stop)
 1163              		.loc 1 415 2 view .LVU276
 1164              		.loc 1 415 14 is_stmt 0 view .LVU277
 1165 0000 044A     		ldr	r2, .L85
 1166 0002 9369     		ldr	r3, [r2, #24]
 1167 0004 43F40033 		orr	r3, r3, #131072
 1168 0008 9361     		str	r3, [r2, #24]
 416:src/cv_convert.c **** 	start=0;
 1169              		.loc 1 416 2 is_stmt 1 view .LVU278
 1170              		.loc 1 416 7 is_stmt 0 view .LVU279
 1171 000a 034B     		ldr	r3, .L85+4
 1172 000c 0022     		movs	r2, #0
 1173 000e 1A70     		strb	r2, [r3]
 417:src/cv_convert.c **** }
 1174              		.loc 1 417 1 view .LVU280
 1175 0010 7047     		bx	lr
 1176              	.L86:
 1177 0012 00BF     		.align	2
 1178              	.L85:
 1179 0014 00040048 		.word	1207960576
 1180 0018 00000000 		.word	start
 1181              		.cfi_endproc
 1182              	.LFE141:
 1184              		.section	.text.Continue_MIDIHandler,"ax",%progbits
 1185              		.align	1
 1186              		.global	Continue_MIDIHandler
 1187              		.syntax unified
 1188              		.thumb
 1189              		.thumb_func
 1190              		.fpu fpv4-sp-d16
 1192              	Continue_MIDIHandler:
 1193              	.LFB142:
 418:src/cv_convert.c **** 
 419:src/cv_convert.c **** void Continue_MIDIHandler(void){
 1194              		.loc 1 419 32 is_stmt 1 view -0
 1195              		.cfi_startproc
 1196              		@ args = 0, pretend = 0, frame = 0
 1197              		@ frame_needed = 0, uses_anonymous_args = 0
 1198              		@ link register save eliminated.
 420:src/cv_convert.c **** 
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 59


 421:src/cv_convert.c **** }
 1199              		.loc 1 421 1 view .LVU282
 1200 0000 7047     		bx	lr
 1201              		.cfi_endproc
 1202              	.LFE142:
 1204              		.section	.text.SystemReset_MIDIHandler,"ax",%progbits
 1205              		.align	1
 1206              		.global	SystemReset_MIDIHandler
 1207              		.syntax unified
 1208              		.thumb
 1209              		.thumb_func
 1210              		.fpu fpv4-sp-d16
 1212              	SystemReset_MIDIHandler:
 1213              	.LFB143:
 422:src/cv_convert.c **** 
 423:src/cv_convert.c **** void SystemReset_MIDIHandler(void){
 1214              		.loc 1 423 35 view -0
 1215              		.cfi_startproc
 1216              		@ args = 0, pretend = 0, frame = 0
 1217              		@ frame_needed = 0, uses_anonymous_args = 0
 1218              		@ link register save eliminated.
 424:src/cv_convert.c **** 
 425:src/cv_convert.c **** }
 1219              		.loc 1 425 1 view .LVU284
 1220 0000 7047     		bx	lr
 1221              		.cfi_endproc
 1222              	.LFE143:
 1224              		.comm	start,1,1
 1225              		.comm	dacbuffer,2,4
 1226              		.comm	dacBuf2,1,1
 1227              		.comm	dacBuf1,1,1
 1228              		.section	.bss.count.6962,"aw",%nobits
 1229              		.set	.LANCHOR0,. + 0
 1232              	count.6962:
 1233 0000 00       		.space	1
 1234              		.section	.bss.state.6961,"aw",%nobits
 1235              		.set	.LANCHOR1,. + 0
 1238              	state.6961:
 1239 0000 00       		.space	1
 1240              		.text
 1241              	.Letext0:
 1242              		.file 3 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 1243              		.file 4 "/usr/local/Caskroom/gcc-arm-embedded/9-2019-q4-major/gcc-arm-none-eabi-9-2019-q4-major/ar
 1244              		.file 5 "/usr/local/Caskroom/gcc-arm-embedded/9-2019-q4-major/gcc-arm-none-eabi-9-2019-q4-major/ar
 1245              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
ARM GAS  /var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s 			page 60


DEFINED SYMBOLS
                            *ABS*:0000000000000000 cv_convert.c
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:18     .text.midi_to_cv_init:0000000000000000 $t
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:26     .text.midi_to_cv_init:0000000000000000 midi_to_cv_init
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:206    .text.midi_to_cv_init:00000000000000fc $d
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:215    .text.TIM6_DACUNDER_IRQHandler:0000000000000000 $t
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:222    .text.TIM6_DACUNDER_IRQHandler:0000000000000000 TIM6_DACUNDER_IRQHandler
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:251    .text.TIM6_DACUNDER_IRQHandler:000000000000001c $d
                            *COM*:0000000000000002 dacbuffer
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:257    .text.NoteOn_MIDIHandler:0000000000000000 $t
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:264    .text.NoteOn_MIDIHandler:0000000000000000 NoteOn_MIDIHandler
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:277    .text.NoteOn_MIDIHandler:000000000000000a $d
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:289    .text.NoteOn_MIDIHandler:0000000000000016 $t
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:570    .text.NoteOn_MIDIHandler:0000000000000170 $d
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:575    .text.NoteOff_MIDIHandler:0000000000000000 $t
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:582    .text.NoteOff_MIDIHandler:0000000000000000 NoteOff_MIDIHandler
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:595    .text.NoteOff_MIDIHandler:0000000000000008 $d
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:607    .text.NoteOff_MIDIHandler:0000000000000014 $t
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:744    .text.NoteOff_MIDIHandler:00000000000000b4 $d
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:749    .text.PolyPressure_MIDIHandler:0000000000000000 $t
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:756    .text.PolyPressure_MIDIHandler:0000000000000000 PolyPressure_MIDIHandler
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:770    .text.ControlChange_MIDIHandler:0000000000000000 $t
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:777    .text.ControlChange_MIDIHandler:0000000000000000 ControlChange_MIDIHandler
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:793    .text.ControlChange_MIDIHandler:000000000000000a $d
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:930    .text.ControlChange_MIDIHandler:00000000000000ac $d
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:935    .text.PitchBend_MIDIHandler:0000000000000000 $t
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:942    .text.PitchBend_MIDIHandler:0000000000000000 PitchBend_MIDIHandler
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:956    .text.ProgramChange_MIDIHandler:0000000000000000 $t
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:963    .text.ProgramChange_MIDIHandler:0000000000000000 ProgramChange_MIDIHandler
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:977    .text.ChannelPressure_MIDIHandler:0000000000000000 $t
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:984    .text.ChannelPressure_MIDIHandler:0000000000000000 ChannelPressure_MIDIHandler
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:998    .text.Clock_MIDIHandler:0000000000000000 $t
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:1005   .text.Clock_MIDIHandler:0000000000000000 Clock_MIDIHandler
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:1105   .text.Clock_MIDIHandler:0000000000000070 $d
                            *COM*:0000000000000001 start
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:1113   .text.Start_MIDIHandler:0000000000000000 $t
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:1120   .text.Start_MIDIHandler:0000000000000000 Start_MIDIHandler
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:1143   .text.Start_MIDIHandler:0000000000000014 $d
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:1149   .text.Stop_MIDIHandler:0000000000000000 $t
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:1156   .text.Stop_MIDIHandler:0000000000000000 Stop_MIDIHandler
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:1179   .text.Stop_MIDIHandler:0000000000000014 $d
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:1185   .text.Continue_MIDIHandler:0000000000000000 $t
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:1192   .text.Continue_MIDIHandler:0000000000000000 Continue_MIDIHandler
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:1205   .text.SystemReset_MIDIHandler:0000000000000000 $t
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:1212   .text.SystemReset_MIDIHandler:0000000000000000 SystemReset_MIDIHandler
                            *COM*:0000000000000001 dacBuf2
                            *COM*:0000000000000001 dacBuf1
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:1232   .bss.count.6962:0000000000000000 count.6962
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:1233   .bss.count.6962:0000000000000000 $d
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:1238   .bss.state.6961:0000000000000000 state.6961
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:1239   .bss.state.6961:0000000000000000 $d
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:804    .text.ControlChange_MIDIHandler:0000000000000015 $d
/var/folders/3v/0vdpwtnn553_pf4lcxv7_90h0000gn/T//cckCNPOb.s:804    .text.ControlChange_MIDIHandler:0000000000000016 $t

NO UNDEFINED SYMBOLS
