// Seed: 3708113177
module module_0;
  wire id_1;
  assign id_1 = id_1;
  tri id_2 = 1;
  tri0 id_3, id_4;
  tri id_5 = 1'h0;
  assign id_3 = 1;
  wire id_6;
endmodule
module module_1 (
    input  wire  id_0,
    input  logic id_1,
    output tri1  id_2,
    input  wand  id_3,
    output wor   id_4,
    output logic id_5,
    output tri   id_6,
    output tri1  id_7,
    output wire  id_8
);
  assign id_8 = id_0;
  module_0 modCall_1 ();
  assign modCall_1.type_8 = 0;
  assign id_6 = id_3;
  wire id_10;
  assign id_8 = 1;
  always @(posedge 1'b0) id_5 <= id_1;
endmodule
