

================================================================
== Vivado HLS Report for 'hls_xfft2real'
================================================================
* Date:           Sun Oct 17 19:11:18 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        be_vhls_prj_vivado
* Solution:       IPXACTExport
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.890 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |     1299|     1301| 5.196 us | 5.204 us |  512|  512| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+
        |                         |                       |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
        |         Instance        |         Module        |   min   |   max   |    min   |    max   | min | max |                     Type                    |
        +-------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+
        |Loop_realfft_be_desc_U0  |Loop_realfft_be_desc   |      271|      271| 1.084 us | 1.084 us |  271|  271|                     none                    |
        |Loop_realfft_be_stre_U0  |Loop_realfft_be_stre   |      513|      514| 2.052 us | 2.056 us |  512|  512| loop rewind(delay=0 initiation interval(s)) |
        |Loop_realfft_be_rev_U0   |Loop_realfft_be_rev_s  |      259|      259| 1.036 us | 1.036 us |  259|  259|                     none                    |
        |Loop_realfft_be_buff_U0  |Loop_realfft_be_buff   |      511|      512| 2.044 us | 2.048 us |  511|  512|                     none                    |
        +-------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     34|    -|
|FIFO             |        0|      -|      24|    120|    -|
|Instance         |        2|      4|    2412|   1662|    -|
|Memory           |        6|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|     54|    -|
|Register         |        -|      -|       6|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        8|      4|    2442|   1870|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      1|       2|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+------+------+-----+
    |         Instance        |         Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------------+-----------------------+---------+-------+------+------+-----+
    |Loop_realfft_be_buff_U0  |Loop_realfft_be_buff   |        0|      0|    12|    74|    0|
    |Loop_realfft_be_desc_U0  |Loop_realfft_be_desc   |        2|      4|  2324|  1288|    0|
    |Loop_realfft_be_rev_U0   |Loop_realfft_be_rev_s  |        0|      0|    50|   115|    0|
    |Loop_realfft_be_stre_U0  |Loop_realfft_be_stre   |        0|      0|    26|   185|    0|
    +-------------------------+-----------------------+---------+-------+------+------+-----+
    |Total                    |                       |        2|      4|  2412|  1662|    0|
    +-------------------------+-----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |descramble_buf_0_M_U      |hls_xfft2real_deshbi  |        1|  0|   0|    0|   256|   16|     2|         8192|
    |descramble_buf_0_M_1_U    |hls_xfft2real_deshbi  |        1|  0|   0|    0|   256|   16|     2|         8192|
    |real_spectrum_hi_buf_U    |hls_xfft2real_deshbi  |        1|  0|   0|    0|   256|   16|     2|         8192|
    |real_spectrum_hi_buf_1_U  |hls_xfft2real_deshbi  |        1|  0|   0|    0|   256|   16|     2|         8192|
    |descramble_buf_1_M_U      |hls_xfft2real_desibs  |        1|  0|   0|    0|   256|   16|     2|         8192|
    |descramble_buf_1_M_1_U    |hls_xfft2real_desibs  |        1|  0|   0|    0|   256|   16|     2|         8192|
    +--------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                      |        6|  0|   0|    0|  1536|   96|    12|        49152|
    +--------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +------------------------+---------+---+----+-----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+-----+------+-----+---------+
    |real_spectrum_hi_V_1_U  |        0|  6|   0|    -|     8|   16|      128|
    |real_spectrum_hi_V_s_U  |        0|  6|   0|    -|     8|   16|      128|
    |real_spectrum_lo_V_1_U  |        0|  6|   0|    -|     8|   16|      128|
    |real_spectrum_lo_V_s_U  |        0|  6|   0|    -|     8|   16|      128|
    +------------------------+---------+---+----+-----+------+-----+---------+
    |Total                   |        0| 24|   0|    0|    32|   64|      512|
    +------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------------+----------+-------+---+----+------------+------------+
    |                 Variable Name                | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------+----------+-------+---+----+------------+------------+
    |Loop_realfft_be_buff_U0_ap_continue           |    and   |      0|  0|   2|           1|           1|
    |Loop_realfft_be_desc_U0_ap_continue           |    and   |      0|  0|   2|           1|           1|
    |Loop_realfft_be_desc_U0_ap_start              |    and   |      0|  0|   2|           1|           1|
    |Loop_realfft_be_rev_U0_ap_start               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_descramble_buf_0_M            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_descramble_buf_0_M_1          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_descramble_buf_1_M            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_descramble_buf_1_M_1          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_real_spectrum_hi_buf          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_real_spectrum_hi_buf_1        |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                       |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_descramble_buf_0_M      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_descramble_buf_0_M_1    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_descramble_buf_1_M      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_descramble_buf_1_M_1    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_real_spectrum_hi_buf    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_real_spectrum_hi_buf_1  |    or    |      0|  0|   2|           1|           1|
    +----------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                         |          |      0|  0|  34|          17|          17|
    +----------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_descramble_buf_0_M      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_descramble_buf_0_M_1    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_descramble_buf_1_M      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_descramble_buf_1_M_1    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_real_spectrum_hi_buf    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_real_spectrum_hi_buf_1  |   9|          2|    1|          2|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             |  54|         12|    6|         12|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+---+----+-----+-----------+
    |                       Name                       | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_descramble_buf_0_M      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_descramble_buf_0_M_1    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_descramble_buf_1_M      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_descramble_buf_1_M_1    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_real_spectrum_hi_buf    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_real_spectrum_hi_buf_1  |  1|   0|    1|          0|
    +--------------------------------------------------+---+----+-----+-----------+
    |Total                                             |  6|   0|    6|          0|
    +--------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------+-----+-----+------------+---------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | hls_xfft2real | return value |
|ap_rst_n     |  in |    1| ap_ctrl_hs | hls_xfft2real | return value |
|ap_start     |  in |    1| ap_ctrl_hs | hls_xfft2real | return value |
|ap_done      | out |    1| ap_ctrl_hs | hls_xfft2real | return value |
|ap_ready     | out |    1| ap_ctrl_hs | hls_xfft2real | return value |
|ap_idle      | out |    1| ap_ctrl_hs | hls_xfft2real | return value |
|din_TDATA    |  in |   32|    axis    |   din_V_data  |    pointer   |
|din_TLAST    |  in |    1|    axis    |  din_V_last_V |    pointer   |
|din_TVALID   |  in |    1|    axis    |  din_V_last_V |    pointer   |
|din_TREADY   | out |    1|    axis    |  din_V_last_V |    pointer   |
|dout_TDATA   | out |   32|    axis    |  dout_V_data  |    pointer   |
|dout_TLAST   | out |    1|    axis    | dout_V_last_V |    pointer   |
|dout_TVALID  | out |    1|    axis    | dout_V_last_V |    pointer   |
|dout_TREADY  |  in |    1|    axis    | dout_V_last_V |    pointer   |
+-------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%descramble_buf_0_M = alloca [256 x i16], align 2"   --->   Operation 11 'alloca' 'descramble_buf_0_M' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%descramble_buf_1_M = alloca [256 x i16], align 2"   --->   Operation 12 'alloca' 'descramble_buf_1_M' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%descramble_buf_0_M_1 = alloca [256 x i16], align 2"   --->   Operation 13 'alloca' 'descramble_buf_0_M_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%descramble_buf_1_M_1 = alloca [256 x i16], align 2"   --->   Operation 14 'alloca' 'descramble_buf_1_M_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%real_spectrum_lo_V_s = alloca i16, align 2" [./xfft2real.h:66->xfft2real.cpp:62]   --->   Operation 15 'alloca' 'real_spectrum_lo_V_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 8> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%real_spectrum_lo_V_1 = alloca i16, align 2" [./xfft2real.h:66->xfft2real.cpp:62]   --->   Operation 16 'alloca' 'real_spectrum_lo_V_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 8> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%real_spectrum_hi_V_s = alloca i16, align 2" [./xfft2real.h:67->xfft2real.cpp:62]   --->   Operation 17 'alloca' 'real_spectrum_hi_V_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 8> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%real_spectrum_hi_V_1 = alloca i16, align 2" [./xfft2real.h:67->xfft2real.cpp:62]   --->   Operation 18 'alloca' 'real_spectrum_hi_V_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 8> <FIFO>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%real_spectrum_hi_buf = alloca [256 x i16], align 2"   --->   Operation 19 'alloca' 'real_spectrum_hi_buf' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%real_spectrum_hi_buf_1 = alloca [256 x i16], align 2"   --->   Operation 20 'alloca' 'real_spectrum_hi_buf_1' <Predicate = true> <Delay = 3.25>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.00ns)   --->   "call fastcc void @Loop_realfft_be_buff([256 x i16]* %descramble_buf_0_M_1, [256 x i16]* %descramble_buf_1_M_1, i32* %din_V_data, i1* %din_V_last_V, [256 x i16]* %descramble_buf_0_M, [256 x i16]* %descramble_buf_1_M)"   --->   Operation 21 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (0.00ns)   --->   "call fastcc void @Loop_realfft_be_buff([256 x i16]* %descramble_buf_0_M_1, [256 x i16]* %descramble_buf_1_M_1, i32* %din_V_data, i1* %din_V_last_V, [256 x i16]* %descramble_buf_0_M, [256 x i16]* %descramble_buf_1_M)"   --->   Operation 22 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 23 [2/2] (0.00ns)   --->   "call fastcc void @Loop_realfft_be_desc(i16* %real_spectrum_lo_V_s, i16* %real_spectrum_lo_V_1, [256 x i16]* %real_spectrum_hi_buf, [256 x i16]* %real_spectrum_hi_buf_1, [256 x i16]* %descramble_buf_1_M, [256 x i16]* %descramble_buf_1_M_1, [256 x i16]* %descramble_buf_0_M, [256 x i16]* %descramble_buf_0_M_1)"   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 24 [1/2] (0.00ns)   --->   "call fastcc void @Loop_realfft_be_desc(i16* %real_spectrum_lo_V_s, i16* %real_spectrum_lo_V_1, [256 x i16]* %real_spectrum_hi_buf, [256 x i16]* %real_spectrum_hi_buf_1, [256 x i16]* %descramble_buf_1_M, [256 x i16]* %descramble_buf_1_M_1, [256 x i16]* %descramble_buf_0_M, [256 x i16]* %descramble_buf_0_M_1)"   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 25 [2/2] (0.00ns)   --->   "call fastcc void @Loop_realfft_be_rev_([256 x i16]* %real_spectrum_hi_buf, [256 x i16]* %real_spectrum_hi_buf_1, i16* %real_spectrum_hi_V_s, i16* %real_spectrum_hi_V_1)"   --->   Operation 25 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 26 [1/2] (0.00ns)   --->   "call fastcc void @Loop_realfft_be_rev_([256 x i16]* %real_spectrum_hi_buf, [256 x i16]* %real_spectrum_hi_buf_1, i16* %real_spectrum_hi_V_s, i16* %real_spectrum_hi_V_1)"   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 27 [2/2] (0.00ns)   --->   "call fastcc void @Loop_realfft_be_stre(i32* %dout_V_data, i1* %dout_V_last_V, i16* %real_spectrum_lo_V_s, i16* %real_spectrum_lo_V_1, i16* %real_spectrum_hi_V_s, i16* %real_spectrum_hi_V_1)"   --->   Operation 27 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 28 [1/2] (0.00ns)   --->   "call fastcc void @Loop_realfft_be_stre(i32* %dout_V_data, i1* %dout_V_last_V, i16* %real_spectrum_lo_V_s, i16* %real_spectrum_lo_V_1, i16* %real_spectrum_hi_V_s, i16* %real_spectrum_hi_V_1)"   --->   Operation 28 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str2) nounwind" [xfft2real.cpp:59]   --->   Operation 29 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %dout_V_data), !map !143"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %din_V_data), !map !152"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %din_V_last_V), !map !159"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dout_V_last_V), !map !163"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @real_spectrum_lo_OC_s, i32 1, [1 x i8]* @p_str90, [1 x i8]* @p_str90, i32 8, i32 8, i16* %real_spectrum_lo_V_s, i16* %real_spectrum_lo_V_s)"   --->   Operation 34 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %real_spectrum_lo_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str91, i32 0, i32 0, [1 x i8]* @p_str92, [1 x i8]* @p_str93, [1 x i8]* @p_str94, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str95, [1 x i8]* @p_str96)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @real_spectrum_lo_OC_1, i32 1, [1 x i8]* @p_str97, [1 x i8]* @p_str97, i32 8, i32 8, i16* %real_spectrum_lo_V_1, i16* %real_spectrum_lo_V_1)"   --->   Operation 36 'specchannel' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %real_spectrum_lo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str98, i32 0, i32 0, [1 x i8]* @p_str99, [1 x i8]* @p_str100, [1 x i8]* @p_str101, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str102, [1 x i8]* @p_str103)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @real_spectrum_hi_OC_s, i32 1, [1 x i8]* @p_str104, [1 x i8]* @p_str104, i32 8, i32 8, i16* %real_spectrum_hi_V_s, i16* %real_spectrum_hi_V_s)"   --->   Operation 38 'specchannel' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %real_spectrum_hi_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str105, i32 0, i32 0, [1 x i8]* @p_str106, [1 x i8]* @p_str107, [1 x i8]* @p_str108, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str109, [1 x i8]* @p_str110)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @real_spectrum_hi_OC_1, i32 1, [1 x i8]* @p_str111, [1 x i8]* @p_str111, i32 8, i32 8, i16* %real_spectrum_hi_V_1, i16* %real_spectrum_hi_V_1)"   --->   Operation 40 'specchannel' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %real_spectrum_hi_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [1 x i8]* @p_str113, [1 x i8]* @p_str114, [1 x i8]* @p_str115, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str116, [1 x i8]* @p_str117)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @hls_xfft2real_str) nounwind"   --->   Operation 42 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dout_V_data, i1* %dout_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [xfft2real.cpp:55]   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %din_V_data, i1* %din_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [xfft2real.cpp:56]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "ret void" [xfft2real.cpp:63]   --->   Operation 45 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ din_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ twid_rom_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ twid_rom_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
descramble_buf_0_M        (alloca              ) [ 00111100000]
descramble_buf_1_M        (alloca              ) [ 00111100000]
descramble_buf_0_M_1      (alloca              ) [ 00111100000]
descramble_buf_1_M_1      (alloca              ) [ 00111100000]
real_spectrum_lo_V_s      (alloca              ) [ 00111111111]
real_spectrum_lo_V_1      (alloca              ) [ 00111111111]
real_spectrum_hi_V_s      (alloca              ) [ 00111111111]
real_spectrum_hi_V_1      (alloca              ) [ 00111111111]
real_spectrum_hi_buf      (alloca              ) [ 00111111000]
real_spectrum_hi_buf_1    (alloca              ) [ 00111111000]
call_ln0                  (call                ) [ 00000000000]
call_ln0                  (call                ) [ 00000000000]
call_ln0                  (call                ) [ 00000000000]
call_ln0                  (call                ) [ 00000000000]
specdataflowpipeline_ln59 (specdataflowpipeline) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
empty                     (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_16                  (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_17                  (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_18                  (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
spectopmodule_ln0         (spectopmodule       ) [ 00000000000]
specinterface_ln55        (specinterface       ) [ 00000000000]
specinterface_ln56        (specinterface       ) [ 00000000000]
ret_ln63                  (ret                 ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din_V_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_V_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="din_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dout_V_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_V_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dout_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="twid_rom_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twid_rom_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="twid_rom_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twid_rom_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_realfft_be_buff"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_realfft_be_desc"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_realfft_be_rev_"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_realfft_be_stre"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_spectrum_lo_OC_s"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str90"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str91"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str92"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str93"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str94"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str95"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str96"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_spectrum_lo_OC_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str97"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str98"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str99"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str100"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str101"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str102"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str103"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_spectrum_hi_OC_s"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str104"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str105"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str106"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str107"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str108"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str109"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_spectrum_hi_OC_1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str111"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str113"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str114"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str115"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str116"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_xfft2real_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="descramble_buf_0_M_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="descramble_buf_0_M/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="descramble_buf_1_M_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="descramble_buf_1_M/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="descramble_buf_0_M_1_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="descramble_buf_0_M_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="descramble_buf_1_M_1_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="descramble_buf_1_M_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="real_spectrum_lo_V_s_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="real_spectrum_lo_V_s/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="real_spectrum_lo_V_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="real_spectrum_lo_V_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="real_spectrum_hi_V_s_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="real_spectrum_hi_V_s/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="real_spectrum_hi_V_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="real_spectrum_hi_V_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="real_spectrum_hi_buf_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="real_spectrum_hi_buf/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="real_spectrum_hi_buf_1_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="real_spectrum_hi_buf_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_Loop_realfft_be_desc_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="3"/>
<pin id="161" dir="0" index="2" bw="16" slack="3"/>
<pin id="162" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="163" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="164" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="165" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="166" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="167" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="168" dir="0" index="9" bw="15" slack="0"/>
<pin id="169" dir="0" index="10" bw="16" slack="0"/>
<pin id="170" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_Loop_realfft_be_stre_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="0" index="3" bw="16" slack="7"/>
<pin id="179" dir="0" index="4" bw="16" slack="7"/>
<pin id="180" dir="0" index="5" bw="16" slack="7"/>
<pin id="181" dir="0" index="6" bw="16" slack="7"/>
<pin id="182" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_Loop_realfft_be_rev_s_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="190" dir="0" index="3" bw="16" slack="5"/>
<pin id="191" dir="0" index="4" bw="16" slack="5"/>
<pin id="192" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_Loop_realfft_be_buff_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="198" dir="0" index="3" bw="32" slack="0"/>
<pin id="199" dir="0" index="4" bw="1" slack="0"/>
<pin id="200" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="201" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="202" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="206" class="1005" name="real_spectrum_lo_V_s_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="3"/>
<pin id="208" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="real_spectrum_lo_V_s "/>
</bind>
</comp>

<comp id="212" class="1005" name="real_spectrum_lo_V_1_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="3"/>
<pin id="214" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="real_spectrum_lo_V_1 "/>
</bind>
</comp>

<comp id="218" class="1005" name="real_spectrum_hi_V_s_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="5"/>
<pin id="220" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="real_spectrum_hi_V_s "/>
</bind>
</comp>

<comp id="224" class="1005" name="real_spectrum_hi_V_1_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="5"/>
<pin id="226" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="real_spectrum_hi_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="158" pin=9"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="158" pin=10"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="4" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="6" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="203"><net_src comp="14" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="205"><net_src comp="2" pin="0"/><net_sink comp="194" pin=4"/></net>

<net id="209"><net_src comp="134" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="174" pin=3"/></net>

<net id="215"><net_src comp="138" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="174" pin=4"/></net>

<net id="221"><net_src comp="142" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="186" pin=3"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="174" pin=5"/></net>

<net id="227"><net_src comp="146" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="186" pin=4"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="174" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dout_V_data | {8 9 }
	Port: dout_V_last_V | {8 9 }
 - Input state : 
	Port: hls_xfft2real : din_V_data | {2 3 }
	Port: hls_xfft2real : din_V_last_V | {2 3 }
	Port: hls_xfft2real : twid_rom_0 | {4 5 }
	Port: hls_xfft2real : twid_rom_1 | {4 5 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |  grp_Loop_realfft_be_desc_fu_158 |    4    |  26.535 |   1162  |   959   |
|   call   |  grp_Loop_realfft_be_stre_fu_174 |    0    |  3.538  |    85   |    46   |
|          | grp_Loop_realfft_be_rev_s_fu_186 |    0    |  3.538  |    67   |    46   |
|          |  grp_Loop_realfft_be_buff_fu_194 |    0    |    0    |    19   |    28   |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    4    |  33.611 |   1333  |   1079  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------------+--------+--------+--------+--------+
|  descramble_buf_0_M  |    1   |    0   |    0   |    0   |
| descramble_buf_0_M_1 |    1   |    0   |    0   |    0   |
|  descramble_buf_1_M  |    1   |    0   |    0   |    0   |
| descramble_buf_1_M_1 |    1   |    0   |    0   |    0   |
| real_spectrum_hi_buf |    1   |    0   |    0   |    0   |
|real_spectrum_hi_buf_1|    1   |    0   |    0   |    0   |
|      twid_rom_0      |    1   |    0   |    0   |    -   |
|      twid_rom_1      |    1   |    0   |    0   |    -   |
+----------------------+--------+--------+--------+--------+
|         Total        |    8   |    0   |    0   |    0   |
+----------------------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|real_spectrum_hi_V_1_reg_224|   16   |
|real_spectrum_hi_V_s_reg_218|   16   |
|real_spectrum_lo_V_1_reg_212|   16   |
|real_spectrum_lo_V_s_reg_206|   16   |
+----------------------------+--------+
|            Total           |   64   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |   33   |  1333  |  1079  |    -   |
|   Memory  |    8   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   64   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    8   |    4   |   33   |  1397  |  1079  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
