Analysis for QUEUE_SIZE = 16, ENQ_ENA = 0

Frequency: 400 MHz -> Synthesis: 10s -> 10s
Frequency: 400 MHz -> Implementation: 39s -> 39s
Frequency: 400 MHz -> Power: 0.516 W
Frequency: 400 MHz -> CLB LUTs Used: 397
Frequency: 400 MHz -> CLB LUTs Util%: 0.28 %
Frequency: 400 MHz -> CLB Registers Used: 263
Frequency: 400 MHz -> CLB Registers Util%: 0.09 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: 0.514 ns
Frequency: 400 MHz -> Achieved Frequency: 503.525 MHz


Frequency: 100 MHz -> Synthesis: 13s -> 13s
Frequency: 100 MHz -> Implementation: 60s -> 60s
Frequency: 100 MHz -> Power: 0.467 W
Frequency: 100 MHz -> CLB LUTs Used: 397
Frequency: 100 MHz -> CLB LUTs Util%: 0.28 %
Frequency: 100 MHz -> CLB Registers Used: 263
Frequency: 100 MHz -> CLB Registers Util%: 0.09 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 7.510 ns
Frequency: 100 MHz -> Achieved Frequency: 401.606 MHz


Frequency: 450 MHz -> Synthesis: 11s -> 11s
Frequency: 450 MHz -> Implementation: 60s -> 60s
Frequency: 450 MHz -> Power: 0.524 W
Frequency: 450 MHz -> CLB LUTs Used: 399
Frequency: 450 MHz -> CLB LUTs Util%: 0.28 %
Frequency: 450 MHz -> CLB Registers Used: 263
Frequency: 450 MHz -> CLB Registers Util%: 0.09 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: 0.455 ns
Frequency: 450 MHz -> Achieved Frequency: 565.860 MHz


Frequency: 150 MHz -> Synthesis: 13s -> 13s
Frequency: 150 MHz -> Implementation: 1m 12s -> 72s
Frequency: 150 MHz -> Power: 0.475 W
Frequency: 150 MHz -> CLB LUTs Used: 397
Frequency: 150 MHz -> CLB LUTs Util%: 0.28 %
Frequency: 150 MHz -> CLB Registers Used: 263
Frequency: 150 MHz -> CLB Registers Util%: 0.09 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 4.448 ns
Frequency: 150 MHz -> Achieved Frequency: 450.721 MHz


Frequency: 500 MHz -> Synthesis: 13s -> 13s
Frequency: 500 MHz -> Implementation: 1m 15s -> 75s
Frequency: 500 MHz -> Power: 0.532 W
Frequency: 500 MHz -> CLB LUTs Used: 404
Frequency: 500 MHz -> CLB LUTs Util%: 0.29 %
Frequency: 500 MHz -> CLB Registers Used: 263
Frequency: 500 MHz -> CLB Registers Util%: 0.09 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: 0.289 ns
Frequency: 500 MHz -> Achieved Frequency: 584.454 MHz


Frequency: 200 MHz -> Synthesis: 13s -> 13s
Frequency: 200 MHz -> Implementation: 52s -> 52s
Frequency: 200 MHz -> Power: 0.482 W
Frequency: 200 MHz -> CLB LUTs Used: 397
Frequency: 200 MHz -> CLB LUTs Util%: 0.28 %
Frequency: 200 MHz -> CLB Registers Used: 263
Frequency: 200 MHz -> CLB Registers Util%: 0.09 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 2.946 ns
Frequency: 200 MHz -> Achieved Frequency: 486.855 MHz


Frequency: 550 MHz -> Synthesis: 14s -> 14s
Frequency: 550 MHz -> Implementation: 1m 4s -> 64s
Frequency: 550 MHz -> Power: 0.538 W
Frequency: 550 MHz -> CLB LUTs Used: 404
Frequency: 550 MHz -> CLB LUTs Util%: 0.29 %
Frequency: 550 MHz -> CLB Registers Used: 263
Frequency: 550 MHz -> CLB Registers Util%: 0.09 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: 0.290 ns
Frequency: 550 MHz -> Achieved Frequency: 654.372 MHz


Frequency: 250 MHz -> Synthesis: 13s -> 13s
Frequency: 250 MHz -> Implementation: 51s -> 51s
Frequency: 250 MHz -> Power: 0.490 W
Frequency: 250 MHz -> CLB LUTs Used: 397
Frequency: 250 MHz -> CLB LUTs Util%: 0.28 %
Frequency: 250 MHz -> CLB Registers Used: 263
Frequency: 250 MHz -> CLB Registers Util%: 0.09 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 1.652 ns
Frequency: 250 MHz -> Achieved Frequency: 425.894 MHz


Frequency: 600 MHz -> Synthesis: 15s -> 15s
Frequency: 600 MHz -> Implementation: 1m 3s -> 63s
Frequency: 600 MHz -> Power: 0.547 W
Frequency: 600 MHz -> CLB LUTs Used: 405
Frequency: 600 MHz -> CLB LUTs Util%: 0.29 %
Frequency: 600 MHz -> CLB Registers Used: 263
Frequency: 600 MHz -> CLB Registers Util%: 0.09 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: 0.129 ns
Frequency: 600 MHz -> Achieved Frequency: 650.336 MHz


Frequency: 300 MHz -> Synthesis: 12s -> 12s
Frequency: 300 MHz -> Implementation: 46s -> 46s
Frequency: 300 MHz -> Power: 0.499 W
Frequency: 300 MHz -> CLB LUTs Used: 397
Frequency: 300 MHz -> CLB LUTs Util%: 0.28 %
Frequency: 300 MHz -> CLB Registers Used: 263
Frequency: 300 MHz -> CLB Registers Util%: 0.09 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 1.309 ns
Frequency: 300 MHz -> Achieved Frequency: 493.990 MHz


Frequency: 650 MHz -> Synthesis: 13s -> 13s
Frequency: 650 MHz -> Implementation: 1m 9s -> 69s
Frequency: 650 MHz -> Power: 0.554 W
Frequency: 650 MHz -> CLB LUTs Used: 406
Frequency: 650 MHz -> CLB LUTs Util%: 0.29 %
Frequency: 650 MHz -> CLB Registers Used: 263
Frequency: 650 MHz -> CLB Registers Util%: 0.09 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: 0.096 ns
Frequency: 650 MHz -> Achieved Frequency: 693.259 MHz


Frequency: 350 MHz -> Synthesis: 14s -> 14s
Frequency: 350 MHz -> Implementation: 49s -> 49s
Frequency: 350 MHz -> Power: 0.507 W
Frequency: 350 MHz -> CLB LUTs Used: 397
Frequency: 350 MHz -> CLB LUTs Util%: 0.28 %
Frequency: 350 MHz -> CLB Registers Used: 263
Frequency: 350 MHz -> CLB Registers Util%: 0.09 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 1.023 ns
Frequency: 350 MHz -> Achieved Frequency: 545.214 MHz


Frequency: 400 MHz -> Synthesis: 11s -> 11s
Frequency: 400 MHz -> Implementation: 48s -> 48s
Frequency: 400 MHz -> Power: 0.516 W
Frequency: 400 MHz -> CLB LUTs Used: 397
Frequency: 400 MHz -> CLB LUTs Util%: 0.28 %
Frequency: 400 MHz -> CLB Registers Used: 263
Frequency: 400 MHz -> CLB Registers Util%: 0.09 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: 0.514 ns
Frequency: 400 MHz -> Achieved Frequency: 503.525 MHz


Frequency: 700 MHz -> Synthesis: 12s -> 12s
Frequency: 700 MHz -> Implementation: 1m 18s -> 78s
Frequency: 700 MHz -> Power: 0.564 W
Frequency: 700 MHz -> CLB LUTs Used: 405
Frequency: 700 MHz -> CLB LUTs Util%: 0.29 %
Frequency: 700 MHz -> CLB Registers Used: 263
Frequency: 700 MHz -> CLB Registers Util%: 0.09 %
Frequency: 700 MHz -> BRAM Util: 0
Frequency: 700 MHz -> BRAM Util%: 0.00 %
Frequency: 700 MHz -> WNS: -0.022 ns
Frequency: 700 MHz -> Achieved Frequency: 689.383 MHz


Frequency: 450 MHz -> Synthesis: 14s -> 14s
Frequency: 450 MHz -> Implementation: 56s -> 56s
Frequency: 450 MHz -> Power: 0.524 W
Frequency: 450 MHz -> CLB LUTs Used: 399
Frequency: 450 MHz -> CLB LUTs Util%: 0.28 %
Frequency: 450 MHz -> CLB Registers Used: 263
Frequency: 450 MHz -> CLB Registers Util%: 0.09 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: 0.455 ns
Frequency: 450 MHz -> Achieved Frequency: 565.860 MHz


Frequency: 750 MHz -> Synthesis: 15s -> 15s
Frequency: 750 MHz -> Implementation: 1m 16s -> 76s
Frequency: 750 MHz -> Power: 0.570 W
Frequency: 750 MHz -> CLB LUTs Used: 406
Frequency: 750 MHz -> CLB LUTs Util%: 0.29 %
Frequency: 750 MHz -> CLB Registers Used: 263
Frequency: 750 MHz -> CLB Registers Util%: 0.09 %
Frequency: 750 MHz -> BRAM Util: 0
Frequency: 750 MHz -> BRAM Util%: 0.00 %
Frequency: 750 MHz -> WNS: -0.077 ns
Frequency: 750 MHz -> Achieved Frequency: 709.052 MHz


Frequency: 500 MHz -> Synthesis: 13s -> 13s
Frequency: 500 MHz -> Implementation: 56s -> 56s
Frequency: 500 MHz -> Power: 0.532 W
Frequency: 500 MHz -> CLB LUTs Used: 404
Frequency: 500 MHz -> CLB LUTs Util%: 0.29 %
Frequency: 500 MHz -> CLB Registers Used: 263
Frequency: 500 MHz -> CLB Registers Util%: 0.09 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: 0.289 ns
Frequency: 500 MHz -> Achieved Frequency: 584.454 MHz


Frequency: 550 MHz -> Synthesis: 13s -> 13s
Frequency: 550 MHz -> Implementation: 59s -> 59s
Frequency: 550 MHz -> Power: 0.538 W
Frequency: 550 MHz -> CLB LUTs Used: 404
Frequency: 550 MHz -> CLB LUTs Util%: 0.29 %
Frequency: 550 MHz -> CLB Registers Used: 263
Frequency: 550 MHz -> CLB Registers Util%: 0.09 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: 0.290 ns
Frequency: 550 MHz -> Achieved Frequency: 654.372 MHz


Frequency: 800 MHz -> Synthesis: 14s -> 14s
Frequency: 800 MHz -> Implementation: 1m 33s -> 93s
Frequency: 800 MHz -> Power: 0.580 W
Frequency: 800 MHz -> CLB LUTs Used: 407
Frequency: 800 MHz -> CLB LUTs Util%: 0.29 %
Frequency: 800 MHz -> CLB Registers Used: 263
Frequency: 800 MHz -> CLB Registers Util%: 0.09 %
Frequency: 800 MHz -> BRAM Util: 0
Frequency: 800 MHz -> BRAM Util%: 0.00 %
Frequency: 800 MHz -> WNS: -0.101 ns
Frequency: 800 MHz -> Achieved Frequency: 740.192 MHz


Frequency: 600 MHz -> Synthesis: 13s -> 13s
Frequency: 600 MHz -> Implementation: 1m 21s -> 81s
Frequency: 600 MHz -> Power: 0.547 W
Frequency: 600 MHz -> CLB LUTs Used: 405
Frequency: 600 MHz -> CLB LUTs Util%: 0.29 %
Frequency: 600 MHz -> CLB Registers Used: 263
Frequency: 600 MHz -> CLB Registers Util%: 0.09 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: 0.129 ns
Frequency: 600 MHz -> Achieved Frequency: 650.336 MHz


Frequency: 650 MHz -> Synthesis: 13s -> 13s
Frequency: 650 MHz -> Implementation: 1m 7s -> 67s
Frequency: 650 MHz -> Power: 0.554 W
Frequency: 650 MHz -> CLB LUTs Used: 406
Frequency: 650 MHz -> CLB LUTs Util%: 0.29 %
Frequency: 650 MHz -> CLB Registers Used: 263
Frequency: 650 MHz -> CLB Registers Util%: 0.09 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: 0.096 ns
Frequency: 650 MHz -> Achieved Frequency: 693.259 MHz


Frequency: 700 MHz -> Synthesis: 12s -> 12s
Frequency: 700 MHz -> Implementation: 1m 43s -> 103s
Frequency: 700 MHz -> Power: 0.564 W
Frequency: 700 MHz -> CLB LUTs Used: 405
Frequency: 700 MHz -> CLB LUTs Util%: 0.29 %
Frequency: 700 MHz -> CLB Registers Used: 263
Frequency: 700 MHz -> CLB Registers Util%: 0.09 %
Frequency: 700 MHz -> BRAM Util: 0
Frequency: 700 MHz -> BRAM Util%: 0.00 %
Frequency: 700 MHz -> WNS: -0.022 ns
Frequency: 700 MHz -> Achieved Frequency: 689.383 MHz


Frequency: 750 MHz -> Synthesis: 17s -> 17s
Frequency: 750 MHz -> Implementation: 1m 22s -> 82s
Frequency: 750 MHz -> Power: 0.570 W
Frequency: 750 MHz -> CLB LUTs Used: 406
Frequency: 750 MHz -> CLB LUTs Util%: 0.29 %
Frequency: 750 MHz -> CLB Registers Used: 263
Frequency: 750 MHz -> CLB Registers Util%: 0.09 %
Frequency: 750 MHz -> BRAM Util: 0
Frequency: 750 MHz -> BRAM Util%: 0.00 %
Frequency: 750 MHz -> WNS: -0.077 ns
Frequency: 750 MHz -> Achieved Frequency: 709.052 MHz


Frequency: 800 MHz -> Synthesis: 13s -> 13s
Frequency: 800 MHz -> Implementation: 2m 15s -> 135s
Frequency: 800 MHz -> Power: 0.580 W
Frequency: 800 MHz -> CLB LUTs Used: 407
Frequency: 800 MHz -> CLB LUTs Util%: 0.29 %
Frequency: 800 MHz -> CLB Registers Used: 263
Frequency: 800 MHz -> CLB Registers Util%: 0.09 %
Frequency: 800 MHz -> BRAM Util: 0
Frequency: 800 MHz -> BRAM Util%: 0.00 %
Frequency: 800 MHz -> WNS: -0.101 ns
Frequency: 800 MHz -> Achieved Frequency: 740.192 MHz


