#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed May 20 02:30:57 2020
# Process ID: 28029
# Current directory: /home/caohy/tpu_kcu105/tpu.runs/impl_1
# Command line: vivado -log tpu.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source tpu.tcl -notrace
# Log file: /home/caohy/tpu_kcu105/tpu.runs/impl_1/tpu.vdi
# Journal file: /home/caohy/tpu_kcu105/tpu.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source tpu.tcl -notrace
Command: link_design -top tpu -part xcku040-ffva1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/tpu_kcu105/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8.dcp' for cell 'buffer[0].axis_fifo_t8I'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/tpu_kcu105/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t.dcp' for cell 'buffer[0].axis_fifo_tI'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/tpu_kcu105/tpu.srcs/sources_1/ip/rs_decoder/rs_decoder.dcp' for cell 'layer1/layer1_receive/layer1_receive_lane[0].rs_decoder'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/tpu_kcu105/tpu.srcs/sources_1/ip/rs_encoder/rs_encoder.dcp' for cell 'layer1/layer1_transmit/layer1_transmit_lane[0].rs_encoder'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/tpu_kcu105/tpu.srcs/sources_1/ip/add_ddc/add_ddc.dcp' for cell 'radio/radio_receive/radio_receive[0].ddc/add_ddc'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/tpu_kcu105/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo.dcp' for cell 'radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/tpu_kcu105/tpu.srcs/sources_1/ip/dds_ri/dds_ri.dcp' for cell 'radio/radio_receive/radio_receive[0].ddc/dds_ri'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/tpu_kcu105/tpu.srcs/sources_1/ip/dds_rq/dds_rq.dcp' for cell 'radio/radio_receive/radio_receive[0].ddc/dds_rq'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/tpu_kcu105/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc.dcp' for cell 'radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/tpu_kcu105/tpu.srcs/sources_1/ip/sub_ddc/sub_ddc.dcp' for cell 'radio/radio_receive/radio_receive[0].ddc/sub_ddc'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/tpu_kcu105/tpu.srcs/sources_1/ip/add_duc/add_duc.dcp' for cell 'radio/radio_transmit/radio_transmit[0].duc/add_duc'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/tpu_kcu105/tpu.srcs/sources_1/ip/dds_125m_i/dds_125m_i.dcp' for cell 'radio/radio_transmit/radio_transmit[0].duc/dds_125m_i'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/tpu_kcu105/tpu.srcs/sources_1/ip/dds_125m_q/dds_125m_q.dcp' for cell 'radio/radio_transmit/radio_transmit[0].duc/dds_125m_q'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/tpu_kcu105/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo.dcp' for cell 'radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/tpu_kcu105/tpu.srcs/sources_1/ip/mult_duc/mult_duc.dcp' for cell 'radio/radio_transmit/radio_transmit[0].duc/mult_duc_coscos'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/tpu_kcu105/tpu.srcs/sources_1/ip/sub_duc/sub_duc.dcp' for cell 'radio/radio_transmit/radio_transmit[0].duc/sub_duc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2475.504 ; gain = 0.000 ; free physical = 54886 ; free virtual = 61868
INFO: [Netlist 29-17] Analyzing 20878 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[2].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[2].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[2].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[2].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[3].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[3].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[3].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[3].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[4].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[4].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[4].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[4].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[5].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[5].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[5].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[5].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[6].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[6].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[6].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[6].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[7].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[7].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[7].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_receive/radio_receive[7].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[2].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[2].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[2].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[2].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[3].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[3].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[4].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[4].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[5].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[5].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[6].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[6].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[7].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[7].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[7].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'radio/radio_transmit/radio_transmit[7].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[2].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[2].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[2].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[2].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[3].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[3].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[3].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[3].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[4].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[4].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[4].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[4].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[5].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[5].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[5].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[5].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[6].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[6].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[6].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[6].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[7].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[7].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[7].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_receive/radio_receive[7].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[2].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[2].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[2].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[2].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[3].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[3].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[4].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[4].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[5].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[5].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[6].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[6].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[7].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[7].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[7].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'radio/radio_transmit/radio_transmit[7].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2722.617 ; gain = 0.000 ; free physical = 54728 ; free virtual = 61711
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2590 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 102 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 192 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 320 instances
  RAM16X1S => RAM32X1S (RAMS32): 192 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 192 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 688 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 880 instances
  RAM64X1S => RAM64X1S (RAMS64E): 16 instances

23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 2722.617 ; gain = 1133.836 ; free physical = 54729 ; free virtual = 61711
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 16 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2867.531 ; gain = 144.910 ; free physical = 54721 ; free virtual = 61704

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c70b0fc4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 3408.727 ; gain = 540.195 ; free physical = 54197 ; free virtual = 61180

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 33 inverter(s) to 488 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15a4f0312

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3577.781 ; gain = 3.242 ; free physical = 54411 ; free virtual = 61394
INFO: [Opt 31-389] Phase Retarget created 18 cells and removed 172 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 142ee9527

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3577.781 ; gain = 3.242 ; free physical = 54410 ; free virtual = 61392
INFO: [Opt 31-389] Phase Constant propagation created 216 cells and removed 624 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: cf970eef

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 3577.781 ; gain = 3.242 ; free physical = 54404 ; free virtual = 61386
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 1824 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: cf970eef

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 3577.781 ; gain = 3.242 ; free physical = 54407 ; free virtual = 61389
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: cf970eef

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 3577.781 ; gain = 3.242 ; free physical = 54407 ; free virtual = 61390
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: dfa69011

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3577.781 ; gain = 3.242 ; free physical = 54406 ; free virtual = 61388
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              18  |             172  |                                              0  |
|  Constant propagation         |             216  |             624  |                                              0  |
|  Sweep                        |               1  |            1824  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3577.781 ; gain = 0.000 ; free physical = 54410 ; free virtual = 61393
Ending Logic Optimization Task | Checksum: 8c9c857e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 3577.781 ; gain = 3.242 ; free physical = 54410 ; free virtual = 61392

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 224 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 72 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 72 Total Ports: 448
Ending PowerOpt Patch Enables Task | Checksum: c4a0f4c9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 53366 ; free virtual = 60490
Ending Power Optimization Task | Checksum: c4a0f4c9

Time (s): cpu = 00:03:16 ; elapsed = 00:01:15 . Memory (MB): peak = 5876.980 ; gain = 2299.199 ; free physical = 53654 ; free virtual = 60777

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c4a0f4c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 53654 ; free virtual = 60778

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.43 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 53655 ; free virtual = 60778
Ending Netlist Obfuscation Task | Checksum: 520022a5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 53654 ; free virtual = 60777
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:47 ; elapsed = 00:02:12 . Memory (MB): peak = 5876.980 ; gain = 3154.363 ; free physical = 53654 ; free virtual = 60778
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 53655 ; free virtual = 60779
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/caohy/tpu_kcu105/tpu.runs/impl_1/tpu_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 53613 ; free virtual = 60781
INFO: [runtcl-4] Executing : report_drc -file tpu_drc_opted.rpt -pb tpu_drc_opted.pb -rpx tpu_drc_opted.rpx
Command: report_drc -file tpu_drc_opted.rpt -pb tpu_drc_opted.pb -rpx tpu_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 16 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/caohy/tpu_kcu105/tpu.runs/impl_1/tpu_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 53570 ; free virtual = 60738
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [DRC 23-27] Running DRC with 16 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 16 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 53563 ; free virtual = 60731
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3c321816

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 53563 ; free virtual = 60731
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 53563 ; free virtual = 60731

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1205d389d

Time (s): cpu = 00:01:01 ; elapsed = 00:00:21 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 53133 ; free virtual = 60304

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13c83dc87

Time (s): cpu = 00:02:07 ; elapsed = 00:00:55 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 53297 ; free virtual = 60467

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13c83dc87

Time (s): cpu = 00:02:07 ; elapsed = 00:00:56 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 53297 ; free virtual = 60468
Phase 1 Placer Initialization | Checksum: 13c83dc87

Time (s): cpu = 00:02:09 ; elapsed = 00:00:57 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 53275 ; free virtual = 60445

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13c83dc87

Time (s): cpu = 00:02:10 ; elapsed = 00:00:58 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 53200 ; free virtual = 60371

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 1f4cadee4

Time (s): cpu = 00:06:30 ; elapsed = 00:03:04 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 53094 ; free virtual = 60264
Phase 2 Global Placement | Checksum: 1f4cadee4

Time (s): cpu = 00:06:30 ; elapsed = 00:03:04 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 53185 ; free virtual = 60355

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f4cadee4

Time (s): cpu = 00:06:32 ; elapsed = 00:03:04 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 53112 ; free virtual = 60282

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1abdffb77

Time (s): cpu = 00:06:58 ; elapsed = 00:03:13 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52917 ; free virtual = 60087

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ec3c53f8

Time (s): cpu = 00:07:03 ; elapsed = 00:03:14 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52920 ; free virtual = 60091

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ec3c53f8

Time (s): cpu = 00:07:04 ; elapsed = 00:03:15 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52916 ; free virtual = 60087

Phase 3.5 Small Shape DP

Phase 3.5.1 Small Shape Clustering
Phase 3.5.1 Small Shape Clustering | Checksum: f616eab7

Time (s): cpu = 00:07:42 ; elapsed = 00:03:38 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52642 ; free virtual = 59813

Phase 3.5.2 DP Optimization
Phase 3.5.2 DP Optimization | Checksum: 172019450

Time (s): cpu = 00:08:09 ; elapsed = 00:03:54 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52664 ; free virtual = 59835

Phase 3.5.3 Flow Legalize Slice Clusters
Phase 3.5.3 Flow Legalize Slice Clusters | Checksum: 184ca911c

Time (s): cpu = 00:08:11 ; elapsed = 00:03:55 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52720 ; free virtual = 59890

Phase 3.5.4 Slice Area Swap
Phase 3.5.4 Slice Area Swap | Checksum: 1d9ba322f

Time (s): cpu = 00:08:21 ; elapsed = 00:04:30 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52598 ; free virtual = 59768

Phase 3.5.5 Commit Slice Clusters
Phase 3.5.5 Commit Slice Clusters | Checksum: 12fc139bd

Time (s): cpu = 00:09:37 ; elapsed = 00:04:54 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52514 ; free virtual = 59685
Phase 3.5 Small Shape DP | Checksum: 12fc139bd

Time (s): cpu = 00:09:40 ; elapsed = 00:04:56 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52611 ; free virtual = 59782

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1809e3764

Time (s): cpu = 00:09:57 ; elapsed = 00:05:13 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52603 ; free virtual = 59773

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1809e3764

Time (s): cpu = 00:09:59 ; elapsed = 00:05:15 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52603 ; free virtual = 59773
Phase 3 Detail Placement | Checksum: 1809e3764

Time (s): cpu = 00:10:01 ; elapsed = 00:05:17 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52604 ; free virtual = 59775

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1809e3764

Time (s): cpu = 00:10:04 ; elapsed = 00:05:19 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52610 ; free virtual = 59780

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1809e3764

Time (s): cpu = 00:10:07 ; elapsed = 00:05:21 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52618 ; free virtual = 59789
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52617 ; free virtual = 59788

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18808add6

Time (s): cpu = 00:10:12 ; elapsed = 00:05:26 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52615 ; free virtual = 59785

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.44 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52630 ; free virtual = 59801
Phase 4.4 Final Placement Cleanup | Checksum: 110fd316d

Time (s): cpu = 00:10:18 ; elapsed = 00:05:32 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52629 ; free virtual = 59800
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 110fd316d

Time (s): cpu = 00:10:20 ; elapsed = 00:05:34 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52629 ; free virtual = 59800
Ending Placer Task | Checksum: 10a2aacfa

Time (s): cpu = 00:10:20 ; elapsed = 00:05:34 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52630 ; free virtual = 59800
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:10:37 ; elapsed = 00:05:44 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 53010 ; free virtual = 60181
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.43 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 53011 ; free virtual = 60182
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52577 ; free virtual = 60078
INFO: [Common 17-1381] The checkpoint '/home/caohy/tpu_kcu105/tpu.runs/impl_1/tpu_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:12 ; elapsed = 00:00:44 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52910 ; free virtual = 60159
INFO: [runtcl-4] Executing : report_io -file tpu_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.49 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52883 ; free virtual = 60132
INFO: [runtcl-4] Executing : report_utilization -file tpu_utilization_placed.rpt -pb tpu_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file tpu_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52896 ; free virtual = 60160
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 16 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52409 ; free virtual = 59674

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 16 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 78ae02d9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52200 ; free virtual = 59464
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 78ae02d9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52193 ; free virtual = 59458

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: 78ae02d9

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52193 ; free virtual = 59458
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52199 ; free virtual = 59464
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5876.980 ; gain = 0.000 ; free physical = 52197 ; free virtual = 59462
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.000 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.44 . Memory (MB): peak = 5917.000 ; gain = 0.000 ; free physical = 52162 ; free virtual = 59427
Ending Physical Synthesis Task | Checksum: 78ae02d9

Time (s): cpu = 00:14:16 ; elapsed = 00:01:39 . Memory (MB): peak = 5917.000 ; gain = 40.020 ; free physical = 52162 ; free virtual = 59427
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:15:40 ; elapsed = 00:02:13 . Memory (MB): peak = 5917.000 ; gain = 40.020 ; free physical = 52394 ; free virtual = 59660
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.42 . Memory (MB): peak = 5917.000 ; gain = 0.000 ; free physical = 52396 ; free virtual = 59661
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 5917.000 ; gain = 0.000 ; free physical = 51930 ; free virtual = 59561
INFO: [Common 17-1381] The checkpoint '/home/caohy/tpu_kcu105/tpu.runs/impl_1/tpu_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:12 ; elapsed = 00:00:45 . Memory (MB): peak = 5917.000 ; gain = 0.000 ; free physical = 52276 ; free virtual = 59634
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [DRC 23-27] Running DRC with 16 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 16 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d735573c ConstDB: 0 ShapeSum: f0002d85 RouteDB: 76a7672

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ee32efe8

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 5917.000 ; gain = 0.000 ; free physical = 52058 ; free virtual = 59416
Post Restoration Checksum: NetGraph: aea14562 NumContArr: 2f1693e2 Constraints: b3f72dfe Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 191af0742

Time (s): cpu = 00:01:09 ; elapsed = 00:00:49 . Memory (MB): peak = 5917.000 ; gain = 0.000 ; free physical = 51950 ; free virtual = 59308

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 191af0742

Time (s): cpu = 00:01:10 ; elapsed = 00:00:49 . Memory (MB): peak = 5917.000 ; gain = 0.000 ; free physical = 51950 ; free virtual = 59308

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1fa7682ad

Time (s): cpu = 00:01:17 ; elapsed = 00:00:57 . Memory (MB): peak = 5917.000 ; gain = 0.000 ; free physical = 51919 ; free virtual = 59276

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fa7682ad

Time (s): cpu = 00:01:57 ; elapsed = 00:01:24 . Memory (MB): peak = 5917.000 ; gain = 0.000 ; free physical = 51840 ; free virtual = 59198
Phase 2 Router Initialization | Checksum: 262fe5b11

Time (s): cpu = 00:01:58 ; elapsed = 00:01:25 . Memory (MB): peak = 5917.000 ; gain = 0.000 ; free physical = 51833 ; free virtual = 59190

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 302482
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 238794
  Number of Partially Routed Nets     = 63688
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 27ad0ebcb

Time (s): cpu = 00:03:18 ; elapsed = 00:01:55 . Memory (MB): peak = 5917.000 ; gain = 0.000 ; free physical = 51717 ; free virtual = 59075

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 27ad0ebcb

Time (s): cpu = 00:03:42 ; elapsed = 00:02:09 . Memory (MB): peak = 5917.000 ; gain = 0.000 ; free physical = 51711 ; free virtual = 59069
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 2449adea9

Time (s): cpu = 00:03:57 ; elapsed = 00:02:12 . Memory (MB): peak = 5917.000 ; gain = 0.000 ; free physical = 51711 ; free virtual = 59069

Phase 4.2 Global Iteration 1
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLE_M_R_X62Y147 CLEL_R_X62Y147 CLE_M_X17Y111 CLEL_R_X17Y111 CLE_M_X44Y236 CLEL_R_X44Y236 CLE_M_X13Y161 CLEL_R_X13Y161 CLEL_L_X64Y82 CLEL_R_X64Y82 
 Number of Nodes with overlaps = 88592
 Number of Nodes with overlaps = 17554
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLEL_L_X63Y26 CLEL_R_X63Y26 CLEL_L_X59Y182 CLEL_R_X59Y182 CLE_M_X45Y107 CLEL_R_X45Y107 CLE_M_X44Y8 CLEL_R_X44Y8 CLE_M_X20Y15 CLEL_R_X20Y15 
 Number of Nodes with overlaps = 12815
 Number of Nodes with overlaps = 10267
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLE_M_X50Y97 CLEL_R_X50Y97 CLE_M_X43Y243 CLE_M_X38Y91 CLEL_R_X38Y91 CLEL_L_X64Y98 CLEL_R_X64Y98 CLEL_L_X55Y63 CLEL_R_X55Y63 CLE_M_X28Y217 
 Number of Nodes with overlaps = 8237
 Number of Nodes with overlaps = 4000
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLE_M_X33Y18 CLEL_R_X33Y18 CLE_M_X50Y232 CLEL_R_X50Y232 CLE_M_X33Y239 CLEL_R_X33Y239 CLE_M_X25Y49 CLEL_R_X25Y49 CLEL_L_X63Y92 CLEL_R_X63Y92 
 Number of Nodes with overlaps = 2648
 Number of Nodes with overlaps = 2069
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLE_M_R_X62Y64 CLEL_R_X62Y64 CLE_M_X54Y180 CLEL_R_X54Y180 CLE_M_X43Y259 CLE_M_X41Y120 CLEL_R_X41Y120 CLE_M_X35Y90 CLEL_R_X35Y90 CLE_M_X31Y30 
 Number of Nodes with overlaps = 1509
 Number of Nodes with overlaps = 993
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLEL_L_X61Y239 CLEL_R_X61Y239 CLEL_L_X55Y239 CLEL_R_X55Y239 CLEL_L_X63Y59 CLEL_R_X63Y59 CLE_M_R_X62Y89 CLEL_R_X62Y89 CLEL_R_X60Y36 CLEL_R_X60Y72 
 Number of Nodes with overlaps = 613
 Number of Nodes with overlaps = 448
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLE_M_X12Y188 CLEL_R_X12Y188 CLE_M_X40Y101 CLE_M_X5Y26 CLEL_R_X5Y26 CLE_M_X54Y71 CLEL_R_X54Y71 CLE_M_X52Y196 CLEL_R_X52Y196 CLEL_R_X48Y180 
 Number of Nodes with overlaps = 255
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: 2d6877daa

Time (s): cpu = 00:27:13 ; elapsed = 00:16:06 . Memory (MB): peak = 5917.000 ; gain = 0.000 ; free physical = 51698 ; free virtual = 59056

Phase 4.3 Additional Iteration for Hold
Phase 4.3 Additional Iteration for Hold | Checksum: 2f8c7689c

Time (s): cpu = 00:27:15 ; elapsed = 00:16:07 . Memory (MB): peak = 5917.000 ; gain = 0.000 ; free physical = 51697 ; free virtual = 59055
Phase 4 Rip-up And Reroute | Checksum: 2f8c7689c

Time (s): cpu = 00:27:16 ; elapsed = 00:16:08 . Memory (MB): peak = 5917.000 ; gain = 0.000 ; free physical = 51697 ; free virtual = 59055

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2f8c7689c

Time (s): cpu = 00:27:17 ; elapsed = 00:16:10 . Memory (MB): peak = 5917.000 ; gain = 0.000 ; free physical = 51696 ; free virtual = 59055

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2f8c7689c

Time (s): cpu = 00:27:18 ; elapsed = 00:16:11 . Memory (MB): peak = 5917.000 ; gain = 0.000 ; free physical = 51696 ; free virtual = 59055
Phase 5 Delay and Skew Optimization | Checksum: 2f8c7689c

Time (s): cpu = 00:27:19 ; elapsed = 00:16:12 . Memory (MB): peak = 5917.000 ; gain = 0.000 ; free physical = 51696 ; free virtual = 59055

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2f8c7689c

Time (s): cpu = 00:27:47 ; elapsed = 00:16:28 . Memory (MB): peak = 5917.000 ; gain = 0.000 ; free physical = 51693 ; free virtual = 59051
Phase 6.1 Hold Fix Iter | Checksum: 2f8c7689c

Time (s): cpu = 00:27:48 ; elapsed = 00:16:29 . Memory (MB): peak = 5917.000 ; gain = 0.000 ; free physical = 51694 ; free virtual = 59052
Phase 6 Post Hold Fix | Checksum: 2f8c7689c

Time (s): cpu = 00:27:49 ; elapsed = 00:16:30 . Memory (MB): peak = 5917.000 ; gain = 0.000 ; free physical = 51693 ; free virtual = 59052

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 13.1856 %
  Global Horizontal Routing Utilization  = 15.9019 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2b68c337c

Time (s): cpu = 00:28:04 ; elapsed = 00:16:41 . Memory (MB): peak = 5967.379 ; gain = 50.379 ; free physical = 51684 ; free virtual = 59042

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2b68c337c

Time (s): cpu = 00:28:05 ; elapsed = 00:16:42 . Memory (MB): peak = 5967.379 ; gain = 50.379 ; free physical = 51680 ; free virtual = 59038

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2b68c337c

Time (s): cpu = 00:28:27 ; elapsed = 00:17:04 . Memory (MB): peak = 5967.379 ; gain = 50.379 ; free physical = 51687 ; free virtual = 59045

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 2b68c337c

Time (s): cpu = 00:28:29 ; elapsed = 00:17:06 . Memory (MB): peak = 5967.379 ; gain = 50.379 ; free physical = 51706 ; free virtual = 59064
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:28:30 ; elapsed = 00:17:06 . Memory (MB): peak = 5967.379 ; gain = 50.379 ; free physical = 51945 ; free virtual = 59303

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:29:09 ; elapsed = 00:17:35 . Memory (MB): peak = 5967.379 ; gain = 50.379 ; free physical = 51941 ; free virtual = 59299
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5967.379 ; gain = 0.000 ; free physical = 51942 ; free virtual = 59300
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:38 ; elapsed = 00:00:13 . Memory (MB): peak = 5967.379 ; gain = 0.000 ; free physical = 51336 ; free virtual = 59179
INFO: [Common 17-1381] The checkpoint '/home/caohy/tpu_kcu105/tpu.runs/impl_1/tpu_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:16 ; elapsed = 00:00:47 . Memory (MB): peak = 5967.379 ; gain = 0.000 ; free physical = 51776 ; free virtual = 59258
INFO: [runtcl-4] Executing : report_drc -file tpu_drc_routed.rpt -pb tpu_drc_routed.pb -rpx tpu_drc_routed.rpx
Command: report_drc -file tpu_drc_routed.rpt -pb tpu_drc_routed.pb -rpx tpu_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 16 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/caohy/tpu_kcu105/tpu.runs/impl_1/tpu_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:12 ; elapsed = 00:00:22 . Memory (MB): peak = 6313.551 ; gain = 346.172 ; free physical = 51561 ; free virtual = 59053
INFO: [runtcl-4] Executing : report_methodology -file tpu_methodology_drc_routed.rpt -pb tpu_methodology_drc_routed.pb -rpx tpu_methodology_drc_routed.rpx
Command: report_methodology -file tpu_methodology_drc_routed.rpt -pb tpu_methodology_drc_routed.pb -rpx tpu_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 16 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/caohy/tpu_kcu105/tpu.runs/impl_1/tpu_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:02:05 ; elapsed = 00:00:34 . Memory (MB): peak = 6313.551 ; gain = 0.000 ; free physical = 51465 ; free virtual = 58959
INFO: [runtcl-4] Executing : report_power -file tpu_power_routed.rpt -pb tpu_power_summary_routed.pb -rpx tpu_power_routed.rpx
Command: report_power -file tpu_power_routed.rpt -pb tpu_power_summary_routed.pb -rpx tpu_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
121 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:02:16 ; elapsed = 00:00:39 . Memory (MB): peak = 6453.000 ; gain = 139.449 ; free physical = 51203 ; free virtual = 58714
INFO: [runtcl-4] Executing : report_route_status -file tpu_route_status.rpt -pb tpu_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file tpu_timing_summary_routed.rpt -pb tpu_timing_summary_routed.pb -rpx tpu_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 16 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 6453.000 ; gain = 0.000 ; free physical = 51119 ; free virtual = 58707
INFO: [runtcl-4] Executing : report_incremental_reuse -file tpu_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file tpu_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 6453.000 ; gain = 0.000 ; free physical = 51115 ; free virtual = 58703
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file tpu_bus_skew_routed.rpt -pb tpu_bus_skew_routed.pb -rpx tpu_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 16 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed May 20 03:04:52 2020...
#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May 21 01:02:22 2020
# Process ID: 3615
# Current directory: /home/caohy/tpu_kcu105/tpu.runs/impl_1
# Command line: vivado -log tpu.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source tpu.tcl -notrace
# Log file: /home/caohy/tpu_kcu105/tpu.runs/impl_1/tpu.vdi
# Journal file: /home/caohy/tpu_kcu105/tpu.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source tpu.tcl -notrace
Command: open_checkpoint tpu_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1472.309 ; gain = 0.000 ; free physical = 59771 ; free virtual = 63597
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2405.840 ; gain = 0.000 ; free physical = 58713 ; free virtual = 62615
INFO: [Netlist 29-17] Analyzing 20870 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 3672.211 ; gain = 319.352 ; free physical = 57512 ; free virtual = 61515
Restored from archive | CPU: 15.560000 secs | Memory: 331.778008 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 3672.211 ; gain = 319.352 ; free physical = 57511 ; free virtual = 61514
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3672.211 ; gain = 0.000 ; free physical = 57542 ; free virtual = 61545
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2590 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 102 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 192 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 320 instances
  RAM16X1S => RAM32X1S (RAMS32): 192 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 192 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 688 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 880 instances
  RAM64X1S => RAM64X1S (RAMS64E): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:49 ; elapsed = 00:01:35 . Memory (MB): peak = 3672.211 ; gain = 2199.902 ; free physical = 57542 ; free virtual = 61545
INFO: [Memdata 28-208] The XPM instance: <radio/radio_transmit/radio_transmit[7].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_transmit/radio_transmit[7].duc/duc_out_fifo_sin>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_transmit/radio_transmit[7].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_transmit/radio_transmit[7].duc/duc_out_fifo_cos>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_transmit/radio_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_transmit/radio_transmit[6].duc/duc_out_fifo_sin>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_transmit/radio_transmit[6].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_transmit/radio_transmit[6].duc/duc_out_fifo_cos>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_transmit/radio_transmit[5].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_transmit/radio_transmit[5].duc/duc_out_fifo_sin>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_transmit/radio_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_transmit/radio_transmit[5].duc/duc_out_fifo_cos>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_transmit/radio_transmit[4].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_transmit/radio_transmit[4].duc/duc_out_fifo_sin>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_transmit/radio_transmit[4].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_transmit/radio_transmit[4].duc/duc_out_fifo_cos>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_transmit/radio_transmit[3].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_transmit/radio_transmit[3].duc/duc_out_fifo_sin>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_transmit/radio_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_transmit/radio_transmit[3].duc/duc_out_fifo_cos>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_transmit/radio_transmit[2].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_transmit/radio_transmit[2].duc/duc_out_fifo_sin>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_transmit/radio_transmit[2].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_transmit/radio_transmit[2].duc/duc_out_fifo_cos>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_receive/radio_receive[7].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_receive/radio_receive[7].ddc/ddc_out_fifo_Q>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_receive/radio_receive[7].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_receive/radio_receive[7].ddc/ddc_out_fifo_I>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_receive/radio_receive[6].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_receive/radio_receive[6].ddc/ddc_out_fifo_Q>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_receive/radio_receive[6].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_receive/radio_receive[6].ddc/ddc_out_fifo_I>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_receive/radio_receive[5].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_receive/radio_receive[5].ddc/ddc_out_fifo_Q>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_receive/radio_receive[5].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_receive/radio_receive[5].ddc/ddc_out_fifo_I>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_receive/radio_receive[4].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_receive/radio_receive[4].ddc/ddc_out_fifo_Q>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_receive/radio_receive[4].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_receive/radio_receive[4].ddc/ddc_out_fifo_I>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_receive/radio_receive[3].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_receive/radio_receive[3].ddc/ddc_out_fifo_Q>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_receive/radio_receive[3].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_receive/radio_receive[3].ddc/ddc_out_fifo_I>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_receive/radio_receive[2].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_receive/radio_receive[2].ddc/ddc_out_fifo_Q>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_receive/radio_receive[2].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_receive/radio_receive[2].ddc/ddc_out_fifo_I>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[7].axis_fifo_tQ>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[7].axis_fifo_tI>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[7].axis_fifo_t8Q>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[7].axis_fifo_t8I>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[6].axis_fifo_tQ>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[6].axis_fifo_tI>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[6].axis_fifo_t8Q>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[6].axis_fifo_t8I>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[5].axis_fifo_tQ>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[5].axis_fifo_tI>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[5].axis_fifo_t8Q>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[5].axis_fifo_t8I>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[4].axis_fifo_tQ>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[4].axis_fifo_tI>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[4].axis_fifo_t8Q>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[4].axis_fifo_t8I>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[3].axis_fifo_tQ>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[3].axis_fifo_tI>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[3].axis_fifo_t8Q>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[3].axis_fifo_t8I>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[2].axis_fifo_tQ>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[2].axis_fifo_tI>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[2].axis_fifo_t8Q>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[2].axis_fifo_t8I>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[1].axis_fifo_tQ>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[1].axis_fifo_tI>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[1].axis_fifo_t8Q>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[1].axis_fifo_t8I>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[0].axis_fifo_tQ>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[0].axis_fifo_tI>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[0].axis_fifo_t8Q>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <buffer[0].axis_fifo_t8I>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force tpu.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
CRITICAL WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more evaluation cores that will cease to function after a certain period of time. This design should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'rs_encoder' (rs_encoder_v9_0_16) was generated using a hardware_evaluation license.
    IP core 'rs_decoder' (rs_decoder_v9_0_17) was generated using a hardware_evaluation license.

Resolution: If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 473 out of 473 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: s_axis_input_tdata[63:0], m_axis_output_tdata[63:0], s_axis_inputI_tvalid[3], s_axis_inputI_tvalid[2], s_axis_inputQ_tready[2], s_axis_inputI_tready[0], s_axis_inputI_tready[6], s_axis_inputI_tlast[5], s_axis_inputI_tlast[2], s_axis_inputI_tready[3], s_axis_inputQ_tready[1], s_axis_inputI_tlast[7], s_axis_inputI_tready[5], s_axis_inputI_tlast[4], s_axis_inputI_tlast[1]... and (the first 15 of 107 listed).
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 473 out of 473 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: s_axis_input_tdata[63:0], m_axis_output_tdata[63:0], s_axis_inputI_tvalid[3], s_axis_inputI_tvalid[2], s_axis_inputQ_tready[2], s_axis_inputI_tready[0], s_axis_inputI_tready[6], s_axis_inputI_tlast[5], s_axis_inputI_tlast[2], s_axis_inputI_tready[3], s_axis_inputQ_tready[1], s_axis_inputI_tlast[7], s_axis_inputI_tready[5], s_axis_inputI_tlast[4], s_axis_inputI_tlast[1]... and (the first 15 of 107 listed).
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[100].qam_gray_bin_reg[100][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[100].qam_gray_bin_reg[100][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[100].qam_gray_bin_reg[100][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[100].qam_gray_bin_reg[100][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[100].qam_gray_bin_reg[100][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[100].qam_gray_bin_reg[100][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[101].qam_gray_bin_reg[101][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[101].qam_gray_bin_reg[101][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[101].qam_gray_bin_reg[101][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[101].qam_gray_bin_reg[101][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[101].qam_gray_bin_reg[101][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[101].qam_gray_bin_reg[101][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[102].qam_gray_bin_reg[102][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[102].qam_gray_bin_reg[102][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[102].qam_gray_bin_reg[102][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[102].qam_gray_bin_reg[102][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[102].qam_gray_bin_reg[102][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[102].qam_gray_bin_reg[102][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[103].qam_gray_bin_reg[103][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[103].qam_gray_bin_reg[103][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[103].qam_gray_bin_reg[103][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[103].qam_gray_bin_reg[103][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[103].qam_gray_bin_reg[103][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[103].qam_gray_bin_reg[103][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[104].qam_gray_bin_reg[104][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[104].qam_gray_bin_reg[104][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[104].qam_gray_bin_reg[104][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[104].qam_gray_bin_reg[104][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[104].qam_gray_bin_reg[104][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[104].qam_gray_bin_reg[104][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[105].qam_gray_bin_reg[105][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[105].qam_gray_bin_reg[105][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[105].qam_gray_bin_reg[105][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[105].qam_gray_bin_reg[105][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[105].qam_gray_bin_reg[105][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[105].qam_gray_bin_reg[105][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[106].qam_gray_bin_reg[106][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[106].qam_gray_bin_reg[106][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[106].qam_gray_bin_reg[106][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[106].qam_gray_bin_reg[106][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[106].qam_gray_bin_reg[106][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[106].qam_gray_bin_reg[106][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[107].qam_gray_bin_reg[107][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[107].qam_gray_bin_reg[107][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[107].qam_gray_bin_reg[107][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[107].qam_gray_bin_reg[107][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[107].qam_gray_bin_reg[107][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[107].qam_gray_bin_reg[107][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[108].qam_gray_bin_reg[108][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[108].qam_gray_bin_reg[108][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[108].qam_gray_bin_reg[108][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[108].qam_gray_bin_reg[108][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[108].qam_gray_bin_reg[108][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[108].qam_gray_bin_reg[108][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[109].qam_gray_bin_reg[109][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[109].qam_gray_bin_reg[109][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[109].qam_gray_bin_reg[109][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[109].qam_gray_bin_reg[109][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[109].qam_gray_bin_reg[109][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[109].qam_gray_bin_reg[109][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[10].qam_gray_bin_reg[10][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[10].qam_gray_bin_reg[10][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[10].qam_gray_bin_reg[10][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[10].qam_gray_bin_reg[10][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[10].qam_gray_bin_reg[10][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[10].qam_gray_bin_reg[10][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[110].qam_gray_bin_reg[110][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[110].qam_gray_bin_reg[110][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[110].qam_gray_bin_reg[110][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[110].qam_gray_bin_reg[110][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[110].qam_gray_bin_reg[110][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[110].qam_gray_bin_reg[110][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[111].qam_gray_bin_reg[111][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[111].qam_gray_bin_reg[111][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[111].qam_gray_bin_reg[111][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[111].qam_gray_bin_reg[111][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[111].qam_gray_bin_reg[111][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[111].qam_gray_bin_reg[111][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[112].qam_gray_bin_reg[112][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[112].qam_gray_bin_reg[112][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[112].qam_gray_bin_reg[112][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[112].qam_gray_bin_reg[112][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[112].qam_gray_bin_reg[112][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[112].qam_gray_bin_reg[112][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[113].qam_gray_bin_reg[113][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[113].qam_gray_bin_reg[113][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[113].qam_gray_bin_reg[113][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[113].qam_gray_bin_reg[113][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[113].qam_gray_bin_reg[113][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[113].qam_gray_bin_reg[113][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[114].qam_gray_bin_reg[114][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[114].qam_gray_bin_reg[114][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[114].qam_gray_bin_reg[114][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[114].qam_gray_bin_reg[114][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[114].qam_gray_bin_reg[114][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[114].qam_gray_bin_reg[114][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[115].qam_gray_bin_reg[115][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[115].qam_gray_bin_reg[115][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[115].qam_gray_bin_reg[115][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[115].qam_gray_bin_reg[115][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[115].qam_gray_bin_reg[115][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[115].qam_gray_bin_reg[115][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[116].qam_gray_bin_reg[116][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[116].qam_gray_bin_reg[116][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[116].qam_gray_bin_reg[116][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[116].qam_gray_bin_reg[116][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[116].qam_gray_bin_reg[116][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[116].qam_gray_bin_reg[116][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[117].qam_gray_bin_reg[117][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[117].qam_gray_bin_reg[117][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[117].qam_gray_bin_reg[117][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[117].qam_gray_bin_reg[117][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[117].qam_gray_bin_reg[117][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[117].qam_gray_bin_reg[117][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[118].qam_gray_bin_reg[118][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[118].qam_gray_bin_reg[118][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[118].qam_gray_bin_reg[118][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[118].qam_gray_bin_reg[118][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[118].qam_gray_bin_reg[118][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[118].qam_gray_bin_reg[118][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[119].qam_gray_bin_reg[119][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[119].qam_gray_bin_reg[119][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[119].qam_gray_bin_reg[119][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[119].qam_gray_bin_reg[119][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[119].qam_gray_bin_reg[119][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[119].qam_gray_bin_reg[119][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[11].qam_gray_bin_reg[11][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[11].qam_gray_bin_reg[11][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[11].qam_gray_bin_reg[11][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[11].qam_gray_bin_reg[11][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[11].qam_gray_bin_reg[11][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[11].qam_gray_bin_reg[11][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[120].qam_gray_bin_reg[120][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[120].qam_gray_bin_reg[120][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[120].qam_gray_bin_reg[120][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[120].qam_gray_bin_reg[120][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[120].qam_gray_bin_reg[120][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[120].qam_gray_bin_reg[120][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[121].qam_gray_bin_reg[121][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[121].qam_gray_bin_reg[121][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[121].qam_gray_bin_reg[121][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[121].qam_gray_bin_reg[121][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[121].qam_gray_bin_reg[121][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[121].qam_gray_bin_reg[121][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[122].qam_gray_bin_reg[122][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[122].qam_gray_bin_reg[122][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[122].qam_gray_bin_reg[122][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[122].qam_gray_bin_reg[122][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[122].qam_gray_bin_reg[122][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[122].qam_gray_bin_reg[122][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[123].qam_gray_bin_reg[123][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[123].qam_gray_bin_reg[123][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[123].qam_gray_bin_reg[123][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[123].qam_gray_bin_reg[123][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[123].qam_gray_bin_reg[123][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[123].qam_gray_bin_reg[123][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[124].qam_gray_bin_reg[124][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[124].qam_gray_bin_reg[124][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[124].qam_gray_bin_reg[124][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[124].qam_gray_bin_reg[124][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[124].qam_gray_bin_reg[124][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[124].qam_gray_bin_reg[124][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[125].qam_gray_bin_reg[125][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[125].qam_gray_bin_reg[125][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[125].qam_gray_bin_reg[125][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[125].qam_gray_bin_reg[125][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[125].qam_gray_bin_reg[125][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[125].qam_gray_bin_reg[125][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[126].qam_gray_bin_reg[126][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[126].qam_gray_bin_reg[126][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[126].qam_gray_bin_reg[126][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[126].qam_gray_bin_reg[126][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[126].qam_gray_bin_reg[126][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[126].qam_gray_bin_reg[126][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[127].qam_gray_bin_reg[127][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[127].qam_gray_bin_reg[127][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[127].qam_gray_bin_reg[127][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[127].qam_gray_bin_reg[127][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[127].qam_gray_bin_reg[127][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[127].qam_gray_bin_reg[127][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[128].qam_gray_bin_reg[128][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[128].qam_gray_bin_reg[128][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[128].qam_gray_bin_reg[128][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[128].qam_gray_bin_reg[128][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[128].qam_gray_bin_reg[128][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[128].qam_gray_bin_reg[128][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[129].qam_gray_bin_reg[129][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[129].qam_gray_bin_reg[129][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[129].qam_gray_bin_reg[129][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[129].qam_gray_bin_reg[129][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[129].qam_gray_bin_reg[129][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[129].qam_gray_bin_reg[129][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[12].qam_gray_bin_reg[12][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[12].qam_gray_bin_reg[12][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[12].qam_gray_bin_reg[12][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[12].qam_gray_bin_reg[12][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[12].qam_gray_bin_reg[12][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[12].qam_gray_bin_reg[12][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[130].qam_gray_bin_reg[130][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[130].qam_gray_bin_reg[130][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[130].qam_gray_bin_reg[130][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[130].qam_gray_bin_reg[130][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[130].qam_gray_bin_reg[130][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[130].qam_gray_bin_reg[130][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[131].qam_gray_bin_reg[131][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[131].qam_gray_bin_reg[131][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[131].qam_gray_bin_reg[131][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[131].qam_gray_bin_reg[131][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[131].qam_gray_bin_reg[131][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[131].qam_gray_bin_reg[131][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[132].qam_gray_bin_reg[132][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[132].qam_gray_bin_reg[132][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[132].qam_gray_bin_reg[132][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[132].qam_gray_bin_reg[132][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[132].qam_gray_bin_reg[132][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[132].qam_gray_bin_reg[132][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[133].qam_gray_bin_reg[133][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[133].qam_gray_bin_reg[133][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[133].qam_gray_bin_reg[133][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[133].qam_gray_bin_reg[133][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[133].qam_gray_bin_reg[133][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[133].qam_gray_bin_reg[133][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[134].qam_gray_bin_reg[134][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[134].qam_gray_bin_reg[134][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[134].qam_gray_bin_reg[134][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[134].qam_gray_bin_reg[134][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[134].qam_gray_bin_reg[134][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[134].qam_gray_bin_reg[134][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[135].qam_gray_bin_reg[135][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[135].qam_gray_bin_reg[135][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[135].qam_gray_bin_reg[135][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[135].qam_gray_bin_reg[135][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[135].qam_gray_bin_reg[135][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[135].qam_gray_bin_reg[135][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[136].qam_gray_bin_reg[136][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[136].qam_gray_bin_reg[136][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[136].qam_gray_bin_reg[136][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[136].qam_gray_bin_reg[136][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[136].qam_gray_bin_reg[136][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[136].qam_gray_bin_reg[136][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[137].qam_gray_bin_reg[137][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[137].qam_gray_bin_reg[137][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[137].qam_gray_bin_reg[137][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[137].qam_gray_bin_reg[137][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[137].qam_gray_bin_reg[137][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[137].qam_gray_bin_reg[137][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[138].qam_gray_bin_reg[138][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[138].qam_gray_bin_reg[138][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[138].qam_gray_bin_reg[138][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[138].qam_gray_bin_reg[138][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[138].qam_gray_bin_reg[138][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[138].qam_gray_bin_reg[138][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[139].qam_gray_bin_reg[139][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[139].qam_gray_bin_reg[139][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[139].qam_gray_bin_reg[139][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[139].qam_gray_bin_reg[139][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[139].qam_gray_bin_reg[139][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[139].qam_gray_bin_reg[139][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[13].qam_gray_bin_reg[13][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[13].qam_gray_bin_reg[13][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[13].qam_gray_bin_reg[13][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[13].qam_gray_bin_reg[13][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[13].qam_gray_bin_reg[13][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[13].qam_gray_bin_reg[13][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[140].qam_gray_bin_reg[140][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[140].qam_gray_bin_reg[140][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[140].qam_gray_bin_reg[140][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[140].qam_gray_bin_reg[140][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[140].qam_gray_bin_reg[140][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[140].qam_gray_bin_reg[140][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[141].qam_gray_bin_reg[141][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[141].qam_gray_bin_reg[141][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[141].qam_gray_bin_reg[141][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[141].qam_gray_bin_reg[141][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[141].qam_gray_bin_reg[141][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[141].qam_gray_bin_reg[141][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[142].qam_gray_bin_reg[142][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[142].qam_gray_bin_reg[142][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[142].qam_gray_bin_reg[142][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[142].qam_gray_bin_reg[142][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[142].qam_gray_bin_reg[142][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[142].qam_gray_bin_reg[142][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[143].qam_gray_bin_reg[143][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[143].qam_gray_bin_reg[143][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[143].qam_gray_bin_reg[143][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[143].qam_gray_bin_reg[143][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[143].qam_gray_bin_reg[143][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[143].qam_gray_bin_reg[143][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[144].qam_gray_bin_reg[144][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[144].qam_gray_bin_reg[144][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[144].qam_gray_bin_reg[144][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[144].qam_gray_bin_reg[144][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[144].qam_gray_bin_reg[144][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[144].qam_gray_bin_reg[144][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[145].qam_gray_bin_reg[145][3]_i_1_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[145].qam_gray_bin_reg[145][3]_i_1/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[145].qam_gray_bin_reg[145][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[145].qam_gray_bin_reg[145][6]_i_2_n_0 is a gated clock net sourced by a combinational pin layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[145].qam_gray_bin_reg[145][6]_i_2/O, cell layer1/layer1_receive/layer1_receive_lane[0].eqam/qam_gray_bin_process[145].qam_gray_bin_reg[145][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC PDRC-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 5441 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 101 Warnings, 1 Critical Warnings and 3 Errors encountered.
write_bitstream failed
write_bitstream: Time (s): cpu = 00:00:57 ; elapsed = 00:00:20 . Memory (MB): peak = 4395.809 ; gain = 723.598 ; free physical = 57259 ; free virtual = 61265
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Thu May 21 01:04:42 2020...
