Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Jan 23 17:04:31 2023
| Host         : DIGITAL-55 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file regfile_top_timing_summary_routed.rpt -pb regfile_top_timing_summary_routed.pb -rpx regfile_top_timing_summary_routed.rpx -warn_on_violation
| Design       : regfile_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.586        0.000                      0                  724        0.097        0.000                      0                  724        3.750        0.000                       0                   184  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.586        0.000                      0                  724        0.097        0.000                      0                  724        3.750        0.000                       0                   184  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.586ns  (required time - arrival time)
  Source:                 register_file/readData1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/register_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 1.755ns (25.004%)  route 5.264ns (74.996%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.626     5.147    register_file/clk_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  register_file/readData1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     5.665 r  register_file/readData1_reg[0]/Q
                         net (fo=21, routed)          1.491     7.156    register_file/readData1[0]
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.280 r  register_file/register_reg_r1_0_31_0_5_i_45/O
                         net (fo=4, routed)           0.909     8.189    register_file/register_reg_r1_0_31_0_5_i_45_n_0
    SLICE_X10Y22         LUT3 (Prop_lut3_I1_O)        0.150     8.339 r  register_file/register_reg_r1_0_31_0_5_i_37/O
                         net (fo=2, routed)           0.899     9.238    register_file/register_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.328     9.566 r  register_file/readData2[7]_i_6/O
                         net (fo=1, routed)           0.000     9.566    register_file/readData2[7]_i_6_n_0
    SLICE_X13Y20         MUXF7 (Prop_muxf7_I0_O)      0.212     9.778 r  register_file/readData2_reg[7]_i_5/O
                         net (fo=2, routed)           0.745    10.523    register_file/readData2_reg[7]_i_5_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I5_O)        0.299    10.822 r  register_file/register_reg_r1_0_31_6_11_i_7/O
                         net (fo=1, routed)           0.501    11.324    register_file/register_reg_r1_0_31_6_11_i_7_n_0
    SLICE_X6Y16          LUT5 (Prop_lut5_I0_O)        0.124    11.448 r  register_file/register_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.719    12.166    register_file/register_reg_r1_0_31_6_11/DIA1
    SLICE_X10Y16         RAMD32                                       r  register_file/register_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.444    14.785    register_file/register_reg_r1_0_31_6_11/WCLK
    SLICE_X10Y16         RAMD32                                       r  register_file/register_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X10Y16         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.752    register_file/register_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             2.726ns  (required time - arrival time)
  Source:                 register_file/readData1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/register_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 1.755ns (25.516%)  route 5.123ns (74.484%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.626     5.147    register_file/clk_IBUF_BUFG
    SLICE_X6Y17          FDRE                                         r  register_file/readData1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     5.665 r  register_file/readData1_reg[0]/Q
                         net (fo=21, routed)          1.491     7.156    register_file/readData1[0]
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.280 r  register_file/register_reg_r1_0_31_0_5_i_45/O
                         net (fo=4, routed)           0.909     8.189    register_file/register_reg_r1_0_31_0_5_i_45_n_0
    SLICE_X10Y22         LUT3 (Prop_lut3_I1_O)        0.150     8.339 r  register_file/register_reg_r1_0_31_0_5_i_37/O
                         net (fo=2, routed)           0.899     9.238    register_file/register_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.328     9.566 r  register_file/readData2[7]_i_6/O
                         net (fo=1, routed)           0.000     9.566    register_file/readData2[7]_i_6_n_0
    SLICE_X13Y20         MUXF7 (Prop_muxf7_I0_O)      0.212     9.778 r  register_file/readData2_reg[7]_i_5/O
                         net (fo=2, routed)           0.745    10.523    register_file/readData2_reg[7]_i_5_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I5_O)        0.299    10.822 r  register_file/register_reg_r1_0_31_6_11_i_7/O
                         net (fo=1, routed)           0.501    11.324    register_file/register_reg_r1_0_31_6_11_i_7_n_0
    SLICE_X6Y16          LUT5 (Prop_lut5_I0_O)        0.124    11.448 r  register_file/register_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.578    12.025    register_file/register_reg_r2_0_31_6_11/DIA1
    SLICE_X10Y17         RAMD32                                       r  register_file/register_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.443    14.784    register_file/register_reg_r2_0_31_6_11/WCLK
    SLICE_X10Y17         RAMD32                                       r  register_file/register_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X10Y17         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.751    register_file/register_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                         -12.025    
  -------------------------------------------------------------------
                         slack                                  2.726    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 register_file/readData2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/register_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 1.693ns (24.541%)  route 5.206ns (75.459%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.629     5.150    register_file/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  register_file/readData2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  register_file/readData2_reg[1]/Q
                         net (fo=93, routed)          1.980     7.586    register_file/readData2[1]
    SLICE_X12Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.710 r  register_file/readData2[31]_i_17/O
                         net (fo=3, routed)           0.691     8.401    register_file/readData2[31]_i_17_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I2_O)        0.150     8.551 r  register_file/readData2[27]_i_8/O
                         net (fo=2, routed)           1.151     9.702    register_file/readData2[27]_i_8_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I1_O)        0.328    10.030 r  register_file/readData2[23]_i_6/O
                         net (fo=1, routed)           0.000    10.030    register_file/readData2[23]_i_6_n_0
    SLICE_X11Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    10.242 r  register_file/readData2_reg[23]_i_5/O
                         net (fo=2, routed)           0.706    10.948    register_file/readData2_reg[23]_i_5_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.299    11.247 r  register_file/register_reg_r1_0_31_18_23_i_15/O
                         net (fo=1, routed)           0.154    11.401    register_file/register_reg_r1_0_31_18_23_i_15_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.525 r  register_file/register_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.524    12.049    register_file/register_reg_r1_0_31_18_23/DIC1
    SLICE_X2Y25          RAMD32                                       r  register_file/register_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.502    14.843    register_file/register_reg_r1_0_31_18_23/WCLK
    SLICE_X2Y25          RAMD32                                       r  register_file/register_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y25          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.819    register_file/register_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -12.049    
  -------------------------------------------------------------------
                         slack                                  2.770    

Slack (MET) :             2.816ns  (required time - arrival time)
  Source:                 register_file/readData2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/register_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 1.693ns (24.655%)  route 5.174ns (75.345%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.629     5.150    register_file/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  register_file/readData2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  register_file/readData2_reg[1]/Q
                         net (fo=93, routed)          1.980     7.586    register_file/readData2[1]
    SLICE_X12Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.710 r  register_file/readData2[31]_i_17/O
                         net (fo=3, routed)           0.691     8.401    register_file/readData2[31]_i_17_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I2_O)        0.150     8.551 r  register_file/readData2[27]_i_8/O
                         net (fo=2, routed)           1.151     9.702    register_file/readData2[27]_i_8_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I1_O)        0.328    10.030 r  register_file/readData2[23]_i_6/O
                         net (fo=1, routed)           0.000    10.030    register_file/readData2[23]_i_6_n_0
    SLICE_X11Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    10.242 r  register_file/readData2_reg[23]_i_5/O
                         net (fo=2, routed)           0.706    10.948    register_file/readData2_reg[23]_i_5_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.299    11.247 r  register_file/register_reg_r1_0_31_18_23_i_15/O
                         net (fo=1, routed)           0.154    11.401    register_file/register_reg_r1_0_31_18_23_i_15_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.525 r  register_file/register_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.492    12.017    register_file/register_reg_r2_0_31_18_23/DIC1
    SLICE_X2Y24          RAMD32                                       r  register_file/register_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.502    14.843    register_file/register_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y24          RAMD32                                       r  register_file/register_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y24          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.833    register_file/register_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -12.017    
  -------------------------------------------------------------------
                         slack                                  2.816    

Slack (MET) :             2.858ns  (required time - arrival time)
  Source:                 register_file/readData2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/register_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.831ns  (logic 1.721ns (25.193%)  route 5.110ns (74.807%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.629     5.150    register_file/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  register_file/readData2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  register_file/readData2_reg[1]/Q
                         net (fo=93, routed)          1.896     7.502    register_file/readData2[1]
    SLICE_X12Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.626 r  register_file/readData2[29]_i_17/O
                         net (fo=3, routed)           0.803     8.430    register_file/readData2[29]_i_17_n_0
    SLICE_X12Y24         LUT5 (Prop_lut5_I2_O)        0.150     8.580 r  register_file/readData2[25]_i_8/O
                         net (fo=2, routed)           0.617     9.197    register_file/readData2[25]_i_8_n_0
    SLICE_X10Y23         LUT6 (Prop_lut6_I1_O)        0.328     9.525 r  register_file/readData2[21]_i_6/O
                         net (fo=1, routed)           0.000     9.525    register_file/readData2[21]_i_6_n_0
    SLICE_X10Y23         MUXF7 (Prop_muxf7_I0_O)      0.241     9.766 r  register_file/readData2_reg[21]_i_5/O
                         net (fo=2, routed)           0.689    10.455    register_file/readData2_reg[21]_i_5_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I5_O)        0.298    10.753 r  register_file/register_reg_r1_0_31_18_23_i_11/O
                         net (fo=1, routed)           0.491    11.244    register_file/register_reg_r1_0_31_18_23_i_11_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I0_O)        0.124    11.368 r  register_file/register_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.613    11.982    register_file/register_reg_r1_0_31_18_23/DIB1
    SLICE_X2Y25          RAMD32                                       r  register_file/register_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.502    14.843    register_file/register_reg_r1_0_31_18_23/WCLK
    SLICE_X2Y25          RAMD32                                       r  register_file/register_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y25          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.840    register_file/register_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -11.982    
  -------------------------------------------------------------------
                         slack                                  2.858    

Slack (MET) :             2.868ns  (required time - arrival time)
  Source:                 register_file/readData1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/register_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.823ns  (logic 1.713ns (25.106%)  route 5.110ns (74.894%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.630     5.151    register_file/clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  register_file/readData1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  register_file/readData1_reg[3]/Q
                         net (fo=17, routed)          1.673     7.280    register_file/readData1[3]
    SLICE_X11Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.404 r  register_file/readData2[29]_i_16/O
                         net (fo=4, routed)           0.765     8.169    register_file/readData2[29]_i_16_n_0
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.150     8.319 r  register_file/readData2[9]_i_8/O
                         net (fo=2, routed)           1.035     9.354    register_file/readData2[9]_i_8_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I1_O)        0.348     9.702 r  register_file/readData2[5]_i_6/O
                         net (fo=1, routed)           0.000     9.702    register_file/readData2[5]_i_6_n_0
    SLICE_X13Y19         MUXF7 (Prop_muxf7_I0_O)      0.212     9.914 r  register_file/readData2_reg[5]_i_5/O
                         net (fo=2, routed)           0.743    10.657    register_file/readData2_reg[5]_i_5_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.299    10.956 r  register_file/register_reg_r1_0_31_0_5_i_19/O
                         net (fo=1, routed)           0.403    11.359    register_file/register_reg_r1_0_31_0_5_i_19_n_0
    SLICE_X5Y16          LUT5 (Prop_lut5_I0_O)        0.124    11.483 r  register_file/register_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.491    11.974    register_file/register_reg_r2_0_31_0_5/DIC1
    SLICE_X2Y17          RAMD32                                       r  register_file/register_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.511    14.852    register_file/register_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y17          RAMD32                                       r  register_file/register_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y17          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.842    register_file/register_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                  2.868    

Slack (MET) :             2.885ns  (required time - arrival time)
  Source:                 register_file/readData2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/register_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 1.693ns (24.982%)  route 5.084ns (75.018%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.629     5.150    register_file/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  register_file/readData2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  register_file/readData2_reg[1]/Q
                         net (fo=93, routed)          1.896     7.502    register_file/readData2[1]
    SLICE_X12Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.626 r  register_file/readData2[29]_i_17/O
                         net (fo=3, routed)           0.803     8.430    register_file/readData2[29]_i_17_n_0
    SLICE_X12Y24         LUT5 (Prop_lut5_I2_O)        0.150     8.580 r  register_file/readData2[25]_i_8/O
                         net (fo=2, routed)           0.849     9.429    register_file/readData2[25]_i_8_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.328     9.757 r  register_file/readData2[25]_i_6/O
                         net (fo=1, routed)           0.000     9.757    register_file/readData2[25]_i_6_n_0
    SLICE_X11Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     9.969 r  register_file/readData2_reg[25]_i_5/O
                         net (fo=2, routed)           0.525    10.494    register_file/readData2_reg[25]_i_5_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I5_O)        0.299    10.793 r  register_file/register_reg_r1_0_31_24_29_i_7/O
                         net (fo=1, routed)           0.517    11.309    register_file/register_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I0_O)        0.124    11.433 r  register_file/register_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.494    11.927    register_file/register_reg_r1_0_31_24_29/DIA1
    SLICE_X2Y26          RAMD32                                       r  register_file/register_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.504    14.845    register_file/register_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y26          RAMD32                                       r  register_file/register_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X2Y26          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.812    register_file/register_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -11.927    
  -------------------------------------------------------------------
                         slack                                  2.885    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 register_file/readData2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/register_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 1.601ns (23.853%)  route 5.111ns (76.147%))
  Logic Levels:           6  (LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.629     5.150    register_file/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  register_file/readData2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.419     5.569 r  register_file/readData2_reg[3]/Q
                         net (fo=102, routed)         2.255     7.825    register_file/readData2[3]
    SLICE_X15Y25         LUT6 (Prop_lut6_I0_O)        0.299     8.124 r  register_file/readData2[29]_i_11/O
                         net (fo=2, routed)           0.669     8.792    register_file/readData2[29]_i_11_n_0
    SLICE_X14Y25         LUT5 (Prop_lut5_I0_O)        0.124     8.916 r  register_file/readData2[13]_i_10/O
                         net (fo=2, routed)           0.802     9.718    register_file/readData2[13]_i_10_n_0
    SLICE_X14Y19         LUT5 (Prop_lut5_I2_O)        0.124     9.842 r  register_file/readData2[9]_i_7/O
                         net (fo=1, routed)           0.000     9.842    register_file/readData2[9]_i_7_n_0
    SLICE_X14Y19         MUXF7 (Prop_muxf7_I1_O)      0.214    10.056 r  register_file/readData2_reg[9]_i_5/O
                         net (fo=2, routed)           0.445    10.500    register_file/readData2_reg[9]_i_5_n_0
    SLICE_X14Y18         LUT6 (Prop_lut6_I5_O)        0.297    10.797 r  register_file/register_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.287    11.084    register_file/register_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.124    11.208 r  register_file/register_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.654    11.862    register_file/register_reg_r1_0_31_6_11/DIB1
    SLICE_X10Y16         RAMD32                                       r  register_file/register_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.444    14.785    register_file/register_reg_r1_0_31_6_11/WCLK
    SLICE_X10Y16         RAMD32                                       r  register_file/register_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X10Y16         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.782    register_file/register_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 register_file/readData2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/register_reg_r2_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 1.601ns (23.857%)  route 5.110ns (76.143%))
  Logic Levels:           6  (LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.629     5.150    register_file/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  register_file/readData2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.419     5.569 r  register_file/readData2_reg[3]/Q
                         net (fo=102, routed)         2.255     7.825    register_file/readData2[3]
    SLICE_X15Y25         LUT6 (Prop_lut6_I0_O)        0.299     8.124 r  register_file/readData2[29]_i_11/O
                         net (fo=2, routed)           0.669     8.792    register_file/readData2[29]_i_11_n_0
    SLICE_X14Y25         LUT5 (Prop_lut5_I0_O)        0.124     8.916 r  register_file/readData2[13]_i_10/O
                         net (fo=2, routed)           0.802     9.718    register_file/readData2[13]_i_10_n_0
    SLICE_X14Y19         LUT5 (Prop_lut5_I2_O)        0.124     9.842 r  register_file/readData2[9]_i_7/O
                         net (fo=1, routed)           0.000     9.842    register_file/readData2[9]_i_7_n_0
    SLICE_X14Y19         MUXF7 (Prop_muxf7_I1_O)      0.214    10.056 r  register_file/readData2_reg[9]_i_5/O
                         net (fo=2, routed)           0.445    10.500    register_file/readData2_reg[9]_i_5_n_0
    SLICE_X14Y18         LUT6 (Prop_lut6_I5_O)        0.297    10.797 r  register_file/register_reg_r1_0_31_6_11_i_11/O
                         net (fo=1, routed)           0.287    11.084    register_file/register_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.124    11.208 r  register_file/register_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.653    11.861    register_file/register_reg_r2_0_31_6_11/DIB1
    SLICE_X10Y17         RAMD32                                       r  register_file/register_reg_r2_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.443    14.784    register_file/register_reg_r2_0_31_6_11/WCLK
    SLICE_X10Y17         RAMD32                                       r  register_file/register_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X10Y17         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.781    register_file/register_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -11.861    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 register_file/readData1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/register_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 1.686ns (24.989%)  route 5.061ns (75.011%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.629     5.150    register_file/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  register_file/readData1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  register_file/readData1_reg[1]/Q
                         net (fo=19, routed)          1.202     6.808    register_file/readData1[1]
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.124     6.932 r  register_file/readData2[28]_i_16/O
                         net (fo=4, routed)           0.878     7.810    register_file/readData2[28]_i_16_n_0
    SLICE_X9Y20          LUT3 (Prop_lut3_I1_O)        0.150     7.960 r  register_file/readData2[8]_i_8/O
                         net (fo=2, routed)           1.216     9.177    register_file/readData2[8]_i_8_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.326     9.503 r  register_file/readData2[8]_i_6/O
                         net (fo=1, routed)           0.000     9.503    register_file/readData2[8]_i_6_n_0
    SLICE_X2Y18          MUXF7 (Prop_muxf7_I0_O)      0.209     9.712 r  register_file/readData2_reg[8]_i_5/O
                         net (fo=2, routed)           0.764    10.475    register_file/readData2_reg[8]_i_5_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.297    10.772 r  register_file/register_reg_r1_0_31_6_11_i_13/O
                         net (fo=1, routed)           0.501    11.273    register_file/register_reg_r1_0_31_6_11_i_13_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I0_O)        0.124    11.397 r  register_file/register_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.500    11.897    register_file/register_reg_r1_0_31_6_11/DIB0
    SLICE_X10Y16         RAMD32                                       r  register_file/register_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.444    14.785    register_file/register_reg_r1_0_31_6_11/WCLK
    SLICE_X10Y16         RAMD32                                       r  register_file/register_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X10Y16         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.825    register_file/register_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -11.897    
  -------------------------------------------------------------------
                         slack                                  2.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 register_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/register_reg_r2_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.662%)  route 0.304ns (68.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  register_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  register_reg[10]/Q
                         net (fo=99, routed)          0.304     1.914    register_file/register_reg_r2_0_31_0_5/ADDRD0
    SLICE_X2Y17          RAMD32                                       r  register_file/register_reg_r2_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.858     1.985    register_file/register_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y17          RAMD32                                       r  register_file/register_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.478     1.507    
    SLICE_X2Y17          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.817    register_file/register_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 register_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/register_reg_r2_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.662%)  route 0.304ns (68.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  register_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  register_reg[10]/Q
                         net (fo=99, routed)          0.304     1.914    register_file/register_reg_r2_0_31_0_5/ADDRD0
    SLICE_X2Y17          RAMD32                                       r  register_file/register_reg_r2_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.858     1.985    register_file/register_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y17          RAMD32                                       r  register_file/register_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.478     1.507    
    SLICE_X2Y17          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.817    register_file/register_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 register_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/register_reg_r2_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.662%)  route 0.304ns (68.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  register_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  register_reg[10]/Q
                         net (fo=99, routed)          0.304     1.914    register_file/register_reg_r2_0_31_0_5/ADDRD0
    SLICE_X2Y17          RAMD32                                       r  register_file/register_reg_r2_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.858     1.985    register_file/register_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y17          RAMD32                                       r  register_file/register_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.478     1.507    
    SLICE_X2Y17          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.817    register_file/register_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 register_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/register_reg_r2_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.662%)  route 0.304ns (68.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  register_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  register_reg[10]/Q
                         net (fo=99, routed)          0.304     1.914    register_file/register_reg_r2_0_31_0_5/ADDRD0
    SLICE_X2Y17          RAMD32                                       r  register_file/register_reg_r2_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.858     1.985    register_file/register_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y17          RAMD32                                       r  register_file/register_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.478     1.507    
    SLICE_X2Y17          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.817    register_file/register_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 register_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/register_reg_r2_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.662%)  route 0.304ns (68.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  register_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  register_reg[10]/Q
                         net (fo=99, routed)          0.304     1.914    register_file/register_reg_r2_0_31_0_5/ADDRD0
    SLICE_X2Y17          RAMD32                                       r  register_file/register_reg_r2_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.858     1.985    register_file/register_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y17          RAMD32                                       r  register_file/register_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.478     1.507    
    SLICE_X2Y17          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.817    register_file/register_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 register_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/register_reg_r2_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.662%)  route 0.304ns (68.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  register_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  register_reg[10]/Q
                         net (fo=99, routed)          0.304     1.914    register_file/register_reg_r2_0_31_0_5/ADDRD0
    SLICE_X2Y17          RAMD32                                       r  register_file/register_reg_r2_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.858     1.985    register_file/register_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y17          RAMD32                                       r  register_file/register_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.478     1.507    
    SLICE_X2Y17          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.817    register_file/register_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 register_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/register_reg_r2_0_31_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.662%)  route 0.304ns (68.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  register_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  register_reg[10]/Q
                         net (fo=99, routed)          0.304     1.914    register_file/register_reg_r2_0_31_0_5/ADDRD0
    SLICE_X2Y17          RAMS32                                       r  register_file/register_reg_r2_0_31_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.858     1.985    register_file/register_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y17          RAMS32                                       r  register_file/register_reg_r2_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.478     1.507    
    SLICE_X2Y17          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.817    register_file/register_reg_r2_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 register_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/register_reg_r2_0_31_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.662%)  route 0.304ns (68.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  register_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  register_reg[10]/Q
                         net (fo=99, routed)          0.304     1.914    register_file/register_reg_r2_0_31_0_5/ADDRD0
    SLICE_X2Y17          RAMS32                                       r  register_file/register_reg_r2_0_31_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.858     1.985    register_file/register_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y17          RAMS32                                       r  register_file/register_reg_r2_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.478     1.507    
    SLICE_X2Y17          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.817    register_file/register_reg_r2_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 register_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/register_reg_r2_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.195%)  route 0.342ns (70.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  register_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  register_reg[11]/Q
                         net (fo=99, routed)          0.342     1.951    register_file/register_reg_r2_0_31_0_5/ADDRD1
    SLICE_X2Y17          RAMD32                                       r  register_file/register_reg_r2_0_31_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.858     1.985    register_file/register_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y17          RAMD32                                       r  register_file/register_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.478     1.507    
    SLICE_X2Y17          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.816    register_file/register_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 register_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/register_reg_r2_0_31_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.195%)  route 0.342ns (70.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  register_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  register_reg[11]/Q
                         net (fo=99, routed)          0.342     1.951    register_file/register_reg_r2_0_31_0_5/ADDRD1
    SLICE_X2Y17          RAMD32                                       r  register_file/register_reg_r2_0_31_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.858     1.985    register_file/register_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y17          RAMD32                                       r  register_file/register_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.478     1.507    
    SLICE_X2Y17          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.816    register_file/register_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y15    btnc_d_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y15    btnc_dd_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y17    btnd_d_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y17    btnd_dd_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y17    btnl_d_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y17    btnl_dd_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y15    os_d/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y15    os_d/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y17    register_file/readData2_reg[2]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    register_file/register_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    register_file/register_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    register_file/register_reg_r1_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    register_file/register_reg_r1_0_31_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    register_file/register_reg_r1_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    register_file/register_reg_r1_0_31_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    register_file/register_reg_r1_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y25   register_file/register_reg_r1_0_31_30_31/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y25   register_file/register_reg_r1_0_31_30_31/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y25   register_file/register_reg_r1_0_31_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    register_file/register_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    register_file/register_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    register_file/register_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    register_file/register_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    register_file/register_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    register_file/register_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    register_file/register_reg_r1_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    register_file/register_reg_r1_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    register_file/register_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y25   register_file/register_reg_r1_0_31_30_31/RAMA/CLK



