[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   5522       tick       4641656       1840662       1788398       4641656 
      2   5522       tick       6848542       2834940       2818034       6848542 
      3   5522       tick       6870744       2838697       2819075       6870744 
      4   5522       tick       6865160       2837854       2818655       6865160 
      5   5522       tick       6862979       2838931       2822598       6862979 
      6   5522       tick       6865270       2839031       2822269       6865270 
      7   5522       tick       6868938       2838970       2822551       6868938 
      8   5522       tick       6853016       2835701       2817681       6853016 
      9   5522       tick       6838956       2826372       2801200       6838956 
     10   5522       tick       6867339       2837662       2817190       6867339 
     11   5522       tick       6854694       2833532       2807474       6854694 
     12   5522       tick       6860934       2837868       2820173       6860934 
     13   5522       tick       6869117       2836591       2819744       6869117 
     14   5522       tick       6872913       2840404       2824060       6872913 
     15   5522       tick       6875843       2839106       2819661       6875843 
     16   5522       tick       6858094       2834323       2809450       6858094 
     17   5522       tick       6843292       2830360       2801711       6843292 
     18   5522       tick       6807746       2817232       2773314       6807746 
     19   5522       exit       3657046       1512085       1489045       3657046 
