Analysis & Synthesis report for em_project
Wed Mar 10 11:56:15 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component|altsyncram_1si1:auto_generated|altsyncram_m8k2:altsyncram1
 15. Parameter Settings for User Entity Instance: refresh_pll_720p:REFRESH_PLL_CLK_720p|refresh_pll_720p_0002:refresh_pll_720p_inst|altera_pll:altera_pll_i
 16. Parameter Settings for User Entity Instance: vtc:VGA_VTC
 17. Parameter Settings for User Entity Instance: pixel_gen:PIXEL_GEN
 18. Parameter Settings for User Entity Instance: pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component
 19. Parameter Settings for Inferred Entity Instance: pixel_gen:PIXEL_GEN|lpm_divide:Mod0
 20. Parameter Settings for Inferred Entity Instance: pixel_gen:PIXEL_GEN|lpm_divide:Mod1
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "refresh_pll_720p:REFRESH_PLL_CLK_720p"
 23. Port Connectivity Checks: "reset:RESET"
 24. In-System Memory Content Editor Settings
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Mar 10 11:56:15 2021           ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                   ; em_project                                      ;
; Top-level Entity Name           ; em_project                                      ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 201                                             ;
; Total pins                      ; 54                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,536                                           ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; em_project         ; em_project         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                     ; Library          ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+
; ../src/vtc.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project/src/vtc.sv                                                                 ;                  ;
; ../src/reset.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project/src/reset.sv                                                               ;                  ;
; ../src/pixel_gen.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project/src/pixel_gen.sv                                                           ;                  ;
; ../src/em_project.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv                                                          ;                  ;
; refresh_pll_720p.v                                                 ; yes             ; User Wizard-Generated File                   ; C:/Users/elena/Documents/quartus_workspace/em_project/quartus/refresh_pll_720p.v                                                 ; refresh_pll_720p ;
; refresh_pll_720p/refresh_pll_720p_0002.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/elena/Documents/quartus_workspace/em_project/quartus/refresh_pll_720p/refresh_pll_720p_0002.v                           ; refresh_pll_720p ;
; ../src/rom_data.mif                                                ; yes             ; User Memory Initialization File              ; C:/Users/elena/Documents/quartus_workspace/em_project/src/rom_data.mif                                                           ;                  ;
; rom_p4.v                                                           ; yes             ; User Wizard-Generated File                   ; C:/Users/elena/Documents/quartus_workspace/em_project/quartus/rom_p4.v                                                           ;                  ;
; /users/elena/documents/quartus_workspace/em_project/src/params.vh  ; yes             ; Auto-Found Unspecified File                  ; /users/elena/documents/quartus_workspace/em_project/src/params.vh                                                                ;                  ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v                                                                   ;                  ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                 ;                  ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                          ;                  ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                    ;                  ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                 ;                  ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                 ;                  ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                  ;                  ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altrom.inc                                                                     ;                  ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altram.inc                                                                     ;                  ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                   ;                  ;
; db/altsyncram_1si1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/altsyncram_1si1.tdf                                             ;                  ;
; db/altsyncram_m8k2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/altsyncram_m8k2.tdf                                             ;                  ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                            ;                  ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                  ;                  ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                              ;                  ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                 ;                  ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                    ; altera_sld       ;
; db/ip/sld6053f129/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/ip/sld6053f129/alt_sld_fab.v                                    ; alt_sld_fab      ;
; db/ip/sld6053f129/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/ip/sld6053f129/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab      ;
; db/ip/sld6053f129/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/ip/sld6053f129/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab      ;
; db/ip/sld6053f129/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/ip/sld6053f129/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab      ;
; db/ip/sld6053f129/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/ip/sld6053f129/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab      ;
; db/ip/sld6053f129/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/ip/sld6053f129/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab      ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                               ;                  ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                 ;                  ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/abs_divider.inc                                                                ;                  ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                            ;                  ;
; db/lpm_divide_n3m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/lpm_divide_n3m.tdf                                              ;                  ;
; db/sign_div_unsign_qlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/sign_div_unsign_qlh.tdf                                         ;                  ;
; db/alt_u_div_qve.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/alt_u_div_qve.tdf                                               ;                  ;
; db/lpm_divide_m3m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/lpm_divide_m3m.tdf                                              ;                  ;
; db/sign_div_unsign_plh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/sign_div_unsign_plh.tdf                                         ;                  ;
; db/alt_u_div_ove.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/alt_u_div_ove.tdf                                               ;                  ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 271                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 452                      ;
;     -- 7 input functions                    ; 5                        ;
;     -- 6 input functions                    ; 54                       ;
;     -- 5 input functions                    ; 39                       ;
;     -- 4 input functions                    ; 61                       ;
;     -- <=3 input functions                  ; 293                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 201                      ;
;                                             ;                          ;
; I/O pins                                    ; 54                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 1536                     ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 187                      ;
; Total fan-out                               ; 2627                     ;
; Average fan-out                             ; 3.30                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+------------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                       ; Library Name     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+------------------+
; |em_project                                                                                                                             ; 452 (3)             ; 201 (0)                   ; 1536              ; 0          ; 54   ; 0            ; |em_project                                                                                                                                                                                                                                                                                                                                            ; em_project                        ; work             ;
;    |pixel_gen:PIXEL_GEN|                                                                                                                ; 289 (59)            ; 84 (33)                   ; 1536              ; 0          ; 0    ; 0            ; |em_project|pixel_gen:PIXEL_GEN                                                                                                                                                                                                                                                                                                                        ; pixel_gen                         ; work             ;
;       |lpm_divide:Mod0|                                                                                                                 ; 91 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project|pixel_gen:PIXEL_GEN|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                        ; lpm_divide                        ; work             ;
;          |lpm_divide_n3m:auto_generated|                                                                                                ; 91 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project|pixel_gen:PIXEL_GEN|lpm_divide:Mod0|lpm_divide_n3m:auto_generated                                                                                                                                                                                                                                                                          ; lpm_divide_n3m                    ; work             ;
;             |sign_div_unsign_qlh:divider|                                                                                               ; 91 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project|pixel_gen:PIXEL_GEN|lpm_divide:Mod0|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                              ; sign_div_unsign_qlh               ; work             ;
;                |alt_u_div_qve:divider|                                                                                                  ; 91 (91)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project|pixel_gen:PIXEL_GEN|lpm_divide:Mod0|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider                                                                                                                                                                                                                        ; alt_u_div_qve                     ; work             ;
;       |lpm_divide:Mod1|                                                                                                                 ; 98 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project|pixel_gen:PIXEL_GEN|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                        ; lpm_divide                        ; work             ;
;          |lpm_divide_m3m:auto_generated|                                                                                                ; 98 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project|pixel_gen:PIXEL_GEN|lpm_divide:Mod1|lpm_divide_m3m:auto_generated                                                                                                                                                                                                                                                                          ; lpm_divide_m3m                    ; work             ;
;             |sign_div_unsign_plh:divider|                                                                                               ; 98 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project|pixel_gen:PIXEL_GEN|lpm_divide:Mod1|lpm_divide_m3m:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                              ; sign_div_unsign_plh               ; work             ;
;                |alt_u_div_ove:divider|                                                                                                  ; 98 (98)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project|pixel_gen:PIXEL_GEN|lpm_divide:Mod1|lpm_divide_m3m:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider                                                                                                                                                                                                                        ; alt_u_div_ove                     ; work             ;
;       |rom_p4:ROM|                                                                                                                      ; 41 (0)              ; 51 (0)                    ; 1536              ; 0          ; 0    ; 0            ; |em_project|pixel_gen:PIXEL_GEN|rom_p4:ROM                                                                                                                                                                                                                                                                                                             ; rom_p4                            ; work             ;
;          |altsyncram:altsyncram_component|                                                                                              ; 41 (0)              ; 51 (0)                    ; 1536              ; 0          ; 0    ; 0            ; |em_project|pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                             ; altsyncram                        ; work             ;
;             |altsyncram_1si1:auto_generated|                                                                                            ; 41 (0)              ; 51 (0)                    ; 1536              ; 0          ; 0    ; 0            ; |em_project|pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component|altsyncram_1si1:auto_generated                                                                                                                                                                                                                                              ; altsyncram_1si1                   ; work             ;
;                |altsyncram_m8k2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |em_project|pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component|altsyncram_1si1:auto_generated|altsyncram_m8k2:altsyncram1                                                                                                                                                                                                                  ; altsyncram_m8k2                   ; work             ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 41 (26)             ; 51 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project|pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component|altsyncram_1si1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work             ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 15 (15)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project|pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component|altsyncram_1si1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                              ; sld_rom_sr                        ; work             ;
;    |refresh_pll_720p:REFRESH_PLL_CLK_720p|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project|refresh_pll_720p:REFRESH_PLL_CLK_720p                                                                                                                                                                                                                                                                                                      ; refresh_pll_720p                  ; refresh_pll_720p ;
;       |refresh_pll_720p_0002:refresh_pll_720p_inst|                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project|refresh_pll_720p:REFRESH_PLL_CLK_720p|refresh_pll_720p_0002:refresh_pll_720p_inst                                                                                                                                                                                                                                                          ; refresh_pll_720p_0002             ; refresh_pll_720p ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project|refresh_pll_720p:REFRESH_PLL_CLK_720p|refresh_pll_720p_0002:refresh_pll_720p_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                  ; altera_pll                        ; work             ;
;    |reset:RESET|                                                                                                                        ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project|reset:RESET                                                                                                                                                                                                                                                                                                                                ; reset                             ; work             ;
;    |sld_hub:auto_hub|                                                                                                                   ; 98 (1)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |em_project|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld       ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 97 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |em_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld       ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 97 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |em_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab      ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 97 (1)              ; 86 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |em_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab      ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 96 (0)              ; 81 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |em_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab      ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 96 (63)             ; 81 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work             ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work             ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld       ;
;    |vtc:VGA_VTC|                                                                                                                        ; 62 (62)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project|vtc:VGA_VTC                                                                                                                                                                                                                                                                                                                                ; vtc                               ; work             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------------------+
; Name                                                                                                                                 ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                 ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------------------+
; pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component|altsyncram_1si1:auto_generated|altsyncram_m8k2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 64           ; 24           ; 64           ; 24           ; 1536 ; ../src/rom_data.mif ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File    ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |em_project|pixel_gen:PIXEL_GEN|rom_p4:ROM                                                                                                                                                                                                                                      ; rom_p4.v           ;
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |em_project|refresh_pll_720p:REFRESH_PLL_CLK_720p                                                                                                                                                                                                                               ; refresh_pll_720p.v ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |em_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |em_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |em_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |em_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |em_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                    ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; pixel_gen:PIXEL_GEN|b_cnt[0,2..5]     ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 5 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 201   ;
; Number of registers using Synchronous Clear  ; 43    ;
; Number of registers using Synchronous Load   ; 25    ;
; Number of registers using Asynchronous Clear ; 92    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 138   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; vtc:VGA_VTC|video_on_h                                                                                                                                                                                                                                                                                                          ; 25      ;
; vtc:VGA_VTC|video_on_v                                                                                                                                                                                                                                                                                                          ; 25      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 4                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |em_project|vtc:VGA_VTC|l_ctr[9]                                                                                                                                                                          ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |em_project|pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component|altsyncram_1si1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |em_project|pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component|altsyncram_1si1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |em_project|pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component|altsyncram_1si1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |em_project|pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component|altsyncram_1si1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 18:1               ; 4 bits    ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; Yes        ; |em_project|pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component|altsyncram_1si1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component|altsyncram_1si1:auto_generated|altsyncram_m8k2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: refresh_pll_720p:REFRESH_PLL_CLK_720p|refresh_pll_720p_0002:refresh_pll_720p_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                   ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                 ;
; fractional_vco_multiplier            ; false                  ; String                                                                                 ;
; pll_type                             ; General                ; String                                                                                 ;
; pll_subtype                          ; General                ; String                                                                                 ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                         ;
; operation_mode                       ; direct                 ; String                                                                                 ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                         ;
; data_rate                            ; 0                      ; Signed Integer                                                                         ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                         ;
; output_clock_frequency0              ; 74.242424 MHz          ; String                                                                                 ;
; phase_shift0                         ; 0 ps                   ; String                                                                                 ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                         ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                                 ;
; phase_shift1                         ; 0 ps                   ; String                                                                                 ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                         ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                 ;
; phase_shift2                         ; 0 ps                   ; String                                                                                 ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                         ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                 ;
; phase_shift3                         ; 0 ps                   ; String                                                                                 ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                         ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                 ;
; phase_shift4                         ; 0 ps                   ; String                                                                                 ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                         ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                 ;
; phase_shift5                         ; 0 ps                   ; String                                                                                 ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                         ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                 ;
; phase_shift6                         ; 0 ps                   ; String                                                                                 ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                         ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                 ;
; phase_shift7                         ; 0 ps                   ; String                                                                                 ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                         ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                 ;
; phase_shift8                         ; 0 ps                   ; String                                                                                 ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                         ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                 ;
; phase_shift9                         ; 0 ps                   ; String                                                                                 ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                         ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                 ;
; phase_shift10                        ; 0 ps                   ; String                                                                                 ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                         ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                 ;
; phase_shift11                        ; 0 ps                   ; String                                                                                 ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                         ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                 ;
; phase_shift12                        ; 0 ps                   ; String                                                                                 ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                         ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                 ;
; phase_shift13                        ; 0 ps                   ; String                                                                                 ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                         ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                 ;
; phase_shift14                        ; 0 ps                   ; String                                                                                 ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                         ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                 ;
; phase_shift15                        ; 0 ps                   ; String                                                                                 ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                         ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                 ;
; phase_shift16                        ; 0 ps                   ; String                                                                                 ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                         ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                 ;
; phase_shift17                        ; 0 ps                   ; String                                                                                 ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                         ;
; clock_name_0                         ;                        ; String                                                                                 ;
; clock_name_1                         ;                        ; String                                                                                 ;
; clock_name_2                         ;                        ; String                                                                                 ;
; clock_name_3                         ;                        ; String                                                                                 ;
; clock_name_4                         ;                        ; String                                                                                 ;
; clock_name_5                         ;                        ; String                                                                                 ;
; clock_name_6                         ;                        ; String                                                                                 ;
; clock_name_7                         ;                        ; String                                                                                 ;
; clock_name_8                         ;                        ; String                                                                                 ;
; clock_name_global_0                  ; false                  ; String                                                                                 ;
; clock_name_global_1                  ; false                  ; String                                                                                 ;
; clock_name_global_2                  ; false                  ; String                                                                                 ;
; clock_name_global_3                  ; false                  ; String                                                                                 ;
; clock_name_global_4                  ; false                  ; String                                                                                 ;
; clock_name_global_5                  ; false                  ; String                                                                                 ;
; clock_name_global_6                  ; false                  ; String                                                                                 ;
; clock_name_global_7                  ; false                  ; String                                                                                 ;
; clock_name_global_8                  ; false                  ; String                                                                                 ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                         ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                         ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                 ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                 ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                         ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                         ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                 ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                 ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                         ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                         ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                 ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                 ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                 ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                         ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                         ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                         ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                 ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                 ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                 ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                         ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                         ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                         ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                 ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                 ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                 ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                         ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                         ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                         ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                 ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                 ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                 ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                         ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                         ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                         ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                 ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                 ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                 ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                         ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                         ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                         ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                 ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                 ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                 ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                         ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                         ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                         ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                 ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                 ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                 ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                         ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                         ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                         ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                 ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                 ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                 ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                         ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                         ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                         ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                 ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                 ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                 ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                         ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                         ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                         ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                 ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                 ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                 ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                         ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                         ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                         ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                 ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                 ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                 ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                         ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                         ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                         ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                 ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                 ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                 ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                         ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                         ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                         ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                 ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                 ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                 ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                         ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                         ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                         ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                 ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                 ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                 ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                         ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                         ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                         ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                 ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                 ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                 ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                         ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                         ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                         ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                 ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                 ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                 ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                         ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                         ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                         ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                 ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                 ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                 ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                         ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                         ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                         ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                 ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                 ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                 ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                         ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                         ;
; pll_slf_rst                          ; false                  ; String                                                                                 ;
; pll_bw_sel                           ; low                    ; String                                                                                 ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                 ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                         ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                         ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                         ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                         ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                 ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                 ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                 ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                 ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                 ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                         ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                 ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                 ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                 ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                 ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                 ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                 ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                         ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                 ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                 ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vtc:VGA_VTC    ;
+----------------+--------------------------+-----------------+
; Parameter Name ; Value                    ; Type            ;
+----------------+--------------------------+-----------------+
; PIXEL_CTR_W    ; 11                       ; Signed Integer  ;
; LINE_CTR_W     ; 11                       ; Signed Integer  ;
; H_F_PORCH      ; 1279                     ; Signed Integer  ;
; H_S_PULSE      ; 1389                     ; Signed Integer  ;
; H_B_PORCH      ; 1429                     ; Signed Integer  ;
; H_MIN_PIXEL    ; 0                        ; Signed Integer  ;
; H_MAX_PIXEL    ; 1649                     ; Signed Integer  ;
; V_F_PORCH      ; 719                      ; Signed Integer  ;
; V_S_PULSE      ; 724                      ; Signed Integer  ;
; V_B_PORCH      ; 729                      ; Signed Integer  ;
; V_MIN_LINE     ; 0                        ; Signed Integer  ;
; V_MAX_LINE     ; 750                      ; Signed Integer  ;
; MIN_PIXEL      ; 0                        ; Signed Integer  ;
; MIN_LINE       ; 0                        ; Signed Integer  ;
; MAX_PIXEL      ; 1279                     ; Signed Integer  ;
; MAX_LINE       ; 750                      ; Signed Integer  ;
; V_BAR_W        ; 160                      ; Signed Integer  ;
; H_BAR_W        ; 94                       ; Signed Integer  ;
; BOXES          ; 64                       ; Signed Integer  ;
; OFF_COLOR      ; 000000000000000000000000 ; Unsigned Binary ;
; MIN_RGB        ; 0                        ; Signed Integer  ;
; MAX_RGB        ; 255                      ; Signed Integer  ;
; WHITE          ; 111111111111111111111111 ; Unsigned Binary ;
; RED            ; 111111110000000000000000 ; Unsigned Binary ;
; ORANGE         ; 111111111000000000000000 ; Unsigned Binary ;
; YELLOW         ; 111111111111111100000000 ; Unsigned Binary ;
; GREEN_Y        ; 100000001111111100000000 ; Unsigned Binary ;
; GREEN          ; 000000001111111100000000 ; Unsigned Binary ;
; GREEN_B        ; 000000001111111110000000 ; Unsigned Binary ;
; TEAL           ; 000000001111111111111111 ; Unsigned Binary ;
; BLUE_G         ; 000000001000000011111111 ; Unsigned Binary ;
; BLUE           ; 000000000000000011111111 ; Unsigned Binary ;
; INDIGO         ; 010100000000000011111111 ; Unsigned Binary ;
; VIOLET         ; 100100000000000011111111 ; Unsigned Binary ;
; PINK           ; 111111110000000011111111 ; Unsigned Binary ;
; FUSHIA         ; 111111110000000010000000 ; Unsigned Binary ;
; LIGHT_GREY     ; 111000001110000011100000 ; Unsigned Binary ;
; DARK_GREY      ; 100000001000000010010000 ; Unsigned Binary ;
; BLACK          ; 000000000000000000000000 ; Unsigned Binary ;
+----------------+--------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pixel_gen:PIXEL_GEN ;
+----------------+--------------------------+----------------------+
; Parameter Name ; Value                    ; Type                 ;
+----------------+--------------------------+----------------------+
; PIXEL_CTR_W    ; 11                       ; Signed Integer       ;
; LINE_CTR_W     ; 11                       ; Signed Integer       ;
; H_F_PORCH      ; 1279                     ; Signed Integer       ;
; H_S_PULSE      ; 1389                     ; Signed Integer       ;
; H_B_PORCH      ; 1429                     ; Signed Integer       ;
; H_MIN_PIXEL    ; 0                        ; Signed Integer       ;
; H_MAX_PIXEL    ; 1649                     ; Signed Integer       ;
; V_F_PORCH      ; 719                      ; Signed Integer       ;
; V_S_PULSE      ; 724                      ; Signed Integer       ;
; V_B_PORCH      ; 729                      ; Signed Integer       ;
; V_MIN_LINE     ; 0                        ; Signed Integer       ;
; V_MAX_LINE     ; 750                      ; Signed Integer       ;
; MIN_PIXEL      ; 0                        ; Signed Integer       ;
; MIN_LINE       ; 0                        ; Signed Integer       ;
; MAX_PIXEL      ; 1279                     ; Signed Integer       ;
; MAX_LINE       ; 750                      ; Signed Integer       ;
; V_BAR_W        ; 160                      ; Signed Integer       ;
; H_BAR_W        ; 94                       ; Signed Integer       ;
; BOXES          ; 64                       ; Signed Integer       ;
; OFF_COLOR      ; 000000000000000000000000 ; Unsigned Binary      ;
; MIN_RGB        ; 0                        ; Signed Integer       ;
; MAX_RGB        ; 255                      ; Signed Integer       ;
; WHITE          ; 111111111111111111111111 ; Unsigned Binary      ;
; RED            ; 111111110000000000000000 ; Unsigned Binary      ;
; ORANGE         ; 111111111000000000000000 ; Unsigned Binary      ;
; YELLOW         ; 111111111111111100000000 ; Unsigned Binary      ;
; GREEN_Y        ; 100000001111111100000000 ; Unsigned Binary      ;
; GREEN          ; 000000001111111100000000 ; Unsigned Binary      ;
; GREEN_B        ; 000000001111111110000000 ; Unsigned Binary      ;
; TEAL           ; 000000001111111111111111 ; Unsigned Binary      ;
; BLUE_G         ; 000000001000000011111111 ; Unsigned Binary      ;
; BLUE           ; 000000000000000011111111 ; Unsigned Binary      ;
; INDIGO         ; 010100000000000011111111 ; Unsigned Binary      ;
; VIOLET         ; 100100000000000011111111 ; Unsigned Binary      ;
; PINK           ; 111111110000000011111111 ; Unsigned Binary      ;
; FUSHIA         ; 111111110000000010000000 ; Unsigned Binary      ;
; LIGHT_GREY     ; 111000001110000011100000 ; Unsigned Binary      ;
; DARK_GREY      ; 100000001000000010010000 ; Unsigned Binary      ;
; BLACK          ; 000000000000000000000000 ; Unsigned Binary      ;
+----------------+--------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                         ;
; WIDTH_A                            ; 24                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; ../src/rom_data.mif  ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_1si1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pixel_gen:PIXEL_GEN|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                    ;
; LPM_WIDTHD             ; 8              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pixel_gen:PIXEL_GEN|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_m3m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                           ;
+-------------------------------------------+----------------------------------------------------------------+
; Name                                      ; Value                                                          ;
+-------------------------------------------+----------------------------------------------------------------+
; Number of entity instances                ; 1                                                              ;
; Entity Instance                           ; pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                            ;
;     -- WIDTH_A                            ; 24                                                             ;
;     -- NUMWORDS_A                         ; 64                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
+-------------------------------------------+----------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "refresh_pll_720p:REFRESH_PLL_CLK_720p" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "reset:RESET" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; lock ; Input ; Info     ; Stuck at VCC  ;
+------+-------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                  ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                            ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------+
; 0              ; NONE        ; 24    ; 64    ; Read/Write ; pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component|altsyncram_1si1:auto_generated ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 115                         ;
;     CLR               ; 35                          ;
;     ENA               ; 8                           ;
;     ENA CLR           ; 12                          ;
;     ENA CLR SCLR      ; 12                          ;
;     ENA SCLR          ; 24                          ;
;     ENA SLD           ; 24                          ;
; arriav_lcell_comb     ; 355                         ;
;     arith             ; 118                         ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 39                          ;
;         4 data inputs ; 21                          ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 216                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 65                          ;
;         3 data inputs ; 65                          ;
;         4 data inputs ; 26                          ;
;         5 data inputs ; 19                          ;
;         6 data inputs ; 38                          ;
;     shared            ; 17                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 15                          ;
; boundary_port         ; 81                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 13.60                       ;
; Average LUT depth     ; 6.91                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Processing started: Wed Mar 10 11:55:25 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off em_project -c em_project
Warning (125092): Tcl Script File refresh_pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE refresh_pll.qip
Warning (125092): Tcl Script File refresh_pll.sip not found
    Info (125063): set_global_assignment -name SIP_FILE refresh_pll.sip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/elena/documents/quartus_workspace/em_project/src/vtc.sv
    Info (12023): Found entity 1: vtc File: C:/Users/elena/Documents/quartus_workspace/em_project/src/vtc.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/elena/documents/quartus_workspace/em_project/src/tb.sv
    Info (12023): Found entity 1: tb File: C:/Users/elena/Documents/quartus_workspace/em_project/src/tb.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/elena/documents/quartus_workspace/em_project/src/reset.sv
    Info (12023): Found entity 1: reset File: C:/Users/elena/Documents/quartus_workspace/em_project/src/reset.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/elena/documents/quartus_workspace/em_project/src/pixel_gen.sv
    Info (12023): Found entity 1: pixel_gen File: C:/Users/elena/Documents/quartus_workspace/em_project/src/pixel_gen.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/elena/documents/quartus_workspace/em_project/src/em_project.sv
    Info (12023): Found entity 1: em_project File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file refresh_pll_720p.v
    Info (12023): Found entity 1: refresh_pll_720p File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/refresh_pll_720p.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file refresh_pll_720p/refresh_pll_720p_0002.v
    Info (12023): Found entity 1: refresh_pll_720p_0002 File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/refresh_pll_720p/refresh_pll_720p_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file refresh_pll_1080p.v
    Info (12023): Found entity 1: refresh_pll_1080p File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/refresh_pll_1080p.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file refresh_pll_1080p/refresh_pll_1080p_0002.v
    Info (12023): Found entity 1: refresh_pll_1080p_0002 File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/refresh_pll_1080p/refresh_pll_1080p_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rom_p4.v
    Info (12023): Found entity 1: rom_p4 File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/rom_p4.v Line: 40
Info (12127): Elaborating entity "em_project" for the top level hierarchy
Info (12128): Elaborating entity "reset" for hierarchy "reset:RESET" File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 177
Info (12128): Elaborating entity "refresh_pll_720p" for hierarchy "refresh_pll_720p:REFRESH_PLL_CLK_720p" File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 185
Info (12128): Elaborating entity "refresh_pll_720p_0002" for hierarchy "refresh_pll_720p:REFRESH_PLL_CLK_720p|refresh_pll_720p_0002:refresh_pll_720p_inst" File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/refresh_pll_720p.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "refresh_pll_720p:REFRESH_PLL_CLK_720p|refresh_pll_720p_0002:refresh_pll_720p_inst|altera_pll:altera_pll_i" File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/refresh_pll_720p/refresh_pll_720p_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "refresh_pll_720p:REFRESH_PLL_CLK_720p|refresh_pll_720p_0002:refresh_pll_720p_inst|altera_pll:altera_pll_i" File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/refresh_pll_720p/refresh_pll_720p_0002.v Line: 85
Info (12133): Instantiated megafunction "refresh_pll_720p:REFRESH_PLL_CLK_720p|refresh_pll_720p_0002:refresh_pll_720p_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/refresh_pll_720p/refresh_pll_720p_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "74.242424 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "vtc" for hierarchy "vtc:VGA_VTC" File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 198
Warning (10230): Verilog HDL assignment warning at vtc.sv(64): truncated value with size 32 to match size of target (12) File: C:/Users/elena/Documents/quartus_workspace/em_project/src/vtc.sv Line: 64
Warning (10230): Verilog HDL assignment warning at vtc.sv(68): truncated value with size 32 to match size of target (12) File: C:/Users/elena/Documents/quartus_workspace/em_project/src/vtc.sv Line: 68
Warning (10230): Verilog HDL assignment warning at vtc.sv(72): truncated value with size 32 to match size of target (12) File: C:/Users/elena/Documents/quartus_workspace/em_project/src/vtc.sv Line: 72
Warning (10230): Verilog HDL assignment warning at vtc.sv(77): truncated value with size 32 to match size of target (12) File: C:/Users/elena/Documents/quartus_workspace/em_project/src/vtc.sv Line: 77
Warning (10230): Verilog HDL assignment warning at vtc.sv(79): truncated value with size 32 to match size of target (12) File: C:/Users/elena/Documents/quartus_workspace/em_project/src/vtc.sv Line: 79
Info (12128): Elaborating entity "pixel_gen" for hierarchy "pixel_gen:PIXEL_GEN" File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 212
Warning (10230): Verilog HDL assignment warning at pixel_gen.sv(80): truncated value with size 32 to match size of target (4) File: C:/Users/elena/Documents/quartus_workspace/em_project/src/pixel_gen.sv Line: 80
Warning (10230): Verilog HDL assignment warning at pixel_gen.sv(84): truncated value with size 32 to match size of target (4) File: C:/Users/elena/Documents/quartus_workspace/em_project/src/pixel_gen.sv Line: 84
Info (12128): Elaborating entity "rom_p4" for hierarchy "pixel_gen:PIXEL_GEN|rom_p4:ROM" File: C:/Users/elena/Documents/quartus_workspace/em_project/src/pixel_gen.sv Line: 44
Info (12128): Elaborating entity "altsyncram" for hierarchy "pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component" File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/rom_p4.v Line: 82
Info (12130): Elaborated megafunction instantiation "pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component" File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/rom_p4.v Line: 82
Info (12133): Instantiated megafunction "pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/rom_p4.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../src/rom_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1si1.tdf
    Info (12023): Found entity 1: altsyncram_1si1 File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/altsyncram_1si1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1si1" for hierarchy "pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component|altsyncram_1si1:auto_generated" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m8k2.tdf
    Info (12023): Found entity 1: altsyncram_m8k2 File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/altsyncram_m8k2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_m8k2" for hierarchy "pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component|altsyncram_1si1:auto_generated|altsyncram_m8k2:altsyncram1" File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/altsyncram_1si1.tdf Line: 35
Warning (113031): 8 out of 64 addresses are reinitialized. The latest initialized data will replace the existing data. There are 8 warnings found, and 8 warnings are reported. File: C:/Users/elena/Documents/quartus_workspace/em_project/src/rom_data.mif Line: 1
    Warning (113030): Memory Initialization File address 1 is reinitialized File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/ Line: 32
    Warning (113030): Memory Initialization File address 2 is reinitialized File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/ Line: 33
    Warning (113030): Memory Initialization File address 3 is reinitialized File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/ Line: 34
    Warning (113030): Memory Initialization File address 4 is reinitialized File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/ Line: 35
    Warning (113030): Memory Initialization File address 5 is reinitialized File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/ Line: 36
    Warning (113030): Memory Initialization File address 6 is reinitialized File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/ Line: 37
    Warning (113030): Memory Initialization File address 7 is reinitialized File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/ Line: 38
    Warning (113030): Memory Initialization File address 8 is reinitialized File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/ Line: 40
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component|altsyncram_1si1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/altsyncram_1si1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component|altsyncram_1si1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/altsyncram_1si1.tdf Line: 36
Info (12133): Instantiated megafunction "pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component|altsyncram_1si1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/altsyncram_1si1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "64"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "24"
    Info (12134): Parameter "WIDTHAD" = "6"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component|altsyncram_1si1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component|altsyncram_1si1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "pixel_gen:PIXEL_GEN|rom_p4:ROM|altsyncram:altsyncram_component|altsyncram_1si1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 799
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.03.10.11:55:56 Progress: Loading sld6053f129/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6053f129/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/ip/sld6053f129/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6053f129/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/ip/sld6053f129/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6053f129/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/ip/sld6053f129/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6053f129/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/ip/sld6053f129/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6053f129/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/ip/sld6053f129/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/ip/sld6053f129/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6053f129/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/ip/sld6053f129/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pixel_gen:PIXEL_GEN|Mod0" File: C:/Users/elena/Documents/quartus_workspace/em_project/src/pixel_gen.sv Line: 79
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pixel_gen:PIXEL_GEN|Mod1" File: C:/Users/elena/Documents/quartus_workspace/em_project/src/pixel_gen.sv Line: 83
Info (12130): Elaborated megafunction instantiation "pixel_gen:PIXEL_GEN|lpm_divide:Mod0" File: C:/Users/elena/Documents/quartus_workspace/em_project/src/pixel_gen.sv Line: 79
Info (12133): Instantiated megafunction "pixel_gen:PIXEL_GEN|lpm_divide:Mod0" with the following parameter: File: C:/Users/elena/Documents/quartus_workspace/em_project/src/pixel_gen.sv Line: 79
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_n3m.tdf
    Info (12023): Found entity 1: lpm_divide_n3m File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/lpm_divide_n3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf
    Info (12023): Found entity 1: alt_u_div_qve File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/alt_u_div_qve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "pixel_gen:PIXEL_GEN|lpm_divide:Mod1" File: C:/Users/elena/Documents/quartus_workspace/em_project/src/pixel_gen.sv Line: 83
Info (12133): Instantiated megafunction "pixel_gen:PIXEL_GEN|lpm_divide:Mod1" with the following parameter: File: C:/Users/elena/Documents/quartus_workspace/em_project/src/pixel_gen.sv Line: 83
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m3m.tdf
    Info (12023): Found entity 1: lpm_divide_m3m File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/lpm_divide_m3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/sign_div_unsign_plh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info (12023): Found entity 1: alt_u_div_ove File: C:/Users/elena/Documents/quartus_workspace/em_project/quartus/db/alt_u_div_ove.tdf Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 21
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 21
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 21
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 21
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 21
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 21
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 21
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 21
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 21
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 52
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 58
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (20013): Ignored 16 assignments for entity "refresh_pll_1080p" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity refresh_pll_1080p -sip refresh_pll_1080p.sip -library lib_refresh_pll_1080p was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity refresh_pll_1080p -sip refresh_pll_1080p.sip -library lib_refresh_pll_1080p was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity refresh_pll_1080p -sip refresh_pll_1080p.sip -library lib_refresh_pll_1080p was ignored
Warning (20013): Ignored 317 assignments for entity "refresh_pll_1080p_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/elena/Documents/quartus_workspace/em_project/quartus/em_project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance refresh_pll_720p:REFRESH_PLL_CLK_720p|refresh_pll_720p_0002:refresh_pll_720p_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 15
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 15
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 15
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 15
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/elena/Documents/quartus_workspace/em_project/src/em_project.sv Line: 18
Info (21057): Implemented 620 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 40 output pins
    Info (21061): Implemented 536 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 4889 megabytes
    Info: Processing ended: Wed Mar 10 11:56:16 2021
    Info: Elapsed time: 00:00:51
    Info: Total CPU time (on all processors): 00:01:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/elena/Documents/quartus_workspace/em_project/quartus/em_project.map.smsg.


