

================================================================
== Vivado HLS Report for 'devuelveAuxArray'
================================================================
* Date:           Tue Jul 14 13:29:08 2020

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ALG
* Solution:       solution22
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2049|  2049|  2049|  2049|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- lp3     |  2047|  2047|         2|          1|          1|  2047|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     38|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    120|
|Register         |        -|      -|      32|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|      32|    158|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |arrayAuxiliar_V_U  |devuelveAuxArray_bkb  |        4|  0|   0|  2048|   32|     1|        65536|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total              |                      |        4|  0|   0|  2048|   32|     1|        65536|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_131_p2                     |     +    |      0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_flag00001001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |start_write                       |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_125_p2                |   icmp   |      0|  0|   6|          11|           2|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  38|          29|          12|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |  15|          3|    1|          3|
    |arrayAuxiliar_V_address0  |  15|          3|   11|         33|
    |aux_array_V_blk_n         |   9|          2|    1|          2|
    |aux_array_V_din           |  15|          3|   32|         96|
    |bufIn_0_V_blk_n           |   9|          2|    1|          2|
    |i_phi_fu_117_p4           |   9|          2|   11|         22|
    |i_reg_113                 |   9|          2|   11|         22|
    |real_start                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 120|         25|   71|        188|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |exitcond_reg_147         |   1|   0|    1|          0|
    |i_2_reg_151              |  11|   0|   11|          0|
    |i_reg_113                |  11|   0|   11|          0|
    |real_start_status_reg    |   1|   0|    1|          0|
    |start_control_reg        |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------+-----+-----+------------+------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | devuelveAuxArray | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | devuelveAuxArray | return value |
|ap_start            |  in |    1| ap_ctrl_hs | devuelveAuxArray | return value |
|start_full_n        |  in |    1| ap_ctrl_hs | devuelveAuxArray | return value |
|ap_ready            | out |    1| ap_ctrl_hs | devuelveAuxArray | return value |
|ap_done             | out |    1| ap_ctrl_hs | devuelveAuxArray | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | devuelveAuxArray | return value |
|ap_idle             | out |    1| ap_ctrl_hs | devuelveAuxArray | return value |
|start_out           | out |    1| ap_ctrl_hs | devuelveAuxArray | return value |
|start_write         | out |    1| ap_ctrl_hs | devuelveAuxArray | return value |
|aux_array_V_din     | out |   32|   ap_fifo  |    aux_array_V   |    pointer   |
|aux_array_V_full_n  |  in |    1|   ap_fifo  |    aux_array_V   |    pointer   |
|aux_array_V_write   | out |    1|   ap_fifo  |    aux_array_V   |    pointer   |
|bufIn_0_V_dout      |  in |   32|   ap_fifo  |     bufIn_0_V    |    pointer   |
|bufIn_0_V_empty_n   |  in |    1|   ap_fifo  |     bufIn_0_V    |    pointer   |
|bufIn_0_V_read      | out |    1|   ap_fifo  |     bufIn_0_V    |    pointer   |
+--------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond)
	3  / (!exitcond)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: StgValue_5 (4)  [1/1] 0.00ns
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i32* %bufIn_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str75, i32 0, i32 0, [1 x i8]* @p_str76, [1 x i8]* @p_str77, [1 x i8]* @p_str78, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str79, [1 x i8]* @p_str80)

ST_1: StgValue_6 (5)  [1/1] 0.00ns
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i32* %aux_array_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str69, i32 0, i32 0, [1 x i8]* @p_str70, [1 x i8]* @p_str71, [1 x i8]* @p_str72, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str73, [1 x i8]* @p_str74)

ST_1: StgValue_7 (6)  [1/1] 1.77ns  loc: axi_algorithm.cpp:42
.preheader.preheader:2  br label %0


 <State 2>: 6.11ns
ST_2: i (8)  [1/1] 0.00ns
:0  %i = phi i11 [ 0, %.preheader.preheader ], [ %i_2, %1 ]

ST_2: exitcond (9)  [1/1] 2.94ns  loc: axi_algorithm.cpp:42
:1  %exitcond = icmp eq i11 %i, -1

ST_2: i_2 (10)  [1/1] 2.86ns  loc: axi_algorithm.cpp:45
:2  %i_2 = add i11 %i, 1

ST_2: StgValue_11 (11)  [1/1] 0.00ns  loc: axi_algorithm.cpp:42
:3  br i1 %exitcond, label %2, label %1

ST_2: i_2_cast (18)  [1/1] 0.00ns  loc: axi_algorithm.cpp:45
:5  %i_2_cast = zext i11 %i_2 to i32

ST_2: arrayAuxiliar_V_addr (19)  [1/1] 0.00ns  loc: axi_algorithm.cpp:45
:6  %arrayAuxiliar_V_addr = getelementptr [2048 x i32]* @arrayAuxiliar_V, i32 0, i32 %i_2_cast

ST_2: arrayAuxiliar_V_load (20)  [2/2] 3.25ns  loc: axi_algorithm.cpp:45
:7  %arrayAuxiliar_V_load = load i32* %arrayAuxiliar_V_addr, align 4


 <State 3>: 6.51ns
ST_3: i_cast2 (13)  [1/1] 0.00ns  loc: axi_algorithm.cpp:42
:0  %i_cast2 = zext i11 %i to i32

ST_3: empty (14)  [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2047, i64 2047, i64 2047)

ST_3: StgValue_17 (15)  [1/1] 0.00ns  loc: axi_algorithm.cpp:43
:2  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind

ST_3: tmp (16)  [1/1] 0.00ns  loc: axi_algorithm.cpp:43
:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str)

ST_3: StgValue_19 (17)  [1/1] 0.00ns  loc: axi_algorithm.cpp:44
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

ST_3: arrayAuxiliar_V_load (20)  [1/2] 3.25ns  loc: axi_algorithm.cpp:45
:7  %arrayAuxiliar_V_load = load i32* %arrayAuxiliar_V_addr, align 4

ST_3: arrayAuxiliar_V_addr_1 (21)  [1/1] 0.00ns  loc: axi_algorithm.cpp:45
:8  %arrayAuxiliar_V_addr_1 = getelementptr [2048 x i32]* @arrayAuxiliar_V, i32 0, i32 %i_cast2

ST_3: StgValue_22 (22)  [1/1] 3.25ns  loc: axi_algorithm.cpp:45
:9  store i32 %arrayAuxiliar_V_load, i32* %arrayAuxiliar_V_addr_1, align 4

ST_3: StgValue_23 (23)  [1/1] 2.32ns  loc: axi_algorithm.cpp:46
:10  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %aux_array_V, i32 %arrayAuxiliar_V_load)

ST_3: empty_19 (24)  [1/1] 0.00ns  loc: axi_algorithm.cpp:47
:11  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp)

ST_3: StgValue_25 (25)  [1/1] 0.00ns  loc: axi_algorithm.cpp:42
:12  br label %0


 <State 4>: 5.58ns
ST_4: bufIn_0_V_read (27)  [1/1] 2.32ns  loc: axi_algorithm.cpp:48
:0  %bufIn_0_V_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %bufIn_0_V)

ST_4: StgValue_27 (28)  [1/1] 3.25ns  loc: axi_algorithm.cpp:48
:1  store i32 %bufIn_0_V_read, i32* getelementptr inbounds ([2048 x i32]* @arrayAuxiliar_V, i32 0, i32 2047), align 4

ST_4: StgValue_28 (29)  [1/1] 2.32ns  loc: axi_algorithm.cpp:49
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %aux_array_V, i32 %bufIn_0_V_read)

ST_4: StgValue_29 (30)  [1/1] 0.00ns  loc: axi_algorithm.cpp:50
:3  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ aux_array_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bufIn_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ arrayAuxiliar_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5             (specinterface    ) [ 00000]
StgValue_6             (specinterface    ) [ 00000]
StgValue_7             (br               ) [ 01110]
i                      (phi              ) [ 00110]
exitcond               (icmp             ) [ 00110]
i_2                    (add              ) [ 01110]
StgValue_11            (br               ) [ 00000]
i_2_cast               (zext             ) [ 00000]
arrayAuxiliar_V_addr   (getelementptr    ) [ 00110]
i_cast2                (zext             ) [ 00000]
empty                  (speclooptripcount) [ 00000]
StgValue_17            (specloopname     ) [ 00000]
tmp                    (specregionbegin  ) [ 00000]
StgValue_19            (specpipeline     ) [ 00000]
arrayAuxiliar_V_load   (load             ) [ 00000]
arrayAuxiliar_V_addr_1 (getelementptr    ) [ 00000]
StgValue_22            (store            ) [ 00000]
StgValue_23            (write            ) [ 00000]
empty_19               (specregionend    ) [ 00000]
StgValue_25            (br               ) [ 01110]
bufIn_0_V_read         (read             ) [ 00000]
StgValue_27            (store            ) [ 00000]
StgValue_28            (write            ) [ 00000]
StgValue_29            (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="aux_array_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux_array_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bufIn_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bufIn_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arrayAuxiliar_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arrayAuxiliar_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str79"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str80"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str70"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str72"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="grp_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_23/3 StgValue_28/4 "/>
</bind>
</comp>

<comp id="79" class="1004" name="bufIn_0_V_read_read_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bufIn_0_V_read/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="arrayAuxiliar_V_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="11" slack="0"/>
<pin id="90" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayAuxiliar_V_addr/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="11" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="0" index="3" bw="11" slack="0"/>
<pin id="107" dir="0" index="4" bw="32" slack="0"/>
<pin id="96" dir="1" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arrayAuxiliar_V_load/2 StgValue_22/3 StgValue_27/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="arrayAuxiliar_V_addr_1_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="11" slack="0"/>
<pin id="103" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayAuxiliar_V_addr_1/3 "/>
</bind>
</comp>

<comp id="113" class="1005" name="i_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="11" slack="1"/>
<pin id="115" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="11" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="exitcond_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="0"/>
<pin id="127" dir="0" index="1" bw="11" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_2_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="11" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_2_cast_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="0"/>
<pin id="139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_cast2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="11" slack="1"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast2/3 "/>
</bind>
</comp>

<comp id="147" class="1005" name="exitcond_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="151" class="1005" name="i_2_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="11" slack="0"/>
<pin id="153" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="arrayAuxiliar_V_addr_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="11" slack="1"/>
<pin id="158" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="arrayAuxiliar_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="64" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="68" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="85"><net_src comp="79" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="93" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="93" pin="2"/><net_sink comp="93" pin=4"/></net>

<net id="110"><net_src comp="99" pin="3"/><net_sink comp="93" pin=3"/></net>

<net id="111"><net_src comp="79" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="112"><net_src comp="70" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="117" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="129"><net_src comp="117" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="117" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="44" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="131" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="145"><net_src comp="113" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="150"><net_src comp="125" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="131" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="159"><net_src comp="86" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="93" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: aux_array_V | {3 4 }
	Port: arrayAuxiliar_V | {3 4 }
 - Input state : 
	Port: devuelveAuxArray : bufIn_0_V | {4 }
	Port: devuelveAuxArray : arrayAuxiliar_V | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_2 : 1
		StgValue_11 : 2
		i_2_cast : 2
		arrayAuxiliar_V_addr : 3
		arrayAuxiliar_V_load : 4
	State 3
		arrayAuxiliar_V_addr_1 : 1
		StgValue_22 : 2
		StgValue_23 : 1
		empty_19 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |         i_2_fu_131        |    0    |    18   |
|----------|---------------------------|---------|---------|
|   icmp   |      exitcond_fu_125      |    0    |    6    |
|----------|---------------------------|---------|---------|
|   write  |      grp_write_fu_72      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   read   | bufIn_0_V_read_read_fu_79 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      i_2_cast_fu_137      |    0    |    0    |
|          |       i_cast2_fu_142      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    24   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|arrayAuxiliar_V_addr_reg_156|   11   |
|      exitcond_reg_147      |    1   |
|         i_2_reg_151        |   11   |
|          i_reg_113         |   11   |
+----------------------------+--------+
|            Total           |   34   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_72 |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_93 |  p0  |   3  |  11  |   33   ||    15   |
|     i_reg_113    |  p0  |   2  |  11  |   22   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   119  || 5.35275 ||    33   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   33   |
|  Register |    -   |   34   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   34   |   57   |
+-----------+--------+--------+--------+
