$date
	Sat May 25 11:30:17 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100us
$end
$scope module MuxSalida_tb $end
$var wire 8 ! result [7:0] $end
$var reg 1 " dummy $end
$var reg 513 # dumpfile_path [512:0] $end
$var reg 8 $ first_bus [7:0] $end
$var reg 8 % second_bus [7:0] $end
$var reg 1 & sel $end
$scope module inst $end
$var wire 8 ' first_bus [7:0] $end
$var wire 8 ( second_bus [7:0] $end
$var wire 1 & sel_line $end
$var wire 8 ) output_bus [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 )
b110010 (
b1010 '
0&
b110010 %
b1010 $
b110001001101001011011100010111101101111011101010111010001110000011101010111010000101110011101100110001101100100 #
1"
b1010 !
$end
#50
b110010 !
b110010 )
1&
#100
b1010 !
b1010 )
0&
#150
b11110 !
b11110 )
b11110 $
b11110 '
#200
b1010000 !
b1010000 )
b1010000 $
b1010000 '
#250
b110010 !
b110010 )
1&
#300
